
---------- Begin Simulation Statistics ----------
final_tick                                  326147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426251                       # Simulator instruction rate (inst/s)
host_mem_usage                                1170812                       # Number of bytes of host memory used
host_op_rate                                   848056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.62                       # Real time elapsed on the host
host_tick_rate                              124601434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1115694                       # Number of instructions simulated
sim_ops                                       2219797                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000326                       # Number of seconds simulated
sim_ticks                                   326147000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1207315                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   742823                       # number of cc regfile writes
system.cpu.committedInsts                     1115694                       # Number of Instructions Simulated
system.cpu.committedOps                       2219797                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.584654                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.584654                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           33311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4693                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   252117                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.508376                       # Inst execution rate
system.cpu.iew.exec_refs                       575274                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     222714                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14280                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                361291                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 50                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                44                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               230571                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2343480                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                352560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6808                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2288496                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   385                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4076                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   386                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            103                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2942                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1751                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2884320                       # num instructions consuming a value
system.cpu.iew.wb_count                       2284518                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596571                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1720701                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.502277                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2287200                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3407979                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1803235                       # number of integer regfile writes
system.cpu.ipc                               1.710413                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.710413                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10664      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1705626     74.31%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  912      0.04%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               354793     15.46%     90.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              223278      9.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2295304                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       26004                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011329                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20469     78.71%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5495     21.13%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    40      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2310644                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5235813                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2284518                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2467243                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2343346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2295304                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          123661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               217                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            132                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       189838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        618984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.708180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.121429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               64842     10.48%     10.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35344      5.71%     16.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               80076     12.94%     29.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               97648     15.78%     44.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              113345     18.31%     63.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91816     14.83%     78.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               74388     12.02%     90.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44124      7.13%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17401      2.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          618984                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.518813                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             58333                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28964                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               361291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              230571                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1046981                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      4                       # number of misc regfile writes
system.cpu.numCycles                           652295                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   138                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          623                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu.branchPred.lookups                  267681                       # Number of BP lookups
system.cpu.branchPred.condPredicted            192033                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3964                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               127766                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  126684                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.153139                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   29030                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                146                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6166                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              233                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          123418                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3842                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       600839                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.694496                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.044618                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          107349     17.87%     17.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           92015     15.31%     33.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           55824      9.29%     42.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           97732     16.27%     58.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           37255      6.20%     64.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           22511      3.75%     68.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           16494      2.75%     71.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           10873      1.81%     73.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          160786     26.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       600839                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1115694                       # Number of instructions committed
system.cpu.commit.opsCommitted                2219797                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      562770                       # Number of memory references committed
system.cpu.commit.loads                        343670                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     247447                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                     2210437                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 26463                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         8883      0.40%      0.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1647218     74.21%     74.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          905      0.04%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       343670     15.48%     90.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       219100      9.87%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      2219797                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        160786                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       452940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           452940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       452940                       # number of overall hits
system.cpu.dcache.overall_hits::total          452940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          222                       # number of overall misses
system.cpu.dcache.overall_misses::total           222                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     17031999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17031999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     17031999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17031999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       453162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       453162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       453162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       453162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000490                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000490                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76720.716216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76720.716216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76720.716216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76720.716216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          156                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12573000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12573000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000344                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000344                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80596.153846                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80596.153846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80596.153846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80596.153846                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10432500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10432500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       234062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       234062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75597.826087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75597.826087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           64                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           74                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83229.729730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83229.729730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       219016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         219016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6599499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6599499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       219100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       219100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78565.464286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78565.464286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           82                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78219.512195                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78219.512195                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           139.459029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              453096                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2904.461538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   139.459029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.136190                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.136190                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3625452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3625452                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   201529                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 27116                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    380131                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  6132                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   4076                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               125885                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   809                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2380444                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  4605                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      352540                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      222714                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           356                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             199773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1203123                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      267681                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             161880                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        406983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    9754                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  826                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6507                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                    184569                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1527                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             618984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.884336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.473696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   226192     36.54%     36.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    27289      4.41%     40.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    19259      3.11%     44.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    13306      2.15%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    32233      5.21%     51.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    50392      8.14%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    30159      4.87%     64.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    24461      3.95%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   195693     31.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               618984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.410368                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.844446                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       183939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183939                       # number of overall hits
system.cpu.icache.overall_hits::total          183939                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          630                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          630                       # number of overall misses
system.cpu.icache.overall_misses::total           630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44213000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44213000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44213000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44213000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       184569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003413                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003413                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003413                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003413                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70179.365079                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70179.365079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70179.365079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70179.365079                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    94.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34004000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34004000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002530                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002530                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72813.704497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72813.704497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72813.704497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72813.704497                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       183939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183939                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          630                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44213000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44213000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70179.365079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70179.365079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72813.704497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72813.704497                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           394.041590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              184405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            395.718884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   394.041590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.384806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.384806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.455078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1477018                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1477018                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      185397                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           870                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      118133                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   17614                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  141                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 103                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  11466                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    326147000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   4076                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   206032                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   15220                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            471                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    381039                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 12146                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2367580                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7088                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   3836                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             2637329                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     5904716                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3552858                       # Number of integer rename lookups
system.cpu.rename.committedMaps               2471531                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   165773                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       7                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     21068                       # count of insts added to the skid buffer
system.cpu.rob.reads                          2781435                       # The number of ROB reads
system.cpu.rob.writes                         4704623                       # The number of ROB writes
system.cpu.thread0.numInsts                   1115694                       # Number of Instructions committed
system.cpu.thread0.numOps                     2219797                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                156                       # number of demand (read+write) misses
system.l2.demand_misses::total                    622                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               466                       # number of overall misses
system.l2.overall_misses::.cpu.data               156                       # number of overall misses
system.l2.overall_misses::total                   622                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     12337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         45628500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33291000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     12337500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        45628500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71439.914163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79086.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73357.717042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71439.914163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79086.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73357.717042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              622                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     10777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39418500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     39418500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998395                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61461.373391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69086.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63373.794212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61461.373391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69086.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63373.794212                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data              82                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  82                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6291000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6291000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76719.512195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76719.512195                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           82                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             82                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5471000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5471000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66719.512195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66719.512195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71439.914163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71439.914163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61461.373391                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61461.373391                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6046500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6046500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81709.459459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81709.459459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           74                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           74                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5306500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5306500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71709.459459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71709.459459                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   532.579438                       # Cycle average of tags in use
system.l2.tags.total_refs                         622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001610                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       393.115387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       139.464052                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.095975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.130024                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          558                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.151611                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5605                       # Number of tag accesses
system.l2.tags.data_accesses                     5605                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000532000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       622                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   39808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    122.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     326095500                       # Total gap between requests
system.mem_ctrls.avgGap                     524269.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data         9984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 91443428.883294954896                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 30611963.317154534161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          156                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12048250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5207750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25854.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33383.01                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data         9984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         39808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          156                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            622                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     91443429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     30611963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        122055392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     91443429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     91443429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     91443429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     30611963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       122055392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  622                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5593500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3110000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           17256000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8992.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27742.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 494                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   317.333333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   197.224451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.043279                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           38     31.67%     31.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           32     26.67%     58.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           12     10.00%     68.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            9      7.50%     75.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      4.17%     80.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            8      6.67%     86.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      1.67%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      3.33%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           10      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 39808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              122.055392                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        3113040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     31434930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     98769120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     159537180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.157282                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    256518750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     58968250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          235620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          113850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1328040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     21547140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    107095680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     155520570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   476.841946                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    278260250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     37226750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                539                       # Transaction distribution
system.membus.trans_dist::ReadExReq                82                       # Transaction distribution
system.membus.trans_dist::ReadExResp               82                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        39744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        39744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   39744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 622                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              311000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1688250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              82                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           467                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           74                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          933                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          312                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1245                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         9984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  39808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    622     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                623                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    326147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             311500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            699000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            234000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
