Timing Analyzer report for vga_chess_self
Fri Mar 14 16:28:57 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; vga_chess_self                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                                 ; Targets                                                                  ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.682 ; 25.2 MHz  ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; iCLK_50                                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                        ; { iCLK_50 }                                                              ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+------------+-----------------+----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                           ; Note ;
+------------+-----------------+----------------------------------------------------------------------+------+
; 200.16 MHz ; 200.16 MHz      ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 34.686 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                           ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                             ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; iCLK_50                                                              ; 9.891  ; 0.000         ;
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.548 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 34.686 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.916      ;
; 34.686 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.916      ;
; 34.686 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.916      ;
; 34.686 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.916      ;
; 34.686 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.916      ;
; 34.721 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.874      ;
; 34.721 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.874      ;
; 34.721 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.874      ;
; 34.721 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.874      ;
; 34.721 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.874      ;
; 34.823 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.779      ;
; 34.823 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.779      ;
; 34.823 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.779      ;
; 34.823 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.779      ;
; 34.823 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.779      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.826 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.772      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.861 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.730      ;
; 34.903 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.699      ;
; 34.903 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.699      ;
; 34.903 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.699      ;
; 34.903 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.699      ;
; 34.903 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.699      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.963 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.635      ;
; 34.965 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.637      ;
; 34.965 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.637      ;
; 34.965 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.637      ;
; 34.965 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.637      ;
; 34.965 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.637      ;
; 35.016 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.586      ;
; 35.016 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.586      ;
; 35.016 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.586      ;
; 35.016 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.586      ;
; 35.016 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.586      ;
; 35.032 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.563      ;
; 35.032 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.563      ;
; 35.032 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.563      ;
; 35.032 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.563      ;
; 35.032 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 4.563      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.555      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.051 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 4.541      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.105 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.493      ;
; 35.144 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.458      ;
; 35.144 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.458      ;
; 35.144 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.458      ;
; 35.144 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.458      ;
; 35.144 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.458      ;
; 35.151 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.078     ; 4.451      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.156 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 4.442      ;
; 35.172 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.089     ; 4.419      ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.472 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.643 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.911      ;
; 0.646 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.914      ;
; 0.657 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.925      ;
; 0.662 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.930      ;
; 0.668 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.669 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.670 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.938      ;
; 0.673 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.673 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.941      ;
; 0.675 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.677 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.945      ;
; 0.678 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.680 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.947      ;
; 0.681 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.682 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.682 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.950      ;
; 0.686 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.953      ;
; 0.803 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.809 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.812 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.822 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.822 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.822 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.822 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.858 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.861 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.129      ;
; 0.881 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.148      ;
; 0.927 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_y[16] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.197      ;
; 0.960 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.228      ;
; 0.970 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.238      ;
; 0.973 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.242      ;
; 0.975 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.243      ;
; 0.976 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oHs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.238      ;
; 0.978 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.246      ;
; 0.985 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[16] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.255      ;
; 0.988 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.256      ;
; 0.992 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.259      ;
; 0.995 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.263      ;
; 0.998 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.265      ;
; 0.999 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.266      ;
; 1.000 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.268      ;
; 1.000 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.267      ;
; 1.000 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.268      ;
; 1.000 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.268      ;
; 1.004 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 1.005 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.272      ;
; 1.005 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.272      ;
; 1.007 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 1.009 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.277      ;
; 1.010 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.277      ;
; 1.012 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.279      ;
; 1.014 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.282      ;
; 1.017 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.283      ;
; 1.081 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.349      ;
; 1.086 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.354      ;
; 1.087 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.095 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.363      ;
; 1.096 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.364      ;
; 1.097 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.099 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.367      ;
; 1.100 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.368      ;
; 1.101 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.369      ;
; 1.104 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.371      ;
; 1.104 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.372      ;
; 1.108 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.376      ;
; 1.109 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.377      ;
; 1.113 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.382      ;
; 1.117 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.119 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.120 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.121 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.122 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.390      ;
; 1.124 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.125 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.125 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.126 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.390      ;
; 1.126 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.126 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.129 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oHs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.130 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.131 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.398      ;
; 1.131 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.398      ;
; 1.133 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.133 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.135 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.136 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.138 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.138 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.138 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+-----------+-----------------+----------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                           ; Note ;
+-----------+-----------------+----------------------------------------------------------------------+------+
; 216.4 MHz ; 216.4 MHz       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.061 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; iCLK_50                                                              ; 9.887  ; 0.000         ;
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.550 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 35.061 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.550      ;
; 35.061 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.550      ;
; 35.061 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.550      ;
; 35.061 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.550      ;
; 35.061 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.550      ;
; 35.128 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.477      ;
; 35.128 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.477      ;
; 35.128 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.477      ;
; 35.128 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.477      ;
; 35.128 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.477      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.186 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.421      ;
; 35.191 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.420      ;
; 35.191 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.420      ;
; 35.191 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.420      ;
; 35.191 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.420      ;
; 35.191 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.420      ;
; 35.247 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.364      ;
; 35.247 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.364      ;
; 35.247 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.364      ;
; 35.247 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.364      ;
; 35.247 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.364      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.253 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.348      ;
; 35.313 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.298      ;
; 35.313 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.298      ;
; 35.313 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.298      ;
; 35.313 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.298      ;
; 35.313 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.298      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.316 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.291      ;
; 35.350 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.261      ;
; 35.350 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.261      ;
; 35.350 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.261      ;
; 35.350 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.261      ;
; 35.350 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.261      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.372 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.235      ;
; 35.411 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.194      ;
; 35.411 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.194      ;
; 35.411 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.194      ;
; 35.411 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.194      ;
; 35.411 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 4.194      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.422 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 4.180      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.438 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.169      ;
; 35.466 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.145      ;
; 35.466 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.145      ;
; 35.466 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.145      ;
; 35.466 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.145      ;
; 35.466 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.145      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 4.132      ;
; 35.489 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 4.122      ;
; 35.536 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.080     ; 4.065      ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.425 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.589 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.591 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.595 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.838      ;
; 0.602 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.607 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.610 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.854      ;
; 0.611 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.855      ;
; 0.612 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.856      ;
; 0.613 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.857      ;
; 0.615 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.859      ;
; 0.616 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.860      ;
; 0.617 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.861      ;
; 0.619 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.621 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.621 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.622 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.623 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.624 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.744 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.750 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.754 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.763 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.763 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.764 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.764 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.795 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.038      ;
; 0.798 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.042      ;
; 0.813 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.056      ;
; 0.857 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_y[16] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.103      ;
; 0.876 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.120      ;
; 0.878 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.123      ;
; 0.887 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.889 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oHs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.128      ;
; 0.890 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.896 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.140      ;
; 0.898 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[16] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.141      ;
; 0.898 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.900 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.901 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.903 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.907 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.151      ;
; 0.908 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.152      ;
; 0.909 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.909 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.909 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.910 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.154      ;
; 0.911 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.155      ;
; 0.911 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.155      ;
; 0.918 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.162      ;
; 0.920 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.164      ;
; 0.922 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.166      ;
; 0.930 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.173      ;
; 0.975 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.219      ;
; 0.986 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.230      ;
; 0.986 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.230      ;
; 0.988 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.233      ;
; 0.995 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.239      ;
; 0.997 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 0.999 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 1.000 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.244      ;
; 1.002 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.246      ;
; 1.002 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.007 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.251      ;
; 1.008 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.252      ;
; 1.008 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.252      ;
; 1.009 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.253      ;
; 1.009 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.253      ;
; 1.010 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.254      ;
; 1.011 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.255      ;
; 1.017 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.260      ;
; 1.017 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.261      ;
; 1.018 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.262      ;
; 1.019 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.263      ;
; 1.019 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.263      ;
; 1.019 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.263      ;
; 1.020 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.264      ;
; 1.021 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.265      ;
; 1.021 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.265      ;
; 1.028 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.271      ;
; 1.029 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.030 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.034 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.275      ;
; 1.039 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.043 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.048 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.048 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oHs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.286      ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.268 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; iCLK_50                                                              ; 9.574  ; 0.000         ;
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.621 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 37.268 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.361      ;
; 37.268 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.361      ;
; 37.268 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.361      ;
; 37.268 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.361      ;
; 37.268 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.361      ;
; 37.283 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.343      ;
; 37.283 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.343      ;
; 37.283 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.343      ;
; 37.283 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.343      ;
; 37.283 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.343      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.350 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.046     ; 2.273      ;
; 37.355 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.274      ;
; 37.355 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.274      ;
; 37.355 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.274      ;
; 37.355 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.274      ;
; 37.355 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.274      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.266      ;
; 37.367 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.262      ;
; 37.367 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.262      ;
; 37.367 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.262      ;
; 37.367 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.262      ;
; 37.367 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.262      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.408 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.045     ; 2.216      ;
; 37.419 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.210      ;
; 37.419 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.210      ;
; 37.419 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.210      ;
; 37.419 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.210      ;
; 37.419 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.210      ;
; 37.423 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.206      ;
; 37.423 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.206      ;
; 37.423 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.206      ;
; 37.423 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.206      ;
; 37.423 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.206      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.447 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.179      ;
; 37.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.174      ;
; 37.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.174      ;
; 37.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.174      ;
; 37.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.174      ;
; 37.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.174      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.459 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.167      ;
; 37.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.154      ;
; 37.500 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.126      ;
; 37.505 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.124      ;
; 37.505 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.124      ;
; 37.505 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.124      ;
; 37.505 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.124      ;
; 37.505 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.040     ; 2.124      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.511 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.115      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
; 37.515 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.043     ; 2.111      ;
+--------+----------------------------------+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.215 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.341      ;
; 0.285 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.410      ;
; 0.293 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.300 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.433      ;
; 0.308 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.434      ;
; 0.308 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.437      ;
; 0.313 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.440      ;
; 0.314 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.440      ;
; 0.315 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.441      ;
; 0.360 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.485      ;
; 0.362 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.488      ;
; 0.364 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.368 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[6]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.494      ;
; 0.371 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.497      ;
; 0.383 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.508      ;
; 0.390 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.516      ;
; 0.394 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.519      ;
; 0.422 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_y[16] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.550      ;
; 0.442 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.568      ;
; 0.444 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|oHs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.449 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[8] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[16] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.463 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.466 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.593      ;
; 0.469 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.595      ;
; 0.471 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.598      ;
; 0.474 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.601      ;
; 0.483 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oVs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.609      ;
; 0.486 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.612      ;
; 0.487 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.613      ;
; 0.505 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[6] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_x[0]  ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.632      ;
; 0.508 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.633      ;
; 0.508 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.634      ;
; 0.510 ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4] ; VGA_BarGen:VGA_BarGen_inst|r_rgb_y[10] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.638      ;
; 0.512 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.515 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[7]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[0]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[2]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.647      ;
; 0.523 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[9]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_X[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[4]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[2]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.650      ;
; 0.526 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[6]     ; VGA_HVCnt:VGA_HVCnt_inst|oHs           ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.649      ;
; 0.526 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[8]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[3]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.652      ;
; 0.529 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[9]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[1]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[3]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[6]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[5]     ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[8]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[7]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[9]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.655      ;
; 0.530 ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|hcnt[7]       ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.531 ; VGA_HVCnt:VGA_HVCnt_inst|vcnt[4]     ; VGA_HVCnt:VGA_HVCnt_inst|oCoord_Y[5]   ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
+-------+--------------------------------------+----------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                      ; 34.686 ; 0.181 ; N/A      ; N/A     ; 9.574               ;
;  CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 34.686 ; 0.181 ; N/A      ; N/A     ; 19.548              ;
;  iCLK_50                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
; Design-wide TNS                                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oVGA_CLOCK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_HS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_VS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_R[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_G[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oVGA_B[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iSW                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK_50                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iKEY                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oVGA_CLOCK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_R[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_G[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oVGA_B[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oVGA_CLOCK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oVGA_CLOCK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_BLANK_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_SYNC_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_R[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_G[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oVGA_B[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1084     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1084     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                  ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------+-------------+
; Target                                                               ; Clock                                                                ; Type      ; Status      ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------+-------------+
; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; iCLK_50                                                              ; iCLK_50                                                              ; Base      ; Constrained ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; iKEY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iSW        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; oVGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_CLOCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; iKEY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iSW        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; oVGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_CLOCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oVGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 14 16:28:55 2025
Info: Command: quartus_sta vga_chess_self -c vga_chess_self
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_chess_self.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 34.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.686               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 iCLK_50 
    Info (332119):    19.548               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.061               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 iCLK_50 
    Info (332119):    19.550               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.268               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 iCLK_50 
    Info (332119):    19.621               0.000 CLK_RST_inst|MY_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4960 megabytes
    Info: Processing ended: Fri Mar 14 16:28:57 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


