--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Dec 07 20:08:50 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Lab1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets state_clk]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             scan_state_i0  (from state_clk +)
   Destination:    FD1S3AY    D              scan_state_i0  (to state_clk +)

   Delay:                   3.593ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.593ns data_path scan_state_i0 to scan_state_i0 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.247ns

 Path Details: scan_state_i0 to scan_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              scan_state_i0 (from state_clk)
Route         4   e 1.398                                  scan_state[0]
LUT4        ---     0.493              A to Z              i1023_1_lut
Route         3   e 1.258                                  scan_state_1__N_24[0]
                  --------
                    3.593  (26.1% logic, 73.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             scan_state_i1  (from state_clk +)
   Destination:    FD1S3AX    D              scan_state_i1  (to state_clk +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path scan_state_i1 to scan_state_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: scan_state_i1 to scan_state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              scan_state_i1 (from state_clk)
Route         4   e 1.398                                  scan_state[1]
LUT4        ---     0.493              B to Z              i1118_2_lut
Route         1   e 0.941                                  scan_state_1__N_24[1]
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             scan_state_i0  (from state_clk +)
   Destination:    FD1S3AX    D              scan_state_i1  (to state_clk +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path scan_state_i0 to scan_state_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: scan_state_i0 to scan_state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              scan_state_i0 (from state_clk)
Route         4   e 1.398                                  scan_state[0]
LUT4        ---     0.493              A to Z              i1118_2_lut
Route         1   e 0.941                                  scan_state_1__N_24[1]
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.

Report: 3.753 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 18.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             flag_i31  (from clk_c +)
   Destination:    FD1P3AX    SP             flag1_i0  (to clk_c -)

   Delay:                  22.892ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     22.892ns data_path flag_i31 to flag1_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 18.177ns

 Path Details: flag_i31 to flag1_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              flag_i31 (from clk_c)
Route         9   e 1.632                                  flag[31]
LUT4        ---     0.493              D to Z              i23_4_lut_adj_28
Route         1   e 0.941                                  n54_adj_154
LUT4        ---     0.493              B to Z              i27_4_lut_adj_25
Route         1   e 0.941                                  n58_adj_152
LUT4        ---     0.493              B to Z              i29_4_lut
Route         1   e 0.941                                  n60_adj_151
LUT4        ---     0.493              B to Z              i30_4_lut_rep_136
Route         5   e 1.405                                  n8137
LUT4        ---     0.493              C to Z              i3160_2_lut_rep_110_3_lut
Route        94   e 2.468                                  n8111
LUT4        ---     0.493              B to Z              mux_225_rep_3_i16_4_lut_4_lut
Route         2   e 1.141                                  flag_31__N_633[15]
LUT4        ---     0.493              A to Z              i23_4_lut
Route         1   e 0.941                                  n54_adj_73
LUT4        ---     0.493              B to Z              i27_4_lut
Route         1   e 0.941                                  n58
LUT4        ---     0.493              B to Z              i29_4_lut_adj_16
Route         1   e 0.941                                  n60
LUT4        ---     0.493              B to Z              i30_4_lut
Route         3   e 1.258                                  n7029
LUT4        ---     0.493              B to Z              i4638_3_lut_rep_107
Route        33   e 2.041                                  n8108
LUT4        ---     0.493              C to Z              i4745_3_lut_4_lut_4_lut_3_lut_4_lut
Route         1   e 0.941                                  clk_N_600_enable_2
                  --------
                   22.892  (27.8% logic, 72.2% route), 13 logic levels.


Error:  The following path violates requirements by 18.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             flag_i31  (from clk_c +)
   Destination:    FD1P3AX    SP             flag1_i0  (to clk_c -)

   Delay:                  22.892ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     22.892ns data_path flag_i31 to flag1_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 18.177ns

 Path Details: flag_i31 to flag1_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              flag_i31 (from clk_c)
Route         9   e 1.632                                  flag[31]
LUT4        ---     0.493              D to Z              i23_4_lut_adj_28
Route         1   e 0.941                                  n54_adj_154
LUT4        ---     0.493              B to Z              i27_4_lut_adj_25
Route         1   e 0.941                                  n58_adj_152
LUT4        ---     0.493              B to Z              i29_4_lut
Route         1   e 0.941                                  n60_adj_151
LUT4        ---     0.493              B to Z              i30_4_lut_rep_136
Route         5   e 1.405                                  n8137
LUT4        ---     0.493              C to Z              i3160_2_lut_rep_110_3_lut
Route        94   e 2.468                                  n8111
LUT4        ---     0.493              B to Z              mux_225_rep_3_i14_4_lut_4_lut
Route         2   e 1.141                                  flag_31__N_633[13]
LUT4        ---     0.493              D to Z              i23_4_lut
Route         1   e 0.941                                  n54_adj_73
LUT4        ---     0.493              B to Z              i27_4_lut
Route         1   e 0.941                                  n58
LUT4        ---     0.493              B to Z              i29_4_lut_adj_16
Route         1   e 0.941                                  n60
LUT4        ---     0.493              B to Z              i30_4_lut
Route         3   e 1.258                                  n7029
LUT4        ---     0.493              B to Z              i4638_3_lut_rep_107
Route        33   e 2.041                                  n8108
LUT4        ---     0.493              C to Z              i4745_3_lut_4_lut_4_lut_3_lut_4_lut
Route         1   e 0.941                                  clk_N_600_enable_2
                  --------
                   22.892  (27.8% logic, 72.2% route), 13 logic levels.


Error:  The following path violates requirements by 18.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             flag_i31  (from clk_c +)
   Destination:    FD1P3AX    SP             flag1_i0  (to clk_c -)

   Delay:                  22.892ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     22.892ns data_path flag_i31 to flag1_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 18.177ns

 Path Details: flag_i31 to flag1_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              flag_i31 (from clk_c)
Route         9   e 1.632                                  flag[31]
LUT4        ---     0.493              D to Z              i23_4_lut_adj_28
Route         1   e 0.941                                  n54_adj_154
LUT4        ---     0.493              B to Z              i27_4_lut_adj_25
Route         1   e 0.941                                  n58_adj_152
LUT4        ---     0.493              B to Z              i29_4_lut
Route         1   e 0.941                                  n60_adj_151
LUT4        ---     0.493              B to Z              i30_4_lut_rep_136
Route         5   e 1.405                                  n8137
LUT4        ---     0.493              C to Z              i3160_2_lut_rep_110_3_lut
Route        94   e 2.468                                  n8111
LUT4        ---     0.493              B to Z              mux_225_rep_3_i11_4_lut_4_lut
Route         2   e 1.141                                  flag_31__N_633[10]
LUT4        ---     0.493              A to Z              i13_2_lut
Route         1   e 0.941                                  n44_adj_131
LUT4        ---     0.493              C to Z              i27_4_lut
Route         1   e 0.941                                  n58
LUT4        ---     0.493              B to Z              i29_4_lut_adj_16
Route         1   e 0.941                                  n60
LUT4        ---     0.493              B to Z              i30_4_lut
Route         3   e 1.258                                  n7029
LUT4        ---     0.493              B to Z              i4638_3_lut_rep_107
Route        33   e 2.041                                  n8108
LUT4        ---     0.493              C to Z              i4745_3_lut_4_lut_4_lut_3_lut_4_lut
Route         1   e 0.941                                  clk_N_600_enable_2
                  --------
                   22.892  (27.8% logic, 72.2% route), 13 logic levels.

Warning: 23.177 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets state_clk]               |     5.000 ns|     3.753 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    23.177 ns|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n7029                                   |       3|    3906|     95.36%
                                        |        |        |
n8108                                   |      33|    3906|     95.36%
                                        |        |        |
n8111                                   |      94|    3906|     95.36%
                                        |        |        |
n60                                     |       1|    3594|     87.74%
                                        |        |        |
n58                                     |       1|    3130|     76.42%
                                        |        |        |
n8137                                   |       5|    2520|     61.52%
                                        |        |        |
n60_adj_151                             |       1|    2100|     51.27%
                                        |        |        |
n58_adj_152                             |       1|    2052|     50.10%
                                        |        |        |
n54_adj_73                              |       1|    2036|     49.71%
                                        |        |        |
n54_adj_154                             |       1|    1488|     36.33%
                                        |        |        |
n3207                                   |       3|    1386|     33.84%
                                        |        |        |
n6903                                   |       1|    1386|     33.84%
                                        |        |        |
n6904                                   |       1|    1386|     33.84%
                                        |        |        |
n6905                                   |       1|    1386|     33.84%
                                        |        |        |
n6906                                   |       1|    1386|     33.84%
                                        |        |        |
n6907                                   |       1|    1386|     33.84%
                                        |        |        |
n6908                                   |       1|    1386|     33.84%
                                        |        |        |
n6909                                   |       1|    1386|     33.84%
                                        |        |        |
n6910                                   |       1|    1386|     33.84%
                                        |        |        |
n6911                                   |       1|    1386|     33.84%
                                        |        |        |
n6912                                   |       1|    1386|     33.84%
                                        |        |        |
n6913                                   |       1|    1386|     33.84%
                                        |        |        |
n44_adj_131                             |       1|    1018|     24.85%
                                        |        |        |
n6902                                   |       1|     990|     24.17%
                                        |        |        |
flag[31]                                |       9|     660|     16.11%
                                        |        |        |
n6901                                   |       1|     594|     14.50%
                                        |        |        |
n44_adj_160                             |       1|     552|     13.48%
                                        |        |        |
flag_31__N_633[10]                      |       2|     509|     12.43%
                                        |        |        |
flag_31__N_633[13]                      |       2|     509|     12.43%
                                        |        |        |
flag_31__N_633[15]                      |       2|     509|     12.43%
                                        |        |        |
flag_31__N_633[20]                      |       2|     509|     12.43%
                                        |        |        |
flag_31__N_633[23]                      |       2|     509|     12.43%
                                        |        |        |
flag_31__N_633[29]                      |       2|     509|     12.43%
                                        |        |        |
n55_adj_153                             |       1|     420|     10.25%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 69032178

Constraints cover  238312 paths, 836 nets, and 2317 connections (95.3% coverage)


Peak memory: 96432128 bytes, TRCE: 10121216 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
