<p align="center">
  <img src="https://img.shields.io/badge/Architecture-16--bit%20MIPS-blueviolet?style=for-the-badge" alt="Architecture"/>
  <img src="https://img.shields.io/badge/Pipeline-5%20Stage-success?style=for-the-badge" alt="Pipeline"/>
  <img src="https://img.shields.io/badge/HDL-Verilog-orange?style=for-the-badge" alt="Verilog"/>
  <img src="https://img.shields.io/badge/Simulator-Django%20Web-blue?style=for-the-badge" alt="Simulator"/>
  <img src="https://img.shields.io/badge/Hardware-Logisim-red?style=for-the-badge" alt="Logisim"/>
</p>

<h1 align="center">ğŸš€ AURA16</h1>
<h3 align="center">16-Bit MIPS Pipeline Processor</h3>

<p align="center">
  <b>A complete educational processor design with hardware simulation, HDL implementation, and interactive web-based simulator.</b>
</p>

---

## ğŸ“‹ Table of Contents

- [Overview](#-overview)
- [Architecture](#-architecture)
- [Instruction Set Architecture (ISA)](#-instruction-set-architecture-isa)
- [Pipeline Stages](#-pipeline-stages)
- [Hazard Handling](#-hazard-handling)
- [Project Structure](#-project-structure)
- [Web Simulator](#-web-simulator)
- [Verilog Implementation](#-verilog-implementation)
- [Logisim Design](#-logisim-design)
- [Getting Started](#-getting-started)
- [Contributors](#-contributors)

---

## ğŸ¯ Overview

**AURA16** is a complete 16-bit MIPS-style pipelined processor designed for educational purposes. It includes:

| Component | Description |
|-----------|-------------|
| ğŸ”§ **Logisim Circuit** | Visual hardware design for understanding datapath |
| ğŸ“ **Verilog HDL** | Synthesizable RTL code for FPGA implementation |
| ğŸŒ **Web Simulator** | Interactive Django-based simulator with step-by-step execution |

---

## ğŸ— Architecture

### CPU Specifications

| Feature | Specification |
|---------|---------------|
| **Word Size** | 16-bit |
| **Registers** | 8 general-purpose ($r0-$r7, $r0 always 0) |
| **Instruction Memory** | 512 words |
| **Data Memory** | 512 words |
| **Pipeline Depth** | 5 stages |
| **Hazard Resolution** | Forwarding + Stalling |

### Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           5-Stage MIPS Pipeline           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚    IF     â”‚    ID     â”‚    EX     â”‚    MEM    â”‚    WB     â”‚
â”‚  Fetch    â”‚  Decode   â”‚  Execute  â”‚  Memory   â”‚ WriteBack â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Instr Mem â”‚ Reg File  â”‚   ALU     â”‚ Data Mem  â”‚   Mux     â”‚
â”‚    PC     â”‚ Control   â”‚ Fwd Unit  â”‚           â”‚           â”‚
â”‚           â”‚ Sign Ext  â”‚           â”‚           â”‚           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚           â”‚           â”‚           â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Pipeline Registers â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              IF/ID       ID/EX       EX/MEM      MEM/WB
```

---

## ğŸ“š Instruction Set Architecture (ISA)

### Instruction Formats

```
R-Type: | OpCode(4) | Rs(3) | Rt(3) | Rd(3) | Funct(3) |
I-Type: | OpCode(4) | Rs(3) | Rt(3) |    Immediate(6)  |
J-Type: | OpCode(4) |          Address(12)             |
```

### R-Type Instructions (OpCode: 0000)

| Instruction | Funct | Syntax | Description |
|-------------|-------|--------|-------------|
| `ADD` | 000 | `ADD $rd, $rs, $rt` | rd = rs + rt |
| `SUB` | 001 | `SUB $rd, $rs, $rt` | rd = rs - rt |
| `AND` | 010 | `AND $rd, $rs, $rt` | rd = rs & rt |
| `OR`  | 011 | `OR $rd, $rs, $rt`  | rd = rs \| rt |
| `SLT` | 100 | `SLT $rd, $rs, $rt` | rd = (rs < rt) ? 1 : 0 |
| `JR`  | 101 | `JR $rs`            | PC = rs |

### I-Type Instructions

| OpCode | Instruction | Syntax | Description |
|--------|-------------|--------|-------------|
| 0001 | `LW`   | `LW $rt, imm($rs)`    | rt = Mem[rs + imm] |
| 0010 | `SW`   | `SW $rt, imm($rs)`    | Mem[rs + imm] = rt |
| 0011 | `ADDI` | `ADDI $rt, $rs, imm`  | rt = rs + imm |
| 0100 | `SUBI` | `SUBI $rt, $rs, imm`  | rt = rs - imm |
| 0101 | `SLTI` | `SLTI $rt, $rs, imm`  | rt = (rs < imm) ? 1 : 0 |
| 0110 | `BEQ`  | `BEQ $rs, $rt, offset`| if (rs == rt) PC = PC + 1 + offset |
| 0111 | `BNQ`  | `BNQ $rs, $rt, offset`| if (rs != rt) PC = PC + 1 + offset |
| 1000 | `ANDI` | `ANDI $rt, $rs, imm`  | rt = rs & imm |

### J-Type Instructions

| OpCode | Instruction | Syntax | Description |
|--------|-------------|--------|-------------|
| 1001 | `JUMP` | `JUMP address` | PC = address |
| 1010 | `JAL`  | `JAL address`  | $r7 = PC + 1, PC = address |

---

## ğŸ”„ Pipeline Stages

### Stage Details

| Stage | Name | Operations |
|-------|------|------------|
| **IF** | Instruction Fetch | Fetch instruction from memory, PC = PC + 1 |
| **ID** | Instruction Decode | Decode opcode, read registers, sign extend immediate, branch decision |
| **EX** | Execute | ALU operations, address calculation, forwarding |
| **MEM** | Memory Access | Load/Store data memory access |
| **WB** | Write Back | Write result back to register file |

### Pipeline Registers

```
IF/ID Register:
â”œâ”€â”€ PC_Adder (16-bit)
â””â”€â”€ Instruction (16-bit)

ID/EX Register:
â”œâ”€â”€ Control Signals (reg_write, ALUSrc, RegDst, MemWrite, MemRead, MemToReg)
â”œâ”€â”€ PC_Adder, ReadData1, ReadData2 (16-bit each)
â”œâ”€â”€ Rs, Rt, Rd (3-bit each)
â””â”€â”€ Immediate (16-bit sign-extended)

EX/MEM Register:
â”œâ”€â”€ Control Signals (reg_write, MemWrite, MemRead, MemToReg)
â”œâ”€â”€ ALU_Result, ReadData2 (16-bit each)
â””â”€â”€ WriteReg (3-bit)

MEM/WB Register:
â”œâ”€â”€ Control Signals (reg_write, MemToReg)
â”œâ”€â”€ ALU_Result, MemData (16-bit each)
â””â”€â”€ WriteReg (3-bit)
```

---

## âš¡ Hazard Handling

### Data Hazards (RAW)

| Hazard Type | Detection | Resolution |
|-------------|-----------|------------|
| **EX Hazard** | EX/MEM.rd = ID/EX.rs or rt | Forward from EX/MEM |
| **MEM Hazard** | MEM/WB.rd = ID/EX.rs or rt | Forward from MEM/WB |
| **Load-Use** | ID/EX.MemRead && (ID/EX.rt = IF/ID.rs or rt) | Stall 1 cycle |

### Control Hazards

| Hazard Type | Resolution |
|-------------|------------|
| **Branch** | Early branch decision in ID stage, flush IF/ID on taken branch |
| **Jump/JAL** | Flush IF/ID, JAL continues through pipeline for $r7 write |
| **JR** | Forward register value, flush pipeline |

### Forwarding Paths

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚         Forwarding Unit             â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
                    â”‚  â”‚  ForwardA: 00=RF, 10=EX/MEM â”‚    â”‚
                    â”‚  â”‚            01=MEM/WB        â”‚    â”‚
                    â”‚  â”‚  ForwardB: Same as above    â”‚    â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                    â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    ID     â”‚â”€â”€â”€â”€â–¶â”‚    EX     â”‚â—€â”˜â–¶â”‚    MEM    â”‚â”€â”€â”€â”€â–¶â”‚    WB     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â–²               â”‚                  â”‚
                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                    Forwarding Paths
```

---

## ğŸ“ Project Structure

```
AURA16/
â”œâ”€â”€ ğŸ“‚ Logisim/
â”‚   â””â”€â”€ MIPS_LastVers.circ        # Complete Logisim Evolution circuit
â”‚
â”œâ”€â”€ ğŸ“‚ Verilog/
â”‚   â”œâ”€â”€ MIPS_Pipeline.v           # Top-level module
â”‚   â”œâ”€â”€ tb_MIPS_Pipeline.v        # Testbench
â”‚   â”‚
â”‚   â”œâ”€â”€ # Pipeline Registers
â”‚   â”œâ”€â”€ IF_ID_Register.v
â”‚   â”œâ”€â”€ ID_EX_Register.v
â”‚   â”œâ”€â”€ EX_MEM_Register.v
â”‚   â”œâ”€â”€ MEM_WB_Register.v
â”‚   â”‚
â”‚   â”œâ”€â”€ # Datapath Components
â”‚   â”œâ”€â”€ ProgramCounter.v
â”‚   â”œâ”€â”€ InstructionMemory.v
â”‚   â”œâ”€â”€ RegisterFile.v
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ DataMemory.v
â”‚   â”œâ”€â”€ SignExtend.v
â”‚   â”œâ”€â”€ WB_Mux.v
â”‚   â”‚
â”‚   â”œâ”€â”€ # Control Unit
â”‚   â”œâ”€â”€ ControlUnit.v
â”‚   â”œâ”€â”€ StallMux.v
â”‚   â”‚
â”‚   â”œâ”€â”€ # Hazard Handling
â”‚   â”œâ”€â”€ HazardUnit.v
â”‚   â”œâ”€â”€ ForwardingUnit.v
â”‚   â”œâ”€â”€ ID_ForwardingControl.v
â”‚   â”œâ”€â”€ ID_ForwardingMux.v
â”‚   â”‚
â”‚   â””â”€â”€ # Branch Logic
â”‚       â”œâ”€â”€ Comparator.v
â”‚       â””â”€â”€ BranchDecision.v
â”‚
â””â”€â”€ ğŸ“‚ Simulator/
    â”œâ”€â”€ manage.py
    â”œâ”€â”€ requirements.txt
    â”‚
    â”œâ”€â”€ ğŸ“‚ mips_simulator/        # Django project settings
    â”‚   â”œâ”€â”€ settings.py
    â”‚   â”œâ”€â”€ urls.py
    â”‚   â””â”€â”€ wsgi.py
    â”‚
    â””â”€â”€ ğŸ“‚ simulator/             # Main application
        â”œâ”€â”€ views.py              # API endpoints
        â”œâ”€â”€ cpu.py                # CPU simulator (5-stage pipeline)
        â”œâ”€â”€ assembler.py          # Assembly to machine code
        â”œâ”€â”€ ğŸ“‚ templates/
        â”‚   â””â”€â”€ index.html        # Web interface
        â””â”€â”€ ğŸ“‚ static/
            â”œâ”€â”€ css/styles.css    # UI styling
            â””â”€â”€ js/main.js        # Frontend logic
```

---

## ğŸŒ Web Simulator

### Features

- âœ… **Assembly Editor** - Write MIPS assembly code with syntax highlighting
- âœ… **Assembler** - Convert assembly to 16-bit machine code
- âœ… **Step Execution** - Execute one cycle at a time
- âœ… **Run All** - Execute until completion
- âœ… **Pipeline Visualization** - See all 5 stages in real-time
- âœ… **Register File Display** - Monitor all 8 registers
- âœ… **Memory View** - Inspect data memory contents
- âœ… **Hazard Detection** - Visual indicators for stalls/forwarding
- âœ… **Timeline View** - Pipeline diagram showing instruction flow
- âœ… **Performance Metrics** - CPI, stall rate, forwarding rate
- âœ… **Export** - Download machine code in HEX format
- âœ… **Info Button** - Built-in ISA reference guide:
                - Register descriptions ($r0-$r7 with usage info)
                - R-Type, I-Type, J-Type instruction syntax and opcodes
                - 16-bit instruction format diagrams

### Screenshots

#### Simulator Dashboard
![Simulator Dashboard](ScreenShots/simulator_dashboard.png)

#### Pipeline Timeline (Cycle-by-Cycle)
![Pipeline Timeline](ScreenShots/pipeline_timeline.png)

---

## ğŸ›  Verilog Implementation

### Module Hierarchy

```
MIPS_Pipeline (Top)
â”œâ”€â”€ ProgramCounter
â”œâ”€â”€ IF_ID_Register
â”œâ”€â”€ ControlUnit
â”œâ”€â”€ StallMux
â”œâ”€â”€ RegisterFile
â”œâ”€â”€ SignExtend
â”œâ”€â”€ ID_ForwardingControl
â”œâ”€â”€ ID_ForwardingMux
â”œâ”€â”€ Comparator
â”œâ”€â”€ BranchDecision
â”œâ”€â”€ HazardUnit
â”œâ”€â”€ ID_EX_Register
â”œâ”€â”€ ForwardingUnit
â”œâ”€â”€ ALU
â”œâ”€â”€ EX_MEM_Register
â”œâ”€â”€ DataMemory
â”œâ”€â”€ MEM_WB_Register
â””â”€â”€ WB_Mux
```

### Simulation

```bash
# Using Icarus Verilog
cd Verilog
iverilog -o sim tb_MIPS_Pipeline.v MIPS_Pipeline.v *.v
vvp sim

# Using ModelSim
vsim -c -do "run -all" work.tb_MIPS_Pipeline
```

### Waveform Screenshot

![Verilog Waveform](ScreenShots/verilog_waveform.png)

---

## ğŸ”Œ Logisim Design

The Logisim circuit (`MIPS_LastVers.circ`) provides:

- **Visual Datapath** - Complete processor datapath with all components
- **Interactive Simulation** - Step through clock cycles
- **Signal Inspection** - Probe any wire in the circuit
- **Educational Value** - Understand hardware implementation

### Circuit Screenshot

![Logisim Circuit](ScreenShots/logisim_circuit.png)

### Requirements

- [Logisim Evolution](https://github.com/logisim-evolution/) v3.9.0 or later

---

## ğŸš€ Getting Started

### Web Simulator

```bash
# Clone the repository
git clone https://github.com/BySabri/16-Bit-MIPS-Pipeline-Simulator---AURA16.git
cd 16-Bit-MIPS-Pipeline-Simulator---AURA16/Simulator

# Create virtual environment (optional)
python -m venv venv
source venv/bin/activate  # Linux/Mac
venv\Scripts\activate     # Windows

# Install dependencies
pip install -r requirements.txt

# Run the server
python manage.py runserver

# Open browser
# http://127.0.0.1:8000
```

### Verilog Simulation

```bash
cd Verilog

# Using Icarus Verilog
iverilog -o mips_sim tb_MIPS_Pipeline.v MIPS_Pipeline.v \
    ALU.v ControlUnit.v DataMemory.v RegisterFile.v \
    IF_ID_Register.v ID_EX_Register.v EX_MEM_Register.v MEM_WB_Register.v \
    ForwardingUnit.v HazardUnit.v ID_ForwardingControl.v ID_ForwardingMux.v \
    ProgramCounter.v SignExtend.v StallMux.v WB_Mux.v \
    Comparator.v BranchDecision.v

vvp mips_sim
```

---

## ğŸ‘¨â€ğŸ’» Contributors

| Name | Role |
|------|------|
| **BySabri** | Leader - FullStack Web Developer |
| **yasinulky** | Co-leader - Logisim Developer |
| **UniKpec** | Verilog and Backend Developer |
| **Yaraill** | Chief Rubber Duck Debugging Specialist and Documentation |



---

## ğŸ“„ License

This project is open source and available under the [MIT License](LICENSE).

---
