/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SW1__0__MASK, 0x20
.set SW1__0__PC, CYREG_PRT12_PC5
.set SW1__0__PORT, 12
.set SW1__0__SHIFT, 5
.set SW1__AG, CYREG_PRT12_AG
.set SW1__BIE, CYREG_PRT12_BIE
.set SW1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW1__BYP, CYREG_PRT12_BYP
.set SW1__DM0, CYREG_PRT12_DM0
.set SW1__DM1, CYREG_PRT12_DM1
.set SW1__DM2, CYREG_PRT12_DM2
.set SW1__DR, CYREG_PRT12_DR
.set SW1__INP_DIS, CYREG_PRT12_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW1__MASK, 0x20
.set SW1__PORT, 12
.set SW1__PRT, CYREG_PRT12_PRT
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW1__PS, CYREG_PRT12_PS
.set SW1__SHIFT, 5
.set SW1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW1__SLW, CYREG_PRT12_SLW

/* SW2 */
.set SW2__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SW2__0__MASK, 0x10
.set SW2__0__PC, CYREG_PRT12_PC4
.set SW2__0__PORT, 12
.set SW2__0__SHIFT, 4
.set SW2__AG, CYREG_PRT12_AG
.set SW2__BIE, CYREG_PRT12_BIE
.set SW2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW2__BYP, CYREG_PRT12_BYP
.set SW2__DM0, CYREG_PRT12_DM0
.set SW2__DM1, CYREG_PRT12_DM1
.set SW2__DM2, CYREG_PRT12_DM2
.set SW2__DR, CYREG_PRT12_DR
.set SW2__INP_DIS, CYREG_PRT12_INP_DIS
.set SW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW2__MASK, 0x10
.set SW2__PORT, 12
.set SW2__PRT, CYREG_PRT12_PRT
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW2__PS, CYREG_PRT12_PS
.set SW2__SHIFT, 4
.set SW2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW2__SLW, CYREG_PRT12_SLW

/* SW3 */
.set SW3__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set SW3__0__MASK, 0x08
.set SW3__0__PC, CYREG_PRT12_PC3
.set SW3__0__PORT, 12
.set SW3__0__SHIFT, 3
.set SW3__AG, CYREG_PRT12_AG
.set SW3__BIE, CYREG_PRT12_BIE
.set SW3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW3__BYP, CYREG_PRT12_BYP
.set SW3__DM0, CYREG_PRT12_DM0
.set SW3__DM1, CYREG_PRT12_DM1
.set SW3__DM2, CYREG_PRT12_DM2
.set SW3__DR, CYREG_PRT12_DR
.set SW3__INP_DIS, CYREG_PRT12_INP_DIS
.set SW3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW3__MASK, 0x08
.set SW3__PORT, 12
.set SW3__PRT, CYREG_PRT12_PRT
.set SW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW3__PS, CYREG_PRT12_PS
.set SW3__SHIFT, 3
.set SW3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW3__SLW, CYREG_PRT12_SLW

/* SW4 */
.set SW4__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SW4__0__MASK, 0x04
.set SW4__0__PC, CYREG_PRT12_PC2
.set SW4__0__PORT, 12
.set SW4__0__SHIFT, 2
.set SW4__AG, CYREG_PRT12_AG
.set SW4__BIE, CYREG_PRT12_BIE
.set SW4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW4__BYP, CYREG_PRT12_BYP
.set SW4__DM0, CYREG_PRT12_DM0
.set SW4__DM1, CYREG_PRT12_DM1
.set SW4__DM2, CYREG_PRT12_DM2
.set SW4__DR, CYREG_PRT12_DR
.set SW4__INP_DIS, CYREG_PRT12_INP_DIS
.set SW4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW4__MASK, 0x04
.set SW4__PORT, 12
.set SW4__PRT, CYREG_PRT12_PRT
.set SW4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW4__PS, CYREG_PRT12_PS
.set SW4__SHIFT, 2
.set SW4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW4__SLW, CYREG_PRT12_SLW

/* isr */
.set isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr__INTC_MASK, 0x20000
.set isr__INTC_NUMBER, 17
.set isr__INTC_PRIOR_NUM, 7
.set isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* COL1 */
.set COL1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set COL1__0__MASK, 0x02
.set COL1__0__PC, CYREG_PRT3_PC1
.set COL1__0__PORT, 3
.set COL1__0__SHIFT, 1
.set COL1__AG, CYREG_PRT3_AG
.set COL1__AMUX, CYREG_PRT3_AMUX
.set COL1__BIE, CYREG_PRT3_BIE
.set COL1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL1__BYP, CYREG_PRT3_BYP
.set COL1__CTL, CYREG_PRT3_CTL
.set COL1__DM0, CYREG_PRT3_DM0
.set COL1__DM1, CYREG_PRT3_DM1
.set COL1__DM2, CYREG_PRT3_DM2
.set COL1__DR, CYREG_PRT3_DR
.set COL1__INP_DIS, CYREG_PRT3_INP_DIS
.set COL1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL1__LCD_EN, CYREG_PRT3_LCD_EN
.set COL1__MASK, 0x02
.set COL1__PORT, 3
.set COL1__PRT, CYREG_PRT3_PRT
.set COL1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL1__PS, CYREG_PRT3_PS
.set COL1__SHIFT, 1
.set COL1__SLW, CYREG_PRT3_SLW

/* COL2 */
.set COL2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set COL2__0__MASK, 0x08
.set COL2__0__PC, CYREG_PRT3_PC3
.set COL2__0__PORT, 3
.set COL2__0__SHIFT, 3
.set COL2__AG, CYREG_PRT3_AG
.set COL2__AMUX, CYREG_PRT3_AMUX
.set COL2__BIE, CYREG_PRT3_BIE
.set COL2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL2__BYP, CYREG_PRT3_BYP
.set COL2__CTL, CYREG_PRT3_CTL
.set COL2__DM0, CYREG_PRT3_DM0
.set COL2__DM1, CYREG_PRT3_DM1
.set COL2__DM2, CYREG_PRT3_DM2
.set COL2__DR, CYREG_PRT3_DR
.set COL2__INP_DIS, CYREG_PRT3_INP_DIS
.set COL2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL2__LCD_EN, CYREG_PRT3_LCD_EN
.set COL2__MASK, 0x08
.set COL2__PORT, 3
.set COL2__PRT, CYREG_PRT3_PRT
.set COL2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL2__PS, CYREG_PRT3_PS
.set COL2__SHIFT, 3
.set COL2__SLW, CYREG_PRT3_SLW

/* COL3 */
.set COL3__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set COL3__0__MASK, 0x10
.set COL3__0__PC, CYREG_PRT3_PC4
.set COL3__0__PORT, 3
.set COL3__0__SHIFT, 4
.set COL3__AG, CYREG_PRT3_AG
.set COL3__AMUX, CYREG_PRT3_AMUX
.set COL3__BIE, CYREG_PRT3_BIE
.set COL3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL3__BYP, CYREG_PRT3_BYP
.set COL3__CTL, CYREG_PRT3_CTL
.set COL3__DM0, CYREG_PRT3_DM0
.set COL3__DM1, CYREG_PRT3_DM1
.set COL3__DM2, CYREG_PRT3_DM2
.set COL3__DR, CYREG_PRT3_DR
.set COL3__INP_DIS, CYREG_PRT3_INP_DIS
.set COL3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL3__LCD_EN, CYREG_PRT3_LCD_EN
.set COL3__MASK, 0x10
.set COL3__PORT, 3
.set COL3__PRT, CYREG_PRT3_PRT
.set COL3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL3__PS, CYREG_PRT3_PS
.set COL3__SHIFT, 4
.set COL3__SLW, CYREG_PRT3_SLW

/* ROW0 */
.set ROW0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set ROW0__0__MASK, 0x20
.set ROW0__0__PC, CYREG_PRT3_PC5
.set ROW0__0__PORT, 3
.set ROW0__0__SHIFT, 5
.set ROW0__AG, CYREG_PRT3_AG
.set ROW0__AMUX, CYREG_PRT3_AMUX
.set ROW0__BIE, CYREG_PRT3_BIE
.set ROW0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ROW0__BYP, CYREG_PRT3_BYP
.set ROW0__CTL, CYREG_PRT3_CTL
.set ROW0__DM0, CYREG_PRT3_DM0
.set ROW0__DM1, CYREG_PRT3_DM1
.set ROW0__DM2, CYREG_PRT3_DM2
.set ROW0__DR, CYREG_PRT3_DR
.set ROW0__INP_DIS, CYREG_PRT3_INP_DIS
.set ROW0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ROW0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ROW0__LCD_EN, CYREG_PRT3_LCD_EN
.set ROW0__MASK, 0x20
.set ROW0__PORT, 3
.set ROW0__PRT, CYREG_PRT3_PRT
.set ROW0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ROW0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ROW0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ROW0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ROW0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ROW0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ROW0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ROW0__PS, CYREG_PRT3_PS
.set ROW0__SHIFT, 5
.set ROW0__SLW, CYREG_PRT3_SLW

/* ROW1 */
.set ROW1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set ROW1__0__MASK, 0x40
.set ROW1__0__PC, CYREG_PRT3_PC6
.set ROW1__0__PORT, 3
.set ROW1__0__SHIFT, 6
.set ROW1__AG, CYREG_PRT3_AG
.set ROW1__AMUX, CYREG_PRT3_AMUX
.set ROW1__BIE, CYREG_PRT3_BIE
.set ROW1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ROW1__BYP, CYREG_PRT3_BYP
.set ROW1__CTL, CYREG_PRT3_CTL
.set ROW1__DM0, CYREG_PRT3_DM0
.set ROW1__DM1, CYREG_PRT3_DM1
.set ROW1__DM2, CYREG_PRT3_DM2
.set ROW1__DR, CYREG_PRT3_DR
.set ROW1__INP_DIS, CYREG_PRT3_INP_DIS
.set ROW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ROW1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ROW1__LCD_EN, CYREG_PRT3_LCD_EN
.set ROW1__MASK, 0x40
.set ROW1__PORT, 3
.set ROW1__PRT, CYREG_PRT3_PRT
.set ROW1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ROW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ROW1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ROW1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ROW1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ROW1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ROW1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ROW1__PS, CYREG_PRT3_PS
.set ROW1__SHIFT, 6
.set ROW1__SLW, CYREG_PRT3_SLW

/* ROW2 */
.set ROW2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set ROW2__0__MASK, 0x80
.set ROW2__0__PC, CYREG_PRT3_PC7
.set ROW2__0__PORT, 3
.set ROW2__0__SHIFT, 7
.set ROW2__AG, CYREG_PRT3_AG
.set ROW2__AMUX, CYREG_PRT3_AMUX
.set ROW2__BIE, CYREG_PRT3_BIE
.set ROW2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ROW2__BYP, CYREG_PRT3_BYP
.set ROW2__CTL, CYREG_PRT3_CTL
.set ROW2__DM0, CYREG_PRT3_DM0
.set ROW2__DM1, CYREG_PRT3_DM1
.set ROW2__DM2, CYREG_PRT3_DM2
.set ROW2__DR, CYREG_PRT3_DR
.set ROW2__INP_DIS, CYREG_PRT3_INP_DIS
.set ROW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ROW2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ROW2__LCD_EN, CYREG_PRT3_LCD_EN
.set ROW2__MASK, 0x80
.set ROW2__PORT, 3
.set ROW2__PRT, CYREG_PRT3_PRT
.set ROW2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ROW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ROW2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ROW2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ROW2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ROW2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ROW2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ROW2__PS, CYREG_PRT3_PS
.set ROW2__SHIFT, 7
.set ROW2__SLW, CYREG_PRT3_SLW

/* ROW3 */
.set ROW3__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set ROW3__0__MASK, 0x01
.set ROW3__0__PC, CYREG_IO_PC_PRT15_PC0
.set ROW3__0__PORT, 15
.set ROW3__0__SHIFT, 0
.set ROW3__AG, CYREG_PRT15_AG
.set ROW3__AMUX, CYREG_PRT15_AMUX
.set ROW3__BIE, CYREG_PRT15_BIE
.set ROW3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ROW3__BYP, CYREG_PRT15_BYP
.set ROW3__CTL, CYREG_PRT15_CTL
.set ROW3__DM0, CYREG_PRT15_DM0
.set ROW3__DM1, CYREG_PRT15_DM1
.set ROW3__DM2, CYREG_PRT15_DM2
.set ROW3__DR, CYREG_PRT15_DR
.set ROW3__INP_DIS, CYREG_PRT15_INP_DIS
.set ROW3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ROW3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ROW3__LCD_EN, CYREG_PRT15_LCD_EN
.set ROW3__MASK, 0x01
.set ROW3__PORT, 15
.set ROW3__PRT, CYREG_PRT15_PRT
.set ROW3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ROW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ROW3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ROW3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ROW3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ROW3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ROW3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ROW3__PS, CYREG_PRT15_PS
.set ROW3__SHIFT, 0
.set ROW3__SLW, CYREG_PRT15_SLW

/* VDAC */
.set VDAC_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC_viDAC8__D, CYREG_DAC0_D
.set VDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_viDAC8__PM_ACT_MSK, 0x01
.set VDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_viDAC8__PM_STBY_MSK, 0x01
.set VDAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC_viDAC8__TR, CYREG_DAC0_TR
.set VDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC_viDAC8__TST, CYREG_DAC0_TST

/* Led_1 */
.set Led_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Led_1__0__MASK, 0x01
.set Led_1__0__PC, CYREG_PRT0_PC0
.set Led_1__0__PORT, 0
.set Led_1__0__SHIFT, 0
.set Led_1__AG, CYREG_PRT0_AG
.set Led_1__AMUX, CYREG_PRT0_AMUX
.set Led_1__BIE, CYREG_PRT0_BIE
.set Led_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Led_1__BYP, CYREG_PRT0_BYP
.set Led_1__CTL, CYREG_PRT0_CTL
.set Led_1__DM0, CYREG_PRT0_DM0
.set Led_1__DM1, CYREG_PRT0_DM1
.set Led_1__DM2, CYREG_PRT0_DM2
.set Led_1__DR, CYREG_PRT0_DR
.set Led_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Led_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Led_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Led_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Led_1__MASK, 0x01
.set Led_1__PORT, 0
.set Led_1__PRT, CYREG_PRT0_PRT
.set Led_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Led_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Led_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Led_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Led_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Led_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Led_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Led_1__PS, CYREG_PRT0_PS
.set Led_1__SHIFT, 0
.set Led_1__SLW, CYREG_PRT0_SLW

/* Led_2 */
.set Led_2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Led_2__0__MASK, 0x02
.set Led_2__0__PC, CYREG_PRT0_PC1
.set Led_2__0__PORT, 0
.set Led_2__0__SHIFT, 1
.set Led_2__AG, CYREG_PRT0_AG
.set Led_2__AMUX, CYREG_PRT0_AMUX
.set Led_2__BIE, CYREG_PRT0_BIE
.set Led_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Led_2__BYP, CYREG_PRT0_BYP
.set Led_2__CTL, CYREG_PRT0_CTL
.set Led_2__DM0, CYREG_PRT0_DM0
.set Led_2__DM1, CYREG_PRT0_DM1
.set Led_2__DM2, CYREG_PRT0_DM2
.set Led_2__DR, CYREG_PRT0_DR
.set Led_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Led_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Led_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Led_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Led_2__MASK, 0x02
.set Led_2__PORT, 0
.set Led_2__PRT, CYREG_PRT0_PRT
.set Led_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Led_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Led_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Led_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Led_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Led_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Led_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Led_2__PS, CYREG_PRT0_PS
.set Led_2__SHIFT, 1
.set Led_2__SLW, CYREG_PRT0_SLW

/* Led_3 */
.set Led_3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Led_3__0__MASK, 0x20
.set Led_3__0__PC, CYREG_PRT0_PC5
.set Led_3__0__PORT, 0
.set Led_3__0__SHIFT, 5
.set Led_3__AG, CYREG_PRT0_AG
.set Led_3__AMUX, CYREG_PRT0_AMUX
.set Led_3__BIE, CYREG_PRT0_BIE
.set Led_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Led_3__BYP, CYREG_PRT0_BYP
.set Led_3__CTL, CYREG_PRT0_CTL
.set Led_3__DM0, CYREG_PRT0_DM0
.set Led_3__DM1, CYREG_PRT0_DM1
.set Led_3__DM2, CYREG_PRT0_DM2
.set Led_3__DR, CYREG_PRT0_DR
.set Led_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Led_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Led_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Led_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Led_3__MASK, 0x20
.set Led_3__PORT, 0
.set Led_3__PRT, CYREG_PRT0_PRT
.set Led_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Led_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Led_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Led_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Led_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Led_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Led_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Led_3__PS, CYREG_PRT0_PS
.set Led_3__SHIFT, 5
.set Led_3__SLW, CYREG_PRT0_SLW

/* Led_4 */
.set Led_4__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Led_4__0__MASK, 0x40
.set Led_4__0__PC, CYREG_PRT0_PC6
.set Led_4__0__PORT, 0
.set Led_4__0__SHIFT, 6
.set Led_4__AG, CYREG_PRT0_AG
.set Led_4__AMUX, CYREG_PRT0_AMUX
.set Led_4__BIE, CYREG_PRT0_BIE
.set Led_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Led_4__BYP, CYREG_PRT0_BYP
.set Led_4__CTL, CYREG_PRT0_CTL
.set Led_4__DM0, CYREG_PRT0_DM0
.set Led_4__DM1, CYREG_PRT0_DM1
.set Led_4__DM2, CYREG_PRT0_DM2
.set Led_4__DR, CYREG_PRT0_DR
.set Led_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Led_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Led_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Led_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Led_4__MASK, 0x40
.set Led_4__PORT, 0
.set Led_4__PRT, CYREG_PRT0_PRT
.set Led_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Led_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Led_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Led_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Led_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Led_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Led_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Led_4__PS, CYREG_PRT0_PS
.set Led_4__SHIFT, 6
.set Led_4__SLW, CYREG_PRT0_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x02
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x02
.set Timer_1_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR1_SR0

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* Analog_Output_Pin */
.set Analog_Output_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Analog_Output_Pin__0__MASK, 0x20
.set Analog_Output_Pin__0__PC, CYREG_IO_PC_PRT15_PC5
.set Analog_Output_Pin__0__PORT, 15
.set Analog_Output_Pin__0__SHIFT, 5
.set Analog_Output_Pin__AG, CYREG_PRT15_AG
.set Analog_Output_Pin__AMUX, CYREG_PRT15_AMUX
.set Analog_Output_Pin__BIE, CYREG_PRT15_BIE
.set Analog_Output_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Analog_Output_Pin__BYP, CYREG_PRT15_BYP
.set Analog_Output_Pin__CTL, CYREG_PRT15_CTL
.set Analog_Output_Pin__DM0, CYREG_PRT15_DM0
.set Analog_Output_Pin__DM1, CYREG_PRT15_DM1
.set Analog_Output_Pin__DM2, CYREG_PRT15_DM2
.set Analog_Output_Pin__DR, CYREG_PRT15_DR
.set Analog_Output_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Analog_Output_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Analog_Output_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Analog_Output_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Analog_Output_Pin__MASK, 0x20
.set Analog_Output_Pin__PORT, 15
.set Analog_Output_Pin__PRT, CYREG_PRT15_PRT
.set Analog_Output_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Analog_Output_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Analog_Output_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Analog_Output_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Analog_Output_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Analog_Output_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Analog_Output_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Analog_Output_Pin__PS, CYREG_PRT15_PS
.set Analog_Output_Pin__SHIFT, 5
.set Analog_Output_Pin__SLW, CYREG_PRT15_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
