$date
	Wed Mar 10 11:07:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # idx [31:0] $end
$scope module micpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 $ z $end
$var wire 1 % wez $end
$var wire 1 & we3 $end
$var wire 1 ' s_inm $end
$var wire 1 ( s_inc $end
$var wire 6 ) opcode [5:0] $end
$var wire 3 * op_alu [2:0] $end
$scope module camino_datos $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 + zalu $end
$var wire 1 $ z $end
$var wire 1 % wez $end
$var wire 1 & we3 $end
$var wire 8 , wd3 [7:0] $end
$var wire 10 - sal_sum [9:0] $end
$var wire 10 . sal_muxINC [9:0] $end
$var wire 10 / sal_PC [9:0] $end
$var wire 8 0 sal_ALU [7:0] $end
$var wire 1 ' s_inm $end
$var wire 1 ( s_inc $end
$var wire 8 1 rd2 [7:0] $end
$var wire 8 2 rd1 [7:0] $end
$var wire 6 3 opcode [5:0] $end
$var wire 3 4 op_alu [2:0] $end
$var wire 16 5 instruccion [15:0] $end
$scope module ALU $end
$var wire 8 6 y [7:0] $end
$var wire 1 + zero $end
$var wire 3 7 op_alu [2:0] $end
$var wire 8 8 b [7:0] $end
$var wire 8 9 a [7:0] $end
$var reg 8 : s [7:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 10 ; d [9:0] $end
$var reg 10 < q [9:0] $end
$upscope $end
$scope module banco_registros $end
$var wire 1 ! clk $end
$var wire 4 = ra1 [3:0] $end
$var wire 4 > ra2 [3:0] $end
$var wire 4 ? wa3 [3:0] $end
$var wire 1 & we3 $end
$var wire 8 @ wd3 [7:0] $end
$var wire 8 A rd2 [7:0] $end
$var wire 8 B rd1 [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ! clk $end
$var wire 1 + d $end
$var wire 1 " reset $end
$var wire 1 % carga $end
$var reg 1 $ q $end
$upscope $end
$scope module memoria $end
$var wire 10 C a [9:0] $end
$var wire 1 ! clk $end
$var wire 16 D rd [15:0] $end
$upscope $end
$scope module muxINC $end
$var wire 10 E d0 [9:0] $end
$var wire 10 F y [9:0] $end
$var wire 1 ( s $end
$var wire 10 G d1 [9:0] $end
$upscope $end
$scope module muxINM $end
$var wire 8 H d0 [7:0] $end
$var wire 8 I d1 [7:0] $end
$var wire 8 J y [7:0] $end
$var wire 1 ' s $end
$upscope $end
$scope module sumINC $end
$var wire 10 K a [9:0] $end
$var wire 10 L b [9:0] $end
$var wire 10 M y [9:0] $end
$upscope $end
$upscope $end
$scope module unidad_control $end
$var wire 6 N opcode [5:0] $end
$var wire 1 $ z $end
$var reg 3 O op_alu [2:0] $end
$var reg 1 ( s_inc $end
$var reg 1 ' s_inm $end
$var reg 1 & we3 $end
$var reg 1 % wez $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 P \regb[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 Q \regb[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module micpu $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 8 R \regb[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 R
b0 Q
b0 P
b0 O
b0 N
b1 M
b0 L
b1 K
b1 J
b1 I
b0 H
b1 G
b1 F
b10001 E
b10001 D
b0 C
b0 B
b0 A
b1 @
b1 ?
b1 >
b0 =
b0 <
b1 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b10001 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b1 .
b1 -
b1 ,
1+
b0 *
b0 )
1(
1'
1&
0%
0$
b100 #
1"
1!
$end
#1000
0"
#3000
0!
#6000
b11 ,
b11 @
b11 J
b11 I
b10 ?
b11 >
b110010 E
b10 .
b10 ;
b10 F
b0 1
b0 8
b0 A
b110010 5
b110010 D
b10 -
b10 G
b10 M
b1 /
b1 <
b1 C
b1 L
b1 P
1!
#9000
0!
#12000
0+
b10 0
b10 6
b10 :
b10 H
1%
0'
b11 *
b11 4
b11 7
b11 O
b10 ,
b10 @
b10 J
b1 1
b1 8
b1 A
b11 2
b11 9
b11 B
b101100 )
b101100 3
b101100 N
b100001 I
b1 >
b10 =
b1000010010 E
b11 .
b11 ;
b11 F
b1011001000010010 5
b1011001000010010 D
b11 -
b11 G
b11 M
b10 /
b10 <
b10 C
b10 L
b11 Q
1!
#15000
0!
#18000
1+
b0 ,
b0 @
b0 J
0%
0&
0(
b0 *
b0 4
b0 7
b0 O
b0 1
b0 8
b0 A
b0 0
b0 6
b0 :
b0 H
b110 )
b110 3
b110 N
b10000000 I
b0 >
b1000 =
b10 E
b10 .
b10 ;
b10 F
b0 2
b0 9
b0 B
b1100000000010 5
b1100000000010 D
b100 -
b100 G
b100 M
b11 /
b11 <
b11 C
b11 L
b10 Q
1!
#21000
0!
#24000
0+
b1 ,
b1 @
b1 J
b1 0
b1 6
b1 :
b1 H
1%
1&
1(
b11 *
b11 4
b11 7
b11 O
b1 1
b1 8
b1 A
b10 2
b10 9
b10 B
b11 .
b11 ;
b11 F
b101100 )
b101100 3
b101100 N
b100001 I
b1 >
b10 =
b1000010010 E
b1011001000010010 5
b1011001000010010 D
b11 -
b11 G
b11 M
b10 /
b10 <
b10 C
b10 L
1!
#27000
0!
#30000
1+
b0 ,
b0 @
b0 J
0%
0&
0(
b0 *
b0 4
b0 7
b0 O
b0 1
b0 8
b0 A
b0 0
b0 6
b0 :
b0 H
b110 )
b110 3
b110 N
b10000000 I
b0 >
b1000 =
b10 E
b10 .
b10 ;
b10 F
b0 2
b0 9
b0 B
b1100000000010 5
b1100000000010 D
b100 -
b100 G
b100 M
b11 /
b11 <
b11 C
b11 L
b1 Q
1!
#33000
0!
#36000
1%
1&
1(
b11 *
b11 4
b11 7
b11 O
b1 1
b1 8
b1 A
b1 2
b1 9
b1 B
b11 .
b11 ;
b11 F
b101100 )
b101100 3
b101100 N
b100001 I
b1 >
b10 =
b1000010010 E
b1011001000010010 5
b1011001000010010 D
b11 -
b11 G
b11 M
b10 /
b10 <
b10 C
b10 L
1!
#39000
0!
#42000
1+
b0 ,
b0 @
b0 J
0%
0&
b0 *
b0 4
b0 7
b0 O
b0 1
b0 8
b0 A
b0 0
b0 6
b0 :
b0 H
b110 )
b110 3
b110 N
b10000000 I
b0 >
b1000 =
b10 E
b100 .
b100 ;
b100 F
b0 2
b0 9
b0 B
1$
b1100000000010 5
b1100000000010 D
b100 -
b100 G
b100 M
b11 /
b11 <
b11 C
b11 L
b0 Q
1!
#45000
0!
#48000
0+
b11111111 ,
b11111111 @
b11111111 J
b11111111 0
b11111111 6
b11111111 :
b11111111 H
1%
1&
b110 *
b110 4
b110 7
b110 O
b1 2
b1 9
b1 B
b111000 )
b111000 3
b111000 N
b10000 I
b1 =
b100000010 E
b101 .
b101 ;
b101 F
b1110000100000010 5
b1110000100000010 D
b101 -
b101 G
b101 M
b100 /
b100 <
b100 C
b100 L
1!
#51000
0!
#54000
1+
b0 ,
b0 @
b0 J
b0 0
b0 6
b0 :
b0 H
0%
1'
b0 *
b0 4
b0 7
b0 O
b0 2
b0 9
b0 B
b0 )
b0 3
b0 N
b0 I
b0 ?
b0 =
b0 E
b110 .
b110 ;
b110 F
0$
b0 5
b0 D
b110 -
b110 G
b110 M
b101 /
b101 <
b101 C
b101 L
b11111111 Q
1!
#57000
0!
#60000
b111 .
b111 ;
b111 F
b111 -
b111 G
b111 M
b110 /
b110 <
b110 C
b110 L
1!
#63000
0!
#66000
b1000 .
b1000 ;
b1000 F
b1000 -
b1000 G
b1000 M
b111 /
b111 <
b111 C
b111 L
1!
#69000
0!
#72000
b1001 .
b1001 ;
b1001 F
b1001 -
b1001 G
b1001 M
b1000 /
b1000 <
b1000 C
b1000 L
1!
