$date
	Thu Jan 11 11:22:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lfsr_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ ld $end
$var reg 1 % reset_n $end
$var reg 11 & seed [10:0] $end
$var reg 1 ' seed_next $end
$var reg 11 ( seed_sync [10:0] $end
$scope module i_lfsr $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ ld $end
$var wire 1 % reset_n $end
$var wire 1 ! dout $end
$var wire 11 ) d_ff [10:0] $end
$var reg 1 * feedback $end
$var reg 2 + state [1:0] $end
$scope begin gen_lfsr_node_inst[1] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # en $end
$var wire 1 - ld $end
$var wire 1 . q $end
$var wire 1 % reset_n $end
$var wire 1 / seed $end
$var reg 1 . d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[2] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 0 d $end
$var wire 1 # en $end
$var wire 1 1 ld $end
$var wire 1 2 q $end
$var wire 1 % reset_n $end
$var wire 1 3 seed $end
$var reg 1 2 d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[3] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 4 d $end
$var wire 1 # en $end
$var wire 1 5 ld $end
$var wire 1 6 q $end
$var wire 1 % reset_n $end
$var wire 1 7 seed $end
$var reg 1 6 d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[4] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 8 d $end
$var wire 1 # en $end
$var wire 1 9 ld $end
$var wire 1 : q $end
$var wire 1 % reset_n $end
$var wire 1 ; seed $end
$var reg 1 : d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[5] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 < d $end
$var wire 1 # en $end
$var wire 1 = ld $end
$var wire 1 > q $end
$var wire 1 % reset_n $end
$var wire 1 ? seed $end
$var reg 1 > d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[6] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 @ d $end
$var wire 1 # en $end
$var wire 1 A ld $end
$var wire 1 B q $end
$var wire 1 % reset_n $end
$var wire 1 C seed $end
$var reg 1 B d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[7] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 D d $end
$var wire 1 # en $end
$var wire 1 E ld $end
$var wire 1 F q $end
$var wire 1 % reset_n $end
$var wire 1 G seed $end
$var reg 1 F d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[8] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 H d $end
$var wire 1 # en $end
$var wire 1 I ld $end
$var wire 1 J q $end
$var wire 1 % reset_n $end
$var wire 1 K seed $end
$var reg 1 J d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[9] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 L d $end
$var wire 1 # en $end
$var wire 1 M ld $end
$var wire 1 N q $end
$var wire 1 % reset_n $end
$var wire 1 O seed $end
$var reg 1 N d_ff $end
$upscope $end
$upscope $end
$scope begin gen_lfsr_node_inst[10] $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 P d $end
$var wire 1 # en $end
$var wire 1 Q ld $end
$var wire 1 R q $end
$var wire 1 % reset_n $end
$var wire 1 S seed $end
$var reg 1 R d_ff $end
$upscope $end
$upscope $end
$scope module i_lfsr_node $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 # en $end
$var wire 1 T ld $end
$var wire 1 U q $end
$var wire 1 % reset_n $end
$var wire 1 V seed $end
$var reg 1 U d_ff $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 W i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 X i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 X
b0 W
1V
0U
0T
1S
0R
0Q
0P
1O
0N
0M
0L
0K
0J
0I
0H
1G
0F
0E
0D
1C
0B
0A
0@
0?
0>
0=
0<
1;
0:
09
08
17
06
05
04
03
02
01
00
1/
0.
0-
0,
b0 +
0*
b0 )
bx (
0'
b0 &
0%
0$
0#
0"
0!
$end
#5
b0 (
1"
#10
0"
#15
1"
#20
0"
1%
#25
1"
#30
0"
#35
1"
#40
0"
#45
1T
1-
11
15
19
1=
1A
1E
1I
1M
1Q
b11011011011 &
b1 +
1#
1$
1"
#50
0"
#55
10
18
1<
1D
1H
1P
1!
1,
0T
0-
01
05
09
0=
0A
0E
0I
0M
0Q
b11011011011 (
b10110110110 &
1'
1.
16
1:
1B
1F
1N
1R
b11011011011 )
1U
b10 +
b1011 X
0$
1"
#60
0"
#65
0,
0P
1L
0D
1@
08
14
b10110110110 (
b1101101101 &
0'
1*
0U
0N
1J
0B
1>
06
b10110110110 )
12
b1011 X
b1011 W
1"
#70
0"
#75
00
18
0<
1D
0H
1P
0!
1,
b1101101101 (
b11011011010 &
0'
0*
0.
16
0:
1B
0F
1N
0R
b1101101101 )
1U
b1011 X
b1011 W
1"
#80
0"
#85
0,
1!
0L
1H
0@
1<
04
10
b11011011010 (
b10110110100 &
1'
0*
0U
1R
0J
1F
0>
1:
02
b11011011010 )
1.
b1011 X
b1011 W
1"
#90
0"
#95
00
14
08
1@
0D
1L
0P
b10110110100 (
b1101101001 &
0'
1*
0.
12
06
1>
0B
1J
b10110110100 )
0N
b1011 X
b1011 W
1"
#100
0"
#105
1,
0!
1P
0H
1D
0<
18
04
b1101101001 (
b11011010010 &
0'
0*
1U
0R
1N
0F
1B
0:
16
b1101101001 )
02
b1011 X
b1011 W
1"
#110
0"
#115
10
08
1<
0@
1H
0L
1!
0,
b11011010010 (
b10110100100 &
1'
0*
1.
06
1:
0>
1F
0J
1R
b11011010010 )
0U
b1011 X
b1011 W
1"
#120
0"
#125
0P
1L
0D
1@
0<
14
00
b10110100100 (
b1101001001 &
0'
1*
0N
1J
0B
1>
0:
12
b10110100100 )
0.
b1011 X
b1011 W
1"
#130
0"
#135
04
18
0@
1D
0H
1P
0!
1,
b1101001001 (
b11010010010 &
0'
0*
02
16
0>
1B
0F
1N
0R
b1101001001 )
1U
b1011 X
b1011 W
1"
#140
0"
#145
0,
1!
0L
1H
0D
1<
08
10
b11010010010 (
b10100100100 &
1'
0*
0U
1R
0J
1F
0B
1:
06
b11010010010 )
1.
b1011 X
b1011 W
1"
#150
0"
#155
00
14
0<
1@
0H
1L
0P
b10100100100 (
b1001001001 &
0'
1*
0.
12
0:
1>
0F
1J
b10100100100 )
0N
b1011 X
b1011 W
1"
#160
0"
#165
1,
0!
1P
0L
1D
0@
18
04
b1001001001 (
b10010010010 &
0*
1U
0R
1N
0J
1B
0>
16
b1001001001 )
02
b1011 X
b1011 W
1"
#170
0"
#175
10
08
1<
0D
1H
0P
1!
0,
b10010010010 (
b100100100 &
1'
1.
06
1:
0B
1F
0N
1R
b10010010010 )
0U
b1011 X
b1011 W
1"
#180
0"
#185
0!
1L
0H
1@
0<
14
00
b100100100 (
b1001001001 &
1'
1*
0R
1J
0F
1>
0:
12
b100100100 )
0.
b1011 X
b1011 W
1"
#190
0"
#195
04
18
0@
1D
0L
1P
1,
b1001001001 (
b10010010011 &
1*
02
16
0>
1B
0J
1N
b1001001001 )
1U
b1011 X
b1011 W
1"
#200
0"
#205
0,
0P
0D
08
b0 +
0U
0N
0B
b0 )
06
0*
b0 (
b0 &
0'
1"
0%
#210
0"
#215
1"
#220
0"
#225
b1011 X
1"
1%
#230
0"
#235
b1011 X
1"
#240
0"
#245
1T
1-
11
15
19
1=
1A
1E
1I
1M
1Q
b1 +
b11011011011 &
1$
1"
#250
0"
#255
10
18
1<
1D
1H
1P
1!
1,
0T
0-
01
05
09
0=
0A
0E
0I
0M
0Q
b11011011011 (
b10110110110 &
1'
1.
16
1:
1B
1F
1N
1R
b11011011011 )
1U
b10 +
b1011 X
0$
1"
#260
0"
#265
0,
0P
1L
0D
1@
08
14
b10110110110 (
b1101101101 &
0'
1*
0U
0N
1J
0B
1>
06
b10110110110 )
12
b1011 X
b1011 W
1"
#270
0"
#275
00
18
0<
1D
0H
1P
0!
1,
b1101101101 (
b11011011010 &
0'
0*
0.
16
0:
1B
0F
1N
0R
b1101101101 )
1U
b1011 X
b1011 W
1"
#280
0"
#285
0,
1!
0L
1H
0@
1<
04
10
b11011011010 (
b10110110100 &
1'
0*
0U
1R
0J
1F
0>
1:
02
b11011011010 )
1.
b1011 X
b1011 W
1"
#290
0"
#295
00
14
08
1@
0D
1L
0P
b10110110100 (
b1101101001 &
0'
1*
0.
12
06
1>
0B
1J
b10110110100 )
0N
b1011 X
b1011 W
1"
#300
0"
#305
1,
0!
1P
0H
1D
0<
18
04
b1101101001 (
b11011010010 &
0'
0*
1U
0R
1N
0F
1B
0:
16
b1101101001 )
02
b1011 X
b1011 W
1"
#310
0"
#315
10
08
1<
0@
1H
0L
1!
0,
b11011010010 (
b10110100100 &
1'
0*
1.
06
1:
0>
1F
0J
1R
b11011010010 )
0U
b1011 X
b1011 W
1"
#320
0"
#325
0P
1L
0D
1@
0<
14
00
b10110100100 (
b1101001001 &
0'
1*
0N
1J
0B
1>
0:
12
b10110100100 )
0.
b1011 X
b1011 W
1"
#330
0"
#335
04
18
0@
1D
0H
1P
0!
1,
b1101001001 (
b11010010010 &
0'
0*
02
16
0>
1B
0F
1N
0R
b1101001001 )
1U
b1011 X
b1011 W
1"
#340
0"
#345
0,
1!
0L
1H
0D
1<
08
10
b11010010010 (
b10100100100 &
1'
0*
0U
1R
0J
1F
0B
1:
06
b11010010010 )
1.
b1011 X
b1011 W
1"
#350
0"
#355
00
14
0<
1@
0H
1L
0P
b10100100100 (
b1001001001 &
0'
1*
0.
12
0:
1>
0F
1J
b10100100100 )
0N
b1011 X
b1011 W
1"
#360
0"
#365
1,
0!
1P
0L
1D
0@
18
04
b1001001001 (
b10010010010 &
0*
1U
0R
1N
0J
1B
0>
16
b1001001001 )
02
b1011 X
b1011 W
1"
#370
0"
#375
10
08
1<
0D
1H
0P
1!
0,
b10010010010 (
b100100100 &
1'
1.
06
1:
0B
1F
0N
1R
b10010010010 )
0U
b1011 X
b1011 W
1"
#380
0"
#385
0!
1L
0H
1@
0<
14
00
b100100100 (
b1001001001 &
1'
1*
0R
1J
0F
1>
0:
12
b100100100 )
0.
b1011 X
b1011 W
1"
#390
0"
#395
04
18
0@
1D
0L
1P
1,
b1001001001 (
b10010010011 &
1*
02
16
0>
1B
0J
1N
b1001001001 )
1U
b1011 X
b1011 W
1"
#400
0"
#405
1!
0P
1H
0D
1<
08
10
b10010010011 (
b100100111 &
0'
1R
0N
1F
0B
1:
06
b10010010011 )
1.
b1011 X
b1011 W
1"
#410
0"
#415
14
0<
1@
0H
1L
0!
b100100111 (
b1001001110 &
0'
0*
12
0:
1>
0F
1J
b100100111 )
0R
b1011 X
b1011 W
1"
#420
0"
#425
0,
1P
0L
1D
0@
18
b1001001110 (
b10010011100 &
0*
0U
1N
0J
1B
0>
b1001001110 )
16
b1011 X
b1011 W
1"
#430
0"
#435
00
1<
0D
1H
0P
1!
b10010011100 (
b100111000 &
1'
0.
1:
0B
1F
0N
b10010011100 )
1R
b1011 X
b1011 W
1"
#440
0"
#445
0!
1L
0H
1@
04
b100111000 (
b1001110001 &
1'
1*
0R
1J
0F
1>
b100111000 )
02
b1011 X
b1011 W
1"
#450
0"
#455
08
1D
0L
1P
1,
b1001110001 (
b10011100011 &
1*
06
1B
0J
1N
b1001110001 )
1U
b1011 X
b1011 W
1"
#460
0"
#465
1!
0P
1H
0<
10
b10011100011 (
b111000111 &
0'
1R
0N
1F
0:
b10011100011 )
1.
b1011 X
b1011 W
1"
#470
0"
#475
14
0@
1L
0!
b111000111 (
b1110001110 &
0'
0*
12
0>
1J
b111000111 )
0R
b1011 X
b1011 W
1"
#480
0"
#485
0,
1P
0D
18
b1110001110 (
b11100011100 &
0'
0*
0U
1N
0B
b1110001110 )
16
b1011 X
b1011 W
1"
#490
0"
#495
00
1<
0H
1!
b11100011100 (
b11000111000 &
1'
0*
0.
1:
0F
b11100011100 )
1R
b1011 X
b1011 W
1"
#500
0"
