ISim log file
Running: F:\Verilog projects\BETA\BETA_ISE_WORKS\BETA_ISE\TB_BETA_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/Verilog projects/BETA/BETA_ISE_WORKS/BETA_ISE/TB_BETA_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: For instance uut/data_mem/, width 10 of formal port dpra is not equal to width 11 of actual.
WARNING: For instance uut/instruct_mem/, width 10 of formal port dpra is not equal to width 11 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
TEST OK

Passed
