Verilog code to implement mod 8 counter with behavioral modelling
