## ğŸŒŸ RISC-V SoC Tapeout â€“ Week 1: Day 3 (Combinational and Sequential Optimizations)

Welcome to **Day 3** of the RISC-V SoC Tapeout journey!

> **Focus:** Practical techniques to improve combinational logic area/timing and sequential (register) optimization for robust, high-performance RTL â†’ netlist results.

---

ğŸ’¡ We focus on three main areas:

- âš¡ Combinational Logic Optimization â€“ Simplify logic, propagate constants, reduce gates.

- ğŸ” Sequential Logic Optimization â€“ Optimize FFs, retiming, state pruning.

- ğŸ—‘ Unused Outputs Optimization â€“ Remove redundant sequential nodes.

---

## ğŸ¯ Objectives

âœ… Understand common combinational optimizations (Constant Propogation, Boolean Logic Optimization, etc).

âœ… Learn sequential optimizations: Constant Propogation, State Optimization, Sequential Logic Cloning, Retiming, etc.

âœ… Adopt Verilog coding patterns that are synthesisâ€‘friendly and produce clean netlists.

âœ… Run Yosys flows to compare unoptimized vs optimized results and interpret `stat`/`show` outputs.

---

## ğŸ§  Combinational Optimizations

### 1ï¸âƒ£ Constant Propagation
- Replace constant-driven logic with fixed values.
- Example:
```verilog
assign y = a & 1'b0; // becomes y = 1'b0
assign z = b | 1'b1; // becomes z = 1'b1
```
- âœ… Simplifies netlist and reduces area.

### ğŸ’» Example: Constant Propagation

```verilog
module opt_check1(input a, input b, output y);
  assign y = a ? b : 0;
endmodule
```

<div align="center">



</div>

### ğŸ–¥ Yosys Commands

```yosys
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog opt_check.v
synth -top opt_check
opt_clean -purge
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

<div align="center">



</div>

### 2ï¸âƒ£ Boolean Logic Optimization / K-Map Simplification
- Apply Boolean algebra identities.
- Example:
```verilog
assign y = a ? ( b ? c : ( c ? a : 0 ) ) : !c ) -> y = a âŠ• c
```
---

<div align="center">



</div>

## ğŸ” Sequential Optimizations

### 1ï¸âƒ£ Constant Propagation in Sequential Logic
- Remove registers driven by constants.
- Example: a flop that always loads `1â€™b0` can be pruned.

### ğŸ’» Example: Constant FF

```verilog
always @(posedge clk or posedge reset) begin
    if(reset)
        q <= 0;
    else
        q <= 1;
end
```

### 2ï¸âƒ£ State Optimization
- Reduce FSM state encoding.
- Merge equivalent/unused states to minimize flip-flops.

### 3ï¸âƒ£ Sequential Logic Cloning
- Duplicate registers feeding multiple far-apart loads.
- âœ… Reduces routing delay at cost of area.

### 4ï¸âƒ£ Retiming
- Move registers across combinational paths.
- âœ… Balances path delays, improves Fmax.

```yosys
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog dff_const.v
synth -top dff_const
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show

```

<div align="center">



</div>

---
