
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360541                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379772                       # Number of bytes of host memory used
host_op_rate                                   424037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9712.86                       # Real time elapsed on the host
host_tick_rate                              208170027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3501884104                       # Number of instructions simulated
sim_ops                                    4118608289                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925971661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   103                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2602103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5204206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 299571720                       # Number of branches fetched
system.switch_cpus.committedInsts          1501884103                       # Number of instructions committed
system.switch_cpus.committedOps            1775207577                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4848743337                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4848743337                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    515066478                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    484519278                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    233057700                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            51023919                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1601606713                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1601606713                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2304909376                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1292076641                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           356471196                       # Number of load instructions
system.switch_cpus.num_mem_refs             645478630                       # number of memory refs
system.switch_cpus.num_store_insts          289007434                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      57013311                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             57013311                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     38026517                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     19039826                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1066825912     60.10%     60.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult         62797074      3.54%     63.63% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          106064      0.01%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::MemRead        356471196     20.08%     83.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       289007434     16.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1775207680                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3355786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       122741                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6711572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         122741                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2602000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2103821                       # Transaction distribution
system.membus.trans_dist::CleanEvict           498282                       # Transaction distribution
system.membus.trans_dist::ReadExReq               103                       # Transaction distribution
system.membus.trans_dist::ReadExResp              103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2602000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3900916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3905393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7806309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7806309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    300159360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    302198912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    602358272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               602358272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2602103                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2602103    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2602103                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12127205232                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12264641691                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24464401212                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3355683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4896581                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1177421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             103                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3355683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10067358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10067358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    787013888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              787013888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2718216                       # Total snoops (count)
system.tol2bus.snoopTraffic                 269289088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6074002                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.140710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5951261     97.98%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 122741      2.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6074002                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7457049204                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6996813810                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    166438656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         166438656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    133720704                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      133720704                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1300302                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1300302                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1044693                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1044693                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     82316889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             82316889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      66135312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            66135312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      66135312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     82316889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           148452201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2089386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2567836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000203358792                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       116111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       116111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5407846                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1975365                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1300302                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1044693                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2600604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2089386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 32768                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           374704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           179270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           219604                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           402452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           490428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           277242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            6628                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           33552                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          212706                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          371250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           215412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           179162                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           178978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           348406                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           447620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           255216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6630                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           33562                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          212212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          212171                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.83                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 38735984456                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12839180000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            86882909456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15085.07                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33835.07                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1873768                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1819904                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.97                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.10                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2600604                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2089386                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1283965                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1283871                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                113125                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                113131                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                116490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                116497                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                116115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                116112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                116111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                116111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                116142                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                116432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                116401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                117748                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                118069                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                116432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                116111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                116111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                116111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                116111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       963533                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   309.341891                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   246.131836                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   227.861166                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7916      0.82%      0.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       397309     41.23%     42.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       235382     24.43%     66.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       129083     13.40%     79.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        66448      6.90%     86.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        59171      6.14%     92.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        24809      2.57%     95.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        13522      1.40%     96.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        29893      3.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       963533                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       116111                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.115286                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.208733                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.569941                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         1634      1.41%      1.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         2358      2.03%      3.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         5686      4.90%      8.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        17191     14.81%     23.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        15930     13.72%     36.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        15810     13.62%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        17593     15.15%     65.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         9941      8.56%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         6643      5.72%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         4031      3.47%     83.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         3133      2.70%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         6834      5.89%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         2665      2.30%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         4464      3.84%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39          574      0.49%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43         1492      1.28%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45          131      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       116111                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       116111                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.994583                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.989129                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.440926                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2977      2.56%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              10      0.01%      2.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          110451     95.13%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              11      0.01%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2662      2.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       116111                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             164341504                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2097152                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              133719616                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              166438656                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           133720704                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       81.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       66.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    82.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    66.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021922982890                       # Total gap between requests
system.mem_ctrls0.avgGap                    862229.12                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    164341504                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    133719616                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 81279683.976260736585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 66134773.416135571897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2600604                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2089386                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  86882909456                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46518613497833                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33408.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  22264250.60                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1282351140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           681585795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4456331040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2425081500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    323232942660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    504223344000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      995910736695                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       492.555489                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1307716302595                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 646693129066                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5597274480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2975021940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13878018000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        8481424680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    654110680290                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    225588840480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1070240360430                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       529.317282                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 580473074710                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1373936356951                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    166630528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         166630528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    135568384                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      135568384                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1301801                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1301801                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1059128                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1059128                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     82411785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             82411785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      67049133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            67049133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      67049133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     82411785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           149460918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2118256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2572597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000233459088                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       117755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       117755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5426421                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2004519                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1301801                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1059128                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2603602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2118256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 31005                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           375120                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           179062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           227791                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           422977                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           477311                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           276346                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           29826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          212914                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          371250                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           212098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           175642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           202182                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           391168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           441002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           241948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           29834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          212210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          212155                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.98                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 40740647870                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12862985000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            88976841620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15836.39                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34586.39                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1849436                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1848470                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                71.89                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.26                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2603602                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2118256                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1286672                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1285925                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                114427                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                114430                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                117790                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                117788                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                118322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                118719                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                118152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                117755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                118369                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                119133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                118521                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                118030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                118028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                117755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                117755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                117755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                117755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                117755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       992930                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   302.351126                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   238.676068                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   226.234328                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16144      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       428873     43.19%     44.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       222428     22.40%     67.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       124506     12.54%     79.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        70656      7.12%     86.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        64306      6.48%     93.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        26822      2.70%     96.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12657      1.27%     97.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        26538      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       992930                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       117755                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.847030                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.005598                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     6.052827                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9            752      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         1446      1.23%      1.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         2561      2.17%      4.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         9270      7.87%     11.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        14008     11.90%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        10660      9.05%     32.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        18298     15.54%     48.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        14922     12.67%     61.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        14814     12.58%     73.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         8623      7.32%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         7471      6.34%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         5066      4.30%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         3011      2.56%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         3200      2.72%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         2530      2.15%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          922      0.78%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41            1      0.00%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43          200      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       117755                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       117755                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.988527                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.982809                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.450588                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3328      2.83%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      0.00%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          111772     94.92%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      0.00%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2652      2.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       117755                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             164646208                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1984320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              135567296                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              166630528                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           135568384                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       81.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       67.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    82.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    67.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.16                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021922969129                       # Total gap between requests
system.mem_ctrls1.avgGap                    856409.90                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    164646208                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    135567296                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 81430383.855618670583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 67048595.200858056545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2603602                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2118256                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  88976841620                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46480750987125                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34174.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21942933.71                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1263094560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           671350680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4383888600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2370918780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    340852811160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    489384843360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      998536007700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       493.853891                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1268972007094                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 685437424567                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5826425640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3096818670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13984453980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        8686288800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    654656777340                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    225129439200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1070989304190                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       529.687693                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 579102659209                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1375306772452                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       753683                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753683                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       753683                       # number of overall hits
system.l2.overall_hits::total                  753683                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2602103                       # number of demand (read+write) misses
system.l2.demand_misses::total                2602103                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2602103                       # number of overall misses
system.l2.overall_misses::total               2602103                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 219393566637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     219393566637                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 219393566637                       # number of overall miss cycles
system.l2.overall_miss_latency::total    219393566637                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3355786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3355786                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3355786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3355786                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.775408                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775408                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.775408                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775408                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84313.944005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84313.944005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84313.944005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84313.944005                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2103821                       # number of writebacks
system.l2.writebacks::total                   2103821                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2602103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2602103                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2602103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2602103                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 197150304315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197150304315                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 197150304315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 197150304315                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.775408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775408                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.775408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775408                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75765.757280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75765.757280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75765.757280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75765.757280                       # average overall mshr miss latency
system.l2.replacements                        2718216                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2792760                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2792760                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2792760                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2792760                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6628                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6628                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 103                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7794147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7794147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75671.330097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75671.330097                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6909349                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6909349                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67081.058252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67081.058252                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       753683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            753683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2602000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2602000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 219385772490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219385772490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3355683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3355683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.775401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.775401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84314.286122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84314.286122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2602000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2602000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 197143394966                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 197143394966                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.775401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75766.101063                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75766.101063                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     7003956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2718728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.576189                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.608550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        12.058129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   475.333321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.023551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.928385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110103368                       # Number of tag accesses
system.l2.tags.data_accesses                110103368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074028339                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925971661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1501884207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3503983976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099769                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1501884207                       # number of overall hits
system.cpu.icache.overall_hits::total      3503983976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1501884207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3503984764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1501884207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3503984764                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1501884207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3503983976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1501884207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3503984764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3503984764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4446681.172589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.869142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136655406584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136655406584                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777007284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    613576688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1390583972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777007284                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    613576688                       # number of overall hits
system.cpu.dcache.overall_hits::total      1390583972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7219219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3355683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10574902                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7219219                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3355683                       # number of overall misses
system.cpu.dcache.overall_misses::total      10574902                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 232981992438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 232981992438                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 232981992438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 232981992438                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784226503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    616932371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1401158874                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784226503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    616932371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1401158874                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69429.082675                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22031.598254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69429.082675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22031.598254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9358451                       # number of writebacks
system.cpu.dcache.writebacks::total           9358451                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3355683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3355683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3355683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3355683                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 230183352816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 230183352816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 230183352816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 230183352816                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68595.082675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68595.082675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68595.082675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68595.082675                       # average overall mshr miss latency
system.cpu.dcache.replacements               10574877                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419518502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    339842942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       759361444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3685236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3355580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7040816                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 232973983536                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 232973983536                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423203738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    343198522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    766402260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69428.827069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33089.060066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3355580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3355580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 230175429816                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 230175429816                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68594.827069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68594.827069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357488782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    273733746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      631222528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8008902                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8008902                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    273733849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    634756614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77756.330097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.266188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7923000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7923000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76922.330097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76922.330097                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15273482                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33935243                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          103                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8410890                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8410890                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15273585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33935474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81659.126214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 36410.779221                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          103                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8324988                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8324988                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80825.126214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80825.126214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661888                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15273586                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33935474                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15273586                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33935474                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1469029822                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10575133                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.913603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.904202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.095340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.515997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       47019529437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      47019529437                       # Number of data accesses

---------- End Simulation Statistics   ----------
