<stg><name>matrix_vector</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
data_loop_begin:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
data_loop_begin:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
data_loop_begin:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
data_loop_begin:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop_begin:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
data_loop_begin:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_0 = phi i4 [ 0, %data_loop_begin ], [ %add_ln10, %1 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_0 = phi i32 [ 0, %data_loop_begin ], [ %add_ln11, %1 ]

]]></Node>
<StgValue><ssdm name="sum_0_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10 = icmp eq i4 %j_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10 = add i4 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10, label %data_loop, label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11 = zext i4 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %M_addr = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="M_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="V_In_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:4  %V_In_load = load i32* %V_In_addr, align 4

]]></Node>
<StgValue><ssdm name="V_In_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
:5  %M_load = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop:0  %V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="V_Out_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop:1  store i32 %sum_0_0, i32* %V_Out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
data_loop:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
:4  %V_In_load = load i32* %V_In_addr, align 4

]]></Node>
<StgValue><ssdm name="V_In_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
:5  %M_load = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %mul_ln11 = mul nsw i32 %V_In_load, %M_load

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln11 = add nsw i32 %mul_ln11, %sum_0_0

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_1 = phi i4 [ 0, %data_loop ], [ %add_ln10_1, %3 ]

]]></Node>
<StgValue><ssdm name="j_0_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_1 = phi i32 [ 0, %data_loop ], [ %add_ln11_1, %3 ]

]]></Node>
<StgValue><ssdm name="sum_0_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_1 = icmp eq i4 %j_0_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_1 = add i4 %j_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_1, label %data_loop1, label %3

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_1 = zext i4 %j_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %xor_ln11 = xor i4 %j_0_1, -8

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln11_8 = zext i4 %xor_ln11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_8"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %M_addr_1 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_8

]]></Node>
<StgValue><ssdm name="M_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %V_In_addr_1 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_1

]]></Node>
<StgValue><ssdm name="V_In_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
:6  %V_In_load_1 = load i32* %V_In_addr_1, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
:7  %M_load_1 = load i32* %M_addr_1, align 4

]]></Node>
<StgValue><ssdm name="M_load_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop1:0  %V_Out_addr_1 = getelementptr [8 x i32]* %V_Out, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="V_Out_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop1:1  store i32 %sum_0_1, i32* %V_Out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop1:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop1:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
data_loop1:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
:6  %V_In_load_1 = load i32* %V_In_addr_1, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
:7  %M_load_1 = load i32* %M_addr_1, align 4

]]></Node>
<StgValue><ssdm name="M_load_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %mul_ln11_1 = mul nsw i32 %M_load_1, %V_In_load_1

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln11_1 = add nsw i32 %sum_0_1, %mul_ln11_1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_2 = phi i4 [ 0, %data_loop1 ], [ %add_ln10_2, %5 ]

]]></Node>
<StgValue><ssdm name="j_0_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_2 = phi i32 [ 0, %data_loop1 ], [ %add_ln11_2, %5 ]

]]></Node>
<StgValue><ssdm name="sum_0_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_2 = icmp eq i4 %j_0_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_2 = add i4 %j_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_2, label %data_loop2, label %5

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_2 = zext i4 %j_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:2  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %j_0_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %M_addr_2 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="M_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %V_In_addr_2 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_2

]]></Node>
<StgValue><ssdm name="V_In_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
:5  %V_In_load_2 = load i32* %V_In_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_2"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
:6  %M_load_2 = load i32* %M_addr_2, align 4

]]></Node>
<StgValue><ssdm name="M_load_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop2:0  %V_Out_addr_2 = getelementptr [8 x i32]* %V_Out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="V_Out_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop2:1  store i32 %sum_0_2, i32* %V_Out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop2:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop2:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
data_loop2:4  br label %6

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
:5  %V_In_load_2 = load i32* %V_In_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
:6  %M_load_2 = load i32* %M_addr_2, align 4

]]></Node>
<StgValue><ssdm name="M_load_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln11_2 = mul nsw i32 %V_In_load_2, %M_load_2

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln11_2 = add nsw i32 %mul_ln11_2, %sum_0_2

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_3 = phi i4 [ 0, %data_loop2 ], [ %add_ln10_3, %7 ]

]]></Node>
<StgValue><ssdm name="j_0_3"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_3 = phi i32 [ 0, %data_loop2 ], [ %add_ln11_3, %7 ]

]]></Node>
<StgValue><ssdm name="sum_0_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_3 = icmp eq i4 %j_0_3, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_3"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_3 = add i4 %j_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_3, label %data_loop3, label %7

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_3 = zext i4 %j_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_3"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %xor_ln11_1 = xor i4 %j_0_3, -8

]]></Node>
<StgValue><ssdm name="xor_ln11_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="4">
<![CDATA[
:3  %sext_ln11 = sext i4 %xor_ln11_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln11_9 = zext i5 %sext_ln11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_9"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_addr_3 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_9

]]></Node>
<StgValue><ssdm name="M_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %V_In_addr_3 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_3

]]></Node>
<StgValue><ssdm name="V_In_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load_3 = load i32* %V_In_addr_3, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_3"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load_3 = load i32* %M_addr_3, align 4

]]></Node>
<StgValue><ssdm name="M_load_3"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop3:0  %V_Out_addr_3 = getelementptr [8 x i32]* %V_Out, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="V_Out_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop3:1  store i32 %sum_0_3, i32* %V_Out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop3:3  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
data_loop3:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load_3 = load i32* %V_In_addr_3, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_3"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load_3 = load i32* %M_addr_3, align 4

]]></Node>
<StgValue><ssdm name="M_load_3"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln11_3 = mul nsw i32 %V_In_load_3, %M_load_3

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln11_3 = add nsw i32 %mul_ln11_3, %sum_0_3

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_4 = phi i4 [ 0, %data_loop3 ], [ %add_ln10_4, %9 ]

]]></Node>
<StgValue><ssdm name="j_0_4"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_4 = phi i32 [ 0, %data_loop3 ], [ %add_ln11_4, %9 ]

]]></Node>
<StgValue><ssdm name="sum_0_4"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_4 = icmp eq i4 %j_0_4, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_4"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_4 = add i4 %j_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln10_4"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_4, label %data_loop4, label %9

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_4 = zext i4 %j_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_4"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:2  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %j_0_4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %M_addr_4 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="M_addr_4"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %V_In_addr_4 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_4

]]></Node>
<StgValue><ssdm name="V_In_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
:5  %V_In_load_4 = load i32* %V_In_addr_4, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_4"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
:6  %M_load_4 = load i32* %M_addr_4, align 4

]]></Node>
<StgValue><ssdm name="M_load_4"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop4:0  %V_Out_addr_4 = getelementptr [8 x i32]* %V_Out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="V_Out_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop4:1  store i32 %sum_0_4, i32* %V_Out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop4:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop4:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
data_loop4:4  br label %10

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
:5  %V_In_load_4 = load i32* %V_In_addr_4, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_4"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
:6  %M_load_4 = load i32* %M_addr_4, align 4

]]></Node>
<StgValue><ssdm name="M_load_4"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln11_4 = mul nsw i32 %V_In_load_4, %M_load_4

]]></Node>
<StgValue><ssdm name="mul_ln11_4"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln11_4 = add nsw i32 %mul_ln11_4, %sum_0_4

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %8

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_5 = phi i4 [ 0, %data_loop4 ], [ %add_ln10_5, %11 ]

]]></Node>
<StgValue><ssdm name="j_0_5"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_5 = phi i32 [ 0, %data_loop4 ], [ %add_ln11_5, %11 ]

]]></Node>
<StgValue><ssdm name="sum_0_5"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_5 = icmp eq i4 %j_0_5, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_5"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_5 = add i4 %j_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln10_5"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_5, label %data_loop5, label %11

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_5 = zext i4 %j_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_5"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="4">
<![CDATA[
:2  %zext_ln11_10 = zext i4 %j_0_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln11_10"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln11_8 = add i6 %zext_ln11_10, -24

]]></Node>
<StgValue><ssdm name="add_ln11_8"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln11_11 = zext i6 %add_ln11_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_11"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_addr_5 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_11

]]></Node>
<StgValue><ssdm name="M_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %V_In_addr_5 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_5

]]></Node>
<StgValue><ssdm name="V_In_addr_5"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load_5 = load i32* %V_In_addr_5, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_5"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load_5 = load i32* %M_addr_5, align 4

]]></Node>
<StgValue><ssdm name="M_load_5"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop5:0  %V_Out_addr_5 = getelementptr [8 x i32]* %V_Out, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="V_Out_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop5:1  store i32 %sum_0_5, i32* %V_Out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop5:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop5:3  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
data_loop5:4  br label %12

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load_5 = load i32* %V_In_addr_5, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_5"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load_5 = load i32* %M_addr_5, align 4

]]></Node>
<StgValue><ssdm name="M_load_5"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln11_5 = mul nsw i32 %M_load_5, %V_In_load_5

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln11_5 = add nsw i32 %sum_0_5, %mul_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_6 = phi i4 [ 0, %data_loop5 ], [ %add_ln10_6, %13 ]

]]></Node>
<StgValue><ssdm name="j_0_6"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_6 = phi i32 [ 0, %data_loop5 ], [ %add_ln11_6, %13 ]

]]></Node>
<StgValue><ssdm name="sum_0_6"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_6 = icmp eq i4 %j_0_6, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_6"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_6 = add i4 %j_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln10_6"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_6, label %data_loop6, label %13

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_6 = zext i4 %j_0_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_6"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:2  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %j_0_6)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %M_addr_6 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="M_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %V_In_addr_6 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_6

]]></Node>
<StgValue><ssdm name="V_In_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
:5  %V_In_load_6 = load i32* %V_In_addr_6, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_6"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6">
<![CDATA[
:6  %M_load_6 = load i32* %M_addr_6, align 4

]]></Node>
<StgValue><ssdm name="M_load_6"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop6:0  %V_Out_addr_6 = getelementptr [8 x i32]* %V_Out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="V_Out_addr_6"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop6:1  store i32 %sum_0_6, i32* %V_Out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop6:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop6:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
data_loop6:4  br label %14

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
:5  %V_In_load_6 = load i32* %V_In_addr_6, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_6"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6">
<![CDATA[
:6  %M_load_6 = load i32* %M_addr_6, align 4

]]></Node>
<StgValue><ssdm name="M_load_6"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln11_6 = mul nsw i32 %V_In_load_6, %M_load_6

]]></Node>
<StgValue><ssdm name="mul_ln11_6"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln11_6 = add nsw i32 %mul_ln11_6, %sum_0_6

]]></Node>
<StgValue><ssdm name="add_ln11_6"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %12

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0_7 = phi i4 [ 0, %data_loop6 ], [ %add_ln10_7, %15 ]

]]></Node>
<StgValue><ssdm name="j_0_7"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0_7 = phi i32 [ 0, %data_loop6 ], [ %add_ln11_7, %15 ]

]]></Node>
<StgValue><ssdm name="sum_0_7"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10_7 = icmp eq i4 %j_0_7, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10_7"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln10_7 = add i4 %j_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln10_7"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10_7, label %data_loop_end, label %15

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_7 = zext i4 %j_0_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_7"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %xor_ln11_2 = xor i4 %j_0_7, -8

]]></Node>
<StgValue><ssdm name="xor_ln11_2"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="4">
<![CDATA[
:3  %sext_ln11_1 = sext i4 %xor_ln11_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln11_1"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln11_12 = zext i6 %sext_ln11_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_12"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_addr_7 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_12

]]></Node>
<StgValue><ssdm name="M_addr_7"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %V_In_addr_7 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_7

]]></Node>
<StgValue><ssdm name="V_In_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load_7 = load i32* %V_In_addr_7, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_7"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load_7 = load i32* %M_addr_7, align 4

]]></Node>
<StgValue><ssdm name="M_load_7"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop_end:0  %V_Out_addr_7 = getelementptr [8 x i32]* %V_Out, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="V_Out_addr_7"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop_end:1  store i32 %sum_0_7, i32* %V_Out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop_end:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0">
<![CDATA[
data_loop_end:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load_7 = load i32* %V_In_addr_7, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_7"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load_7 = load i32* %M_addr_7, align 4

]]></Node>
<StgValue><ssdm name="M_load_7"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln11_7 = mul nsw i32 %V_In_load_7, %M_load_7

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln11_7 = add nsw i32 %mul_ln11_7, %sum_0_7

]]></Node>
<StgValue><ssdm name="add_ln11_7"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %14

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
