{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/fifo/RTLcode/fifo.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/fifo/RTLcode/fifo.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fifo

Top level modules:
	fifo

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/fifo/testbench/fifo_tb.v} {2 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/fifo/testbench/fifo_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fifo_tb
** Warning: C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/fifo/testbench/fifo_tb.v(70): (vlog-2643) Unterminated string literal continues onto next line.

Top level modules:
	fifo_tb

} {} {}}
