Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 22:42:59 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #1                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       6.250 |                     0.000 |
| Path Delay                |                     0.845 |                                                                                                                                       7.795 |                     0.424 |
| Logic Delay               | 0.096(12%)                | 2.826(37%)                                                                                                                                  | 0.093(22%)                |
| Net Delay                 | 0.749(88%)                | 4.969(63%)                                                                                                                                  | 0.331(78%)                |
| Clock Skew                |                    -0.058 |                                                                                                                                       0.269 |                    -1.395 |
| Slack                     |                       inf |                                                                                                                                      -1.284 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                     | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         215 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[17]/C     | sr_p.sr_1_fast[16]/C                                                                                                                        | sr_p.sr_1[167]/C          |
| End Point Pin             | sr_p.sr_1_fast[16]/D      | sr_p.sr_1[167]/D                                                                                                                            | delay_block[0][167]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                 Path #2                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                  6.250 |                     0.000 |
| Path Delay                |                     0.845 |                                                                                                                                  7.531 |                     0.538 |
| Logic Delay               | 0.096(12%)                | 2.723(37%)                                                                                                                             | 0.096(18%)                |
| Net Delay                 | 0.749(88%)                | 4.808(63%)                                                                                                                             | 0.442(82%)                |
| Clock Skew                |                    -0.058 |                                                                                                                                  0.006 |                    -1.093 |
| Slack                     |                       inf |                                                                                                                                 -1.283 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                    214 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                     25 |                         0 |
| Routes                    |                         1 |                                                                                                                                     25 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                      0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                      0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                     35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[17]/C     | sr_p.sr_1_fast[16]/C                                                                                                                   | sr_p.sr_1[135]/C          |
| End Point Pin             | sr_p.sr_1_fast[16]/D      | sr_p.sr_1[135]/D                                                                                                                       | delay_block[0][135]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #3                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       6.250 |                     0.000 |
| Path Delay                |                     0.845 |                                                                                                                                       7.789 |                     0.830 |
| Logic Delay               | 0.096(12%)                | 2.850(37%)                                                                                                                                  | 0.098(12%)                |
| Net Delay                 | 0.749(88%)                | 4.939(63%)                                                                                                                                  | 0.732(88%)                |
| Clock Skew                |                    -0.058 |                                                                                                                                       0.269 |                    -1.406 |
| Slack                     |                       inf |                                                                                                                                      -1.278 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                     | 3% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         215 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[17]/C     | sr_p.sr_1_fast[16]/C                                                                                                                        | sr_p.sr_1[180]/C          |
| End Point Pin             | sr_p.sr_1_fast[16]/D      | sr_p.sr_1[180]/D                                                                                                                            | delay_block[0][180]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                 Path #4                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                  6.250 |                     0.000 |
| Path Delay                |                     0.845 |                                                                                                                                  7.523 |                     0.649 |
| Logic Delay               | 0.096(12%)                | 2.744(37%)                                                                                                                             | 0.099(16%)                |
| Net Delay                 | 0.749(88%)                | 4.779(63%)                                                                                                                             | 0.550(84%)                |
| Clock Skew                |                    -0.058 |                                                                                                                                  0.006 |                    -1.092 |
| Slack                     |                       inf |                                                                                                                                 -1.275 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 2% x 1%                                                                                                                                | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                    214 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                     25 |                         0 |
| Routes                    |                         1 |                                                                                                                                     25 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                      0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                      0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                     35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[17]/C     | sr_p.sr_1_fast[16]/C                                                                                                                   | sr_p.sr_1[148]/C          |
| End Point Pin             | sr_p.sr_1_fast[16]/D      | sr_p.sr_1[148]/D                                                                                                                       | delay_block[0][148]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #5                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            6.250 |                     0.000 |
| Path Delay                |                     0.512 |                                                                                                                                            7.654 |                     0.472 |
| Logic Delay               | 0.099(20%)                | 3.176(42%)                                                                                                                                       | 0.097(21%)                |
| Net Delay                 | 0.413(80%)                | 4.478(58%)                                                                                                                                       | 0.375(79%)                |
| Clock Skew                |                    -0.083 |                                                                                                                                            0.144 |                    -1.269 |
| Slack                     |                       inf |                                                                                                                                           -1.269 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 1%                                                                                                                                          | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              280 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[147]/C    | sr_p.sr_1_fast[146]/C                                                                                                                            | sr_p.sr_1[63]/C           |
| End Point Pin             | sr_p.sr_1_fast[146]/D     | sr_p.sr_1[63]/D                                                                                                                                  | delay_block[0][63]/D      |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                 Path #6                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                  6.250 |                     0.000 |
| Path Delay                |                     0.541 |                                                                                                                                  7.536 |                     0.556 |
| Logic Delay               | 0.096(18%)                | 3.275(44%)                                                                                                                             | 0.097(18%)                |
| Net Delay                 | 0.445(82%)                | 4.261(56%)                                                                                                                             | 0.459(82%)                |
| Clock Skew                |                    -0.079 |                                                                                                                                  0.027 |                    -1.083 |
| Slack                     |                       inf |                                                                                                                                 -1.267 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                    235 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                     25 |                         0 |
| Routes                    |                         1 |                                                                                                                                     25 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                      0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                      0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                     45 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[80]/C     | sr_p.sr_1[79]/C                                                                                                                        | sr_p.sr_1[195]/C          |
| End Point Pin             | sr_p.sr_1[79]/D           | sr_p.sr_1[195]/D                                                                                                                       | delay_block[0][195]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #7                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            6.250 |                     0.000 |
| Path Delay                |                     0.512 |                                                                                                                                            7.644 |                     0.579 |
| Logic Delay               | 0.099(20%)                | 3.176(42%)                                                                                                                                       | 0.097(17%)                |
| Net Delay                 | 0.413(80%)                | 4.468(58%)                                                                                                                                       | 0.482(83%)                |
| Clock Skew                |                    -0.083 |                                                                                                                                            0.141 |                    -1.267 |
| Slack                     |                       inf |                                                                                                                                           -1.262 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 1%                                                                                                                                          | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              280 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[147]/C    | sr_p.sr_1_fast[146]/C                                                                                                                            | sr_p.sr_1[61]/C           |
| End Point Pin             | sr_p.sr_1_fast[146]/D     | sr_p.sr_1[61]/D                                                                                                                                  | delay_block[0][61]/D      |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                        Path #8                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                 6.250 |                     0.000 |
| Path Delay                |                     0.512 |                                                                                                                                                 7.639 |                     0.631 |
| Logic Delay               | 0.099(20%)                | 2.941(39%)                                                                                                                                            | 0.096(16%)                |
| Net Delay                 | 0.413(80%)                | 4.698(61%)                                                                                                                                            | 0.535(84%)                |
| Clock Skew                |                    -0.083 |                                                                                                                                                 0.138 |                    -1.226 |
| Slack                     |                       inf |                                                                                                                                                -1.260 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 6% x 1%                                                                                                                                               | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                   258 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                    28 |                         0 |
| Routes                    |                         1 |                                                                                                                                                    28 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                     0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                    35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[147]/C    | sr_p.sr_1_fast[146]/C                                                                                                                                 | sr_p.sr_1[115]/C          |
| End Point Pin             | sr_p.sr_1_fast[146]/D     | sr_p.sr_1[115]/D                                                                                                                                      | delay_block[0][115]/D     |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #9                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            6.250 |                     0.000 |
| Path Delay                |                     0.512 |                                                                                                                                            7.641 |                     0.469 |
| Logic Delay               | 0.099(20%)                | 3.199(42%)                                                                                                                                       | 0.097(21%)                |
| Net Delay                 | 0.413(80%)                | 4.442(58%)                                                                                                                                       | 0.372(79%)                |
| Clock Skew                |                    -0.083 |                                                                                                                                            0.144 |                    -1.268 |
| Slack                     |                       inf |                                                                                                                                           -1.256 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 1%                                                                                                                                          | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              280 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[147]/C    | sr_p.sr_1_fast[146]/C                                                                                                                            | sr_p.sr_1[76]/C           |
| End Point Pin             | sr_p.sr_1_fast[146]/D     | sr_p.sr_1[76]/D                                                                                                                                  | delay_block[0][76]/D      |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                     Path #10                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            6.250 |                     0.000 |
| Path Delay                |                     0.512 |                                                                                                                                            7.631 |                     0.410 |
| Logic Delay               | 0.099(20%)                | 3.199(42%)                                                                                                                                       | 0.097(24%)                |
| Net Delay                 | 0.413(80%)                | 4.432(58%)                                                                                                                                       | 0.313(76%)                |
| Clock Skew                |                    -0.083 |                                                                                                                                            0.141 |                    -1.266 |
| Slack                     |                       inf |                                                                                                                                           -1.249 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 1%                                                                                                                                          | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              280 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[147]/C    | sr_p.sr_1_fast[146]/C                                                                                                                            | sr_p.sr_1[74]/C           |
| End Point Pin             | sr_p.sr_1_fast[146]/D     | sr_p.sr_1[74]/D                                                                                                                                  | delay_block[0][74]/D      |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 2 | 3 | 4 | 5 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 1 | 1 | 1 | 1 |  5 |  7 | 11 |  3 |  1 |  5 |  7 | 15 |  2 | 13 | 18 | 11 | 10 | 19 | 38 | 59 | 46 | 12 |
+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 286 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                            Module                            | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                  wrapper_csn | 0.74 |           3.71 |            4232 | 0(0.0%) | 22(0.7%) | 265(8.9%) | 608(20.4%) | 1326(44.5%) | 757(25.4%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D000_CSN_VHDL-freq160retfan10000_rev_1 | 0.74 |           4.46 |            2869 | 0(0.0%) | 18(0.6%) | 265(9.2%) | 514(17.8%) | 1326(46.0%) | 757(26.3%) |          0 |   0 |    0 |    0 |    0 |
+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       107% | (CLEM_X61Y504,CLEM_X61Y504)     | wrapper_csn(100%) |            0% |         7.625 | 100%         | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       101% | (CLEL_R_X62Y510,CLEM_X64Y513)   | wrapper_csn(100%) |            0% |       6.32031 | 91%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       111% | (CLEL_R_X60Y504,CLEM_X61Y505)   | wrapper_csn(100%) |            0% |        7.3125 | 100%         | 0%         |  34% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |       103% | (CLEL_R_X60Y517,CLEL_R_X60Y517) | wrapper_csn(100%) |            0% |             5 | 75%          | NA         |  31% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                0 |           0.001% | (CLEM_X63Y504,CLEM_X63Y504) | wrapper_csn(100%) |            0% |         5.875 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.013% | (CLEM_X58Y510,CLEM_X61Y516) | wrapper_csn(100%) |            0% |       5.84524 | 87%          | 0%         |  12% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.004% | (CLEM_X60Y512,CLEM_X61Y513) | wrapper_csn(100%) |            0% |             6 | 89%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.051% | (CLEM_X60Y504,CLEM_X67Y509) | wrapper_csn(100%) |            0% |       6.21528 | 90%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                1 |           0.004% | (CLEM_X63Y513,CLEM_X63Y514) | wrapper_csn(100%) |            0% |           5.5 | 87%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                3 |           0.055% | (CLEM_X60Y508,CLEM_X63Y515) | wrapper_csn(100%) |            0% |         6.275 | 92%          | 0%         |   7% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      | Short  |                2 |           0.019% | (CLEM_X66Y511,CLEM_X67Y516) | wrapper_csn(100%) |            0% |       6.29167 | 75%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X62Y513 | 374             | 400          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y514 | 374             | 399          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y504   | 380             | 410          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y503   | 380             | 411          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y503 | 379             | 411          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y503   | 368             | 411          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y514 | 379             | 399          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y513   | 377             | 400          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y516 | 379             | 397          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y504 | 379             | 410          | 27%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEM_X63Y513   | 377             | 400          | 35%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y513 | 374             | 400          | 35%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y512 | 374             | 401          | 33%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y512   | 368             | 401          | 33%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y511   | 368             | 402          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y512   | 377             | 401          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y511 | 374             | 402          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y511   | 377             | 402          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y514   | 377             | 399          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y515   | 368             | 398          | 30%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


