Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 22:15:52 2023
| Host         : 4SXLN73 running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 inst_queue/read_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            rs_store/V_j_row_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 2.591ns (27.025%)  route 6.997ns (72.975%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, routed)        1.731     5.239    inst_queue/clk_100mhz_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  inst_queue/read_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  inst_queue/read_counter_reg[0]/Q
                         net (fo=34, routed)          0.931     6.688    inst_queue/instruction_queue_reg_0_3_0_5/ADDRB0
    SLICE_X30Y112        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.840 f  inst_queue/instruction_queue_reg_0_3_0_5/RAMB/O
                         net (fo=28, routed)          0.527     7.367    inst_queue/iq_instruction_out[2]
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.348     7.715 r  inst_queue/aluFunc_out_reg[3]_i_11/O
                         net (fo=14, routed)          0.371     8.087    inst_queue/aluFunc_out_reg[3]_i_11_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.124     8.211 r  inst_queue/Q_j_row[0][2]_i_20/O
                         net (fo=93, routed)          0.727     8.937    registers/V_j_row_reg[0][8]_i_9_1
    SLICE_X33Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.061 r  registers/Q_j_row[0][1]_i_13/O
                         net (fo=1, routed)           0.000     9.061    registers/Q_j_row[0][1]_i_13_n_0
    SLICE_X33Y111        MUXF7 (Prop_muxf7_I1_O)      0.217     9.278 r  registers/Q_j_row_reg[0][1]_i_5/O
                         net (fo=1, routed)           0.803    10.081    registers/Q_j_row_reg[0][1]_i_5_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I5_O)        0.299    10.380 r  registers/Q_j_row[0][1]_i_1/O
                         net (fo=78, routed)          1.303    11.683    reorder_buffer/rob_ix2_out[1]
    SLICE_X15Y117        LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  reorder_buffer/V_j_row[0][30]_i_6/O
                         net (fo=1, routed)           0.000    11.807    reorder_buffer/V_j_row[0][30]_i_6_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    12.045 r  reorder_buffer/V_j_row_reg[0][30]_i_4/O
                         net (fo=1, routed)           0.814    12.859    reorder_buffer/decode_rob_value2[30]
    SLICE_X15Y115        LUT6 (Prop_lut6_I2_O)        0.298    13.157 r  reorder_buffer/V_j_row[0][30]_i_2/O
                         net (fo=12, routed)          0.885    14.042    reorder_buffer/V_j_row[0][30]_i_5
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.149    14.191 r  reorder_buffer/V_j_row[2][30]_i_1__1/O
                         net (fo=1, routed)           0.636    14.827    rs_store/V_j_row_reg[2][31]_0[30]
    SLICE_X8Y108         FDRE                                         r  rs_store/V_j_row_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, routed)        1.614    14.943    rs_store/clk_100mhz_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  rs_store/V_j_row_reg[2][30]/C
                         clock pessimism              0.266    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.262    14.912    rs_store/V_j_row_reg[2][30]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  0.085    




