// Seed: 3695692203
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output id_11
);
  logic id_12;
  always id_2 <= 1'b0;
  logic id_13;
endmodule
`resetall
