
*** Running vivado
    with args -log system_control_INTERFACE_AND_MULTIP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_control_INTERFACE_AND_MULTIP_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_control_INTERFACE_AND_MULTIP_0_0.tcl -notrace
Command: synth_design -top system_control_INTERFACE_AND_MULTIP_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_control_INTERFACE_AND_MULTIP_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 987.629 ; gain = 234.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_control_INTERFACE_AND_MULTIP_0_0' [c:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/bd/system_control/ip/system_control_INTERFACE_AND_MULTIP_0_0/synth/system_control_INTERFACE_AND_MULTIP_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'INTERFACE_AND_MULTIPLY' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/multiplier_verilog.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_array' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory_architecture' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:1]
INFO: [Synth 8-4471] merging register 'weight_reg[0][31:0]' into 'bot_layer_reg[0][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
WARNING: [Synth 8-6014] Unused sequential element weight_reg[0] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
INFO: [Synth 8-4471] merging register 'weight_reg[1][31:0]' into 'bot_layer_reg[1][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
INFO: [Synth 8-4471] merging register 'weight_reg[2][31:0]' into 'bot_layer_reg[2][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
INFO: [Synth 8-4471] merging register 'weight_reg[3][31:0]' into 'mid_layer_reg[0][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
INFO: [Synth 8-4471] merging register 'mid_layer_reg[1][31:0]' into 'weight_reg[4][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-4471] merging register 'mid_layer_reg[2][31:0]' into 'weight_reg[5][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-4471] merging register 'mid_layer_reg[3][31:0]' into 'weight_reg[6][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-4471] merging register 'mid_layer_reg[4][31:0]' into 'weight_reg[7][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-4471] merging register 'mid_layer_reg[5][31:0]' into 'weight_reg[8][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
WARNING: [Synth 8-6014] Unused sequential element mid_layer_reg[5] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
WARNING: [Synth 8-6014] Unused sequential element mid_layer_reg[4] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
WARNING: [Synth 8-6014] Unused sequential element mid_layer_reg[3] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
WARNING: [Synth 8-6014] Unused sequential element mid_layer_reg[2] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
WARNING: [Synth 8-6014] Unused sequential element mid_layer_reg[1] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
WARNING: [Synth 8-6014] Unused sequential element weight_reg[3] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
WARNING: [Synth 8-6014] Unused sequential element weight_reg[2] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
WARNING: [Synth 8-6014] Unused sequential element weight_reg[1] was removed.  [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:42]
INFO: [Synth 8-6155] done synthesizing module 'memory_architecture' (1#1) [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PE' (2#1) [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PE_array' (3#1) [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'output_sr' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/output_sr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'output_sr' (4#1) [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/output_sr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'INTERFACE_AND_MULTIPLY' (5#1) [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/multiplier_verilog.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_control_INTERFACE_AND_MULTIP_0_0' (6#1) [c:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/bd/system_control/ip/system_control_INTERFACE_AND_MULTIP_0_0/synth/system_control_INTERFACE_AND_MULTIP_0_0.v:58]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[31]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[30]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[29]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[28]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[27]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[26]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[25]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[24]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[23]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[22]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[21]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[20]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[19]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[18]
WARNING: [Synth 8-3331] design PE has unconnected port PE_input[17]
WARNING: [Synth 8-3331] design PE_array has unconnected port RST
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[3]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[2]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[1]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_KEEP[0]
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port MASTER_LAST
WARNING: [Synth 8-3331] design INTERFACE_AND_MULTIPLY has unconnected port SLAVE_READY
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.211 ; gain = 356.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.211 ; gain = 356.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.211 ; gain = 356.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.478 . Memory (MB): peak = 1109.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1265.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1290.797 ; gain = 25.750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'weight_reg' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1269  
	               17 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_architecture 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 71    
Module PE 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module PE_array 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 21    
Module output_sr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1165  
Module INTERFACE_AND_MULTIPLY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/pew/n_reg[31:0]' into 'inst/pew/meme/weight_reg[5][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:56]
INFO: [Synth 8-4471] merging register 'inst/pew/e_reg[31:0]' into 'inst/pew/meme/mid_layer_reg[33][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:46]
INFO: [Synth 8-4471] merging register 'inst/pew/k_reg[31:0]' into 'inst/pew/meme/bot_layer_reg[2][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:53]
INFO: [Synth 8-4471] merging register 'inst/pew/h_reg[31:0]' into 'inst/pew/meme/bot_layer_reg[2][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:49]
INFO: [Synth 8-4471] merging register 'inst/pew/q_reg[31:0]' into 'inst/pew/meme/weight_reg[8][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:59]
INFO: [Synth 8-4471] merging register 'inst/pew/b_reg[31:0]' into 'inst/pew/meme/top_layer_reg[33][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:43]
INFO: [Synth 8-4471] merging register 'inst/pew/m_reg[31:0]' into 'inst/pew/meme/weight_reg[4][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:55]
INFO: [Synth 8-4471] merging register 'inst/pew/f_reg[31:0]' into 'inst/pew/meme/top_layer_reg[0][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:47]
INFO: [Synth 8-4471] merging register 'inst/pew/j_reg[31:0]' into 'inst/pew/meme/bot_layer_reg[1][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:52]
INFO: [Synth 8-4471] merging register 'inst/pew/i_reg[31:0]' into 'inst/pew/meme/mid_layer_reg[0][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:50]
INFO: [Synth 8-4471] merging register 'inst/pew/p_reg[31:0]' into 'inst/pew/meme/weight_reg[7][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:58]
INFO: [Synth 8-4471] merging register 'inst/pew/o_reg[31:0]' into 'inst/pew/meme/weight_reg[6][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:57]
INFO: [Synth 8-4471] merging register 'inst/pew/d_reg[31:0]' into 'inst/pew/meme/mid_layer_reg[32][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:45]
INFO: [Synth 8-4471] merging register 'inst/pew/l_reg[31:0]' into 'inst/pew/meme/mid_layer_reg[0][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:54]
INFO: [Synth 8-4471] merging register 'inst/pew/g_reg[31:0]' into 'inst/pew/meme/bot_layer_reg[1][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:48]
INFO: [Synth 8-4471] merging register 'inst/pew/r_reg[31:0]' into 'inst/pew/meme/mid_layer_reg[6][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:60]
INFO: [Synth 8-4471] merging register 'inst/pew/a_reg[31:0]' into 'inst/pew/meme/top_layer_reg[32][31:0]' [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:42]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/c_reg' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:44]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[33]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:43]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[32]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:42]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[31]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[30]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[29]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[28]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[27]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[26]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[25]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[24]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[23]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[22]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[21]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[20]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[19]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[18]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[17]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[16]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[15]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[14]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[13]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[12]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[11]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[10]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[9]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[8]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[7]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[6]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[5]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[4]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[3]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[2]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[1]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:32]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/top_layer_reg[0]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:47]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[33]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[32]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[31]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[30]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[29]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[28]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[27]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[26]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[25]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[24]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[23]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[22]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[21]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[20]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[19]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[18]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[17]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[16]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[15]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[14]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[13]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[12]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[11]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[10]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[9]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[8]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[7]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:35]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[6]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:60]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/weight_reg[8]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:59]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/weight_reg[7]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:58]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/weight_reg[6]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:57]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/weight_reg[5]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:56]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/weight_reg[4]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:55]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/mid_layer_reg[0]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:50]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/bot_layer_reg[2]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:49]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/bot_layer_reg[1]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/PE_array.v:48]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/pew/meme/bot_layer_reg[0]' and it is trimmed from '32' to '17' bits. [C:/Users/Brock/School/ECE498/Final Project/FinalProject.srcs/sources_1/new/memory_architecture.v:38]
DSP Report: Generating DSP inst/pew/pe4/psum_out_reg, operation Mode is: (A''*B'')'.
DSP Report: register inst/pew/meme/mid_layer_reg[31] is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: register inst/pew/meme/mid_layer_reg[32] is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: register inst/pew/meme/weight_reg[6] is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: register inst/pew/pe4/weight_reg is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: register inst/pew/pe4/psum_out_reg is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: register inst/pew/pe4/result_reg is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: operator inst/pew/pe4/result0 is absorbed into DSP inst/pew/pe4/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe5/psum_out_reg, operation Mode is: (A''*BCIN'')'.
DSP Report: register inst/pew/meme/mid_layer_reg[32] is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: register inst/pew/meme/mid_layer_reg[33] is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: register inst/pew/meme/weight_reg[5] is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: register inst/pew/pe5/weight_reg is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: register inst/pew/pe5/psum_out_reg is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: register inst/pew/pe5/result_reg is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: operator inst/pew/pe5/result0 is absorbed into DSP inst/pew/pe5/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe8/psum_out_reg, operation Mode is: (A''*B'')'.
DSP Report: register inst/pew/meme/bot_layer_reg[1] is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: register inst/pew/meme/bot_layer_reg[2] is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: register inst/pew/meme/bot_layer_reg[2] is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: register inst/pew/pe8/weight_reg is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: register inst/pew/pe8/psum_out_reg is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: register inst/pew/pe8/result_reg is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: operator inst/pew/pe8/result0 is absorbed into DSP inst/pew/pe8/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe1/psum_out_reg, operation Mode is: (A''*B'')'.
DSP Report: register inst/pew/meme/mid_layer_reg[6] is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: register inst/pew/pe1/weight_reg is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: register inst/pew/meme/top_layer_reg[31] is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: register inst/pew/meme/top_layer_reg[32] is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: register inst/pew/pe1/psum_out_reg is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: register inst/pew/pe1/result_reg is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: operator inst/pew/pe1/result0 is absorbed into DSP inst/pew/pe1/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe2/psum_out_reg, operation Mode is: (A''*BCIN2)'.
DSP Report: register inst/pew/meme/weight_reg[8] is absorbed into DSP inst/pew/pe2/psum_out_reg.
DSP Report: register inst/pew/pe2/weight_reg is absorbed into DSP inst/pew/pe2/psum_out_reg.
DSP Report: register inst/pew/meme/top_layer_reg[33] is absorbed into DSP inst/pew/pe2/psum_out_reg.
DSP Report: register inst/pew/pe2/psum_out_reg is absorbed into DSP inst/pew/pe2/psum_out_reg.
DSP Report: register inst/pew/pe2/result_reg is absorbed into DSP inst/pew/pe2/psum_out_reg.
DSP Report: operator inst/pew/pe2/result0 is absorbed into DSP inst/pew/pe2/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe6/psum_out_reg, operation Mode is: (A''*BCIN2)'.
DSP Report: register inst/pew/meme/weight_reg[4] is absorbed into DSP inst/pew/pe6/psum_out_reg.
DSP Report: register inst/pew/pe6/weight_reg is absorbed into DSP inst/pew/pe6/psum_out_reg.
DSP Report: register inst/pew/meme/top_layer_reg[0] is absorbed into DSP inst/pew/pe6/psum_out_reg.
DSP Report: register inst/pew/pe6/psum_out_reg is absorbed into DSP inst/pew/pe6/psum_out_reg.
DSP Report: register inst/pew/pe6/result_reg is absorbed into DSP inst/pew/pe6/psum_out_reg.
DSP Report: operator inst/pew/pe6/result0 is absorbed into DSP inst/pew/pe6/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe9/psum_out_reg, operation Mode is: (A''*B'')'.
DSP Report: register inst/pew/meme/bot_layer_reg[2] is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: register inst/pew/meme/mid_layer_reg[0] is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: register inst/pew/meme/bot_layer_reg[1] is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: register inst/pew/pe9/weight_reg is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: register inst/pew/pe9/psum_out_reg is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: register inst/pew/pe9/result_reg is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: operator inst/pew/pe9/result0 is absorbed into DSP inst/pew/pe9/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe3/psum_out_reg, operation Mode is: (A''*BCIN2)'.
DSP Report: register inst/pew/meme/weight_reg[7] is absorbed into DSP inst/pew/pe3/psum_out_reg.
DSP Report: register inst/pew/pe3/weight_reg is absorbed into DSP inst/pew/pe3/psum_out_reg.
DSP Report: register inst/pew/c_reg is absorbed into DSP inst/pew/pe3/psum_out_reg.
DSP Report: register inst/pew/pe3/psum_out_reg is absorbed into DSP inst/pew/pe3/psum_out_reg.
DSP Report: register inst/pew/pe3/result_reg is absorbed into DSP inst/pew/pe3/psum_out_reg.
DSP Report: operator inst/pew/pe3/result0 is absorbed into DSP inst/pew/pe3/psum_out_reg.
DSP Report: Generating DSP inst/pew/pe7/psum_out_reg, operation Mode is: (ACIN2*B'')'.
DSP Report: register inst/pew/meme/bot_layer_reg[0] is absorbed into DSP inst/pew/pe7/psum_out_reg.
DSP Report: register inst/pew/meme/bot_layer_reg[1] is absorbed into DSP inst/pew/pe7/psum_out_reg.
DSP Report: register inst/pew/pe7/weight_reg is absorbed into DSP inst/pew/pe7/psum_out_reg.
DSP Report: register inst/pew/pe7/psum_out_reg is absorbed into DSP inst/pew/pe7/psum_out_reg.
DSP Report: register inst/pew/pe7/result_reg is absorbed into DSP inst/pew/pe7/psum_out_reg.
DSP Report: operator inst/pew/pe7/result0 is absorbed into DSP inst/pew/pe7/psum_out_reg.
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[31]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[30]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[29]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[28]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[27]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[26]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[25]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[24]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[23]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[22]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[21]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[20]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[19]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[18]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_DATA[17]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_KEEP[3]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_KEEP[2]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_KEEP[1]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_KEEP[0]
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port MASTER_LAST
WARNING: [Synth 8-3331] design system_control_INTERFACE_AND_MULTIP_0_0 has unconnected port SLAVE_READY
INFO: [Synth 8-3886] merging instance 'inst/SLAVE_KEEP_reg[0]' (FD) to 'inst/SLAVE_KEEP_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SLAVE_KEEP_reg[1]' (FD) to 'inst/SLAVE_KEEP_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SLAVE_KEEP_reg[2]' (FD) to 'inst/SLAVE_KEEP_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                             | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*B'')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*BCIN'')' | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*B'')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*B'')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*BCIN2)'  | 17     | 17     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*BCIN2)'  | 17     | 17     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*B'')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (A''*BCIN2)'  | 17     | 17     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | (ACIN2*B'')'  | 17     | 17     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+----------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 1290.797 ; gain = 537.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                             | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_control_INTERFACE_AND_MULTIP_0_0 | inst/result/sr_reg[1164][31]        | 1165   | 32    | YES          | NO                 | YES               | 0      | 1184    | 
|system_control_INTERFACE_AND_MULTIP_0_0 | inst/pew/meme/mid_layer_reg[30][16] | 25     | 17    | NO           | NO                 | YES               | 0      | 17      | 
|system_control_INTERFACE_AND_MULTIP_0_0 | inst/pew/meme/top_layer_reg[30][16] | 34     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|system_control_INTERFACE_AND_MULTIP_0_0 | inst/pew/out_done_reg               | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|system_control_INTERFACE_AND_MULTIP_0_0 | inst/pew/valid_output_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    48|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     3|
|5     |DSP48E1_3 |     3|
|6     |DSP48E1_4 |     1|
|7     |LUT1      |     2|
|8     |LUT2      |    67|
|9     |LUT3      |   124|
|10    |LUT4      |   120|
|11    |LUT5      |     4|
|12    |LUT6      |    12|
|13    |SRL16E    |     2|
|14    |SRLC32E   |  1235|
|15    |FDRE      |  1934|
+------+----------+------+

Report Instance Areas: 
+------+-----------+-----------------------+------+
|      |Instance   |Module                 |Cells |
+------+-----------+-----------------------+------+
|1     |top        |                       |  3557|
|2     |  inst     |INTERFACE_AND_MULTIPLY |  3557|
|3     |    pew    |PE_array               |   992|
|4     |      meme |memory_architecture    |   238|
|5     |      pe1  |PE                     |     1|
|6     |      pe2  |PE_0                   |     1|
|7     |      pe3  |PE_1                   |     1|
|8     |      pe4  |PE_2                   |     1|
|9     |      pe5  |PE_3                   |     1|
|10    |      pe6  |PE_4                   |     1|
|11    |      pe7  |PE_5                   |     1|
|12    |      pe8  |PE_6                   |     1|
|13    |      pe9  |PE_7                   |     1|
|14    |    result |output_sr              |  2445|
+------+-----------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 1308.129 ; gain = 373.641
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1308.129 ; gain = 555.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1310.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1310.953 ; gain = 859.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brock/School/ECE498/Final Project/FinalProject.runs/system_control_INTERFACE_AND_MULTIP_0_0_synth_1/system_control_INTERFACE_AND_MULTIP_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brock/School/ECE498/Final Project/FinalProject.runs/system_control_INTERFACE_AND_MULTIP_0_0_synth_1/system_control_INTERFACE_AND_MULTIP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_control_INTERFACE_AND_MULTIP_0_0_utilization_synth.rpt -pb system_control_INTERFACE_AND_MULTIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 10:27:36 2019...
