

================================================================
== Synthesis Summary Report of 'rsa'
================================================================
+ General Information: 
    * Date:           Thu Dec  5 17:11:38 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        rsa_baseline_hls
    * Solution:       solution2-NoDSP (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |           |             |             |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |+ rsa                                 |     -|  0.32|   267280|  2.673e+06|         -|   267281|     -|        no|     -|  200 (90%)|  25218 (23%)|  20843 (39%)|    -|
    | + mod_exp                            |     -|  0.32|   267279|  2.673e+06|         -|   267279|     -|        no|     -|  200 (90%)|  23363 (21%)|  18741 (35%)|    -|
    |  + mod_exp_Pipeline_VITIS_LOOP_12_1  |     -|  0.32|   267018|  2.670e+06|         -|   267018|     -|        no|     -|  200 (90%)|  21552 (20%)|  16618 (31%)|    -|
    |   o VITIS_LOOP_12_1                  |     -|  7.30|   267016|  2.670e+06|      1041|        -|   256|        no|     -|          -|            -|            -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | d_1      | 0x10   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_2      | 0x14   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_3      | 0x18   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_4      | 0x1c   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_5      | 0x20   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_6      | 0x24   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_7      | 0x28   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_8      | 0x2c   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | N_1      | 0x34   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_2      | 0x38   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_3      | 0x3c   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_4      | 0x40   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_5      | 0x44   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_6      | 0x48   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_7      | 0x4c   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_8      | 0x50   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | y_1      | 0x58   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_2      | 0x5c   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_3      | 0x60   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_4      | 0x64   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_5      | 0x68   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_6      | 0x6c   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_7      | 0x70   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_8      | 0x74   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | x_1      | 0x7c   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_2      | 0x80   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_3      | 0x84   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_4      | 0x88   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_5      | 0x8c   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_6      | 0x90   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_7      | 0x94   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_8      | 0x98   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_ctrl   | 0x9c   | 32    | R      | Control signal of x              | 0=x_ap_vld                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| d        | in        | ap_uint<256>  |
| N        | in        | ap_uint<256>  |
| y        | in        | ap_uint<256>  |
| x        | out       | ap_uint<256>& |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| d        | s_axi_control | register | name=d_1 offset=0x10 range=32    |
| d        | s_axi_control | register | name=d_2 offset=0x14 range=32    |
| d        | s_axi_control | register | name=d_3 offset=0x18 range=32    |
| d        | s_axi_control | register | name=d_4 offset=0x1c range=32    |
| d        | s_axi_control | register | name=d_5 offset=0x20 range=32    |
| d        | s_axi_control | register | name=d_6 offset=0x24 range=32    |
| d        | s_axi_control | register | name=d_7 offset=0x28 range=32    |
| d        | s_axi_control | register | name=d_8 offset=0x2c range=32    |
| N        | s_axi_control | register | name=N_1 offset=0x34 range=32    |
| N        | s_axi_control | register | name=N_2 offset=0x38 range=32    |
| N        | s_axi_control | register | name=N_3 offset=0x3c range=32    |
| N        | s_axi_control | register | name=N_4 offset=0x40 range=32    |
| N        | s_axi_control | register | name=N_5 offset=0x44 range=32    |
| N        | s_axi_control | register | name=N_6 offset=0x48 range=32    |
| N        | s_axi_control | register | name=N_7 offset=0x4c range=32    |
| N        | s_axi_control | register | name=N_8 offset=0x50 range=32    |
| y        | s_axi_control | register | name=y_1 offset=0x58 range=32    |
| y        | s_axi_control | register | name=y_2 offset=0x5c range=32    |
| y        | s_axi_control | register | name=y_3 offset=0x60 range=32    |
| y        | s_axi_control | register | name=y_4 offset=0x64 range=32    |
| y        | s_axi_control | register | name=y_5 offset=0x68 range=32    |
| y        | s_axi_control | register | name=y_6 offset=0x6c range=32    |
| y        | s_axi_control | register | name=y_7 offset=0x70 range=32    |
| y        | s_axi_control | register | name=y_8 offset=0x74 range=32    |
| x        | s_axi_control | register | name=x_1 offset=0x7c range=32    |
| x        | s_axi_control | register | name=x_2 offset=0x80 range=32    |
| x        | s_axi_control | register | name=x_3 offset=0x84 range=32    |
| x        | s_axi_control | register | name=x_4 offset=0x88 range=32    |
| x        | s_axi_control | register | name=x_5 offset=0x8c range=32    |
| x        | s_axi_control | register | name=x_6 offset=0x90 range=32    |
| x        | s_axi_control | register | name=x_7 offset=0x94 range=32    |
| x        | s_axi_control | register | name=x_8 offset=0x98 range=32    |
| x        | s_axi_control | register | name=x_ctrl offset=0x9c range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+----------+-----+--------+---------+
| + rsa                                | 200 |        |          |     |        |         |
|  + mod_exp                           | 200 |        |          |     |        |         |
|   + mod_exp_Pipeline_VITIS_LOOP_12_1 | 200 |        |          |     |        |         |
|     i_2_fu_159_p2                    | -   |        | i_2      | add | fabric | 0       |
|     mul_256ns_256ns_512_5_1_U1       | 100 |        | ret_V    | mul | auto   | 4       |
|     mul_256ns_256ns_512_5_1_U3       | 100 |        | ret_V_2  | mul | auto   | 4       |
+--------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+------------+---------------+-------------------+--------------------------------------------------------------+
| Type       | Options       | Location          | Messages                                                     |
+------------+---------------+-------------------+--------------------------------------------------------------+
| allocation | instances=dsp | rsa.cpp:40 in rsa | unexpected pragma argument 'dsp', expects function/operation |
+------------+---------------+-------------------+--------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+----------------------------+---------------------------+
| Type      | Options                    | Location                  |
+-----------+----------------------------+---------------------------+
| inline    | OFF                        | rsa.cpp:8 in mod_exp      |
| interface | mode=s_axilite port=return | rsa.cpp:33 in rsa, return |
| interface | mode=s_axilite port=d      | rsa.cpp:34 in rsa, d      |
| interface | mode=s_axilite port=N      | rsa.cpp:35 in rsa, N      |
| interface | mode=s_axilite port=y      | rsa.cpp:36 in rsa, y      |
| interface | mode=s_axilite port=x      | rsa.cpp:37 in rsa, x      |
+-----------+----------------------------+---------------------------+


