key,summary,type,description,L1,L2,L3,L4
P10049895-134564,[MTK] vericom can't recognize the 'synopsys translate on' when it is in protected code,Bug,"When the RTL as below : the 'synopsys translate on' is in protected code
|test.sv| test.svp|
|      1  module test;
      2
      3
      4
      5
      6  //synopsys translate_off
      7  `protect
      8
      9  //synopsys translate_on
     10  `endprotect
     11  endmodule|      1  module test;
      2
      3
      4
      5
      6  //synopsys translate_off
      7  `protected
      8  bGA[(B7N-F18_Y11KA2+3@UeP62B1EB#Y)#R=e7AVY:K&K?Xc^0P&)_4FT7>OVO&
      9  YER46&QL0cWKaa\YNfK3]&PAeE^BPRT4g4+A1?ddJI^KB$
     10  `endprotected
     11
     12  endmodule|

Then it can't recognize the 'synopsys translate_on' and has compile error as below :

.....

Analyzing...

  source file 'test.svp'

translate_off, line:6, cum_translateOff:1, cum_translateOn:0, balance:1

Linking... 0 error(s), 0 warning(s)

Total   2 error(s),   0 warning(s)

It also caused hanging in on-site case",Verdi,Compiler,vericom,N/A
P10049895-134561,Verdi issue : stop cmd is not getting triggered when there is change in event,Bug,"*Commands to reproduce:*

ts.verify -M vcs_2012_cos6_64_default -l /SCRATCH/$USER/log -d unit_UCLI/9001419810_LTC/verdi/infoScriptVerdi.vgt

*Description :*

After 15 ns , a value is getting getting this command should be triggered *stop -event test.a -command \{ puts 'sourcing [info script] ... [source ./Source/9001419810_LTC/verdi/infoScriptVerdi/print.tcl]' },* in top.tcl file when run command is given, but it is not getting triggered.",Verdi,Interactive Debug,N/A,N/A
P10049895-134560,[PACKED_MODE] Signal List Pane doesn't show glitch/transition value in Packed Mode,Bug,"Please help check why there is no glitch/transition value shown in Signal List Pane when PACKED_MODE is on. See attached pic.

 

To reproduce:

  > cp -rf ~stars/testcases/3890913/* .

  > verdi -play replay.cmd

 ",Verdi,nTrace,N/A,N/A
P10049895-134559,[PACKED_MODE] segmentation fault on daValueString_C::_convert_composite_value_to_packed_value,Bug,"Without PACKED_MODE on, Verdi will crash while I move to next VC on nWave.

Below is the call stack, please help check on this.

This issue can be reproduce in TD and 2020.12-SP2-3.

 

To reproduce:

  0.

    > cp ~stars/testcases/3890906/* .

    > verdi -dbdir simv.daidir -ssf novas.fsdb

  1. Add top.st1 signal to nWave

  2. Expand st1 signal then press button to next VC several times

     (crash shall happen between time 20 ~ 40 )

 

Verdi (R)

Version R-2020.12-SP2-3 for linux64 - Sep 23, 2021

Copyright (c) 1999 - 2021 Synopsys, Inc.
 This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
 or distribution of this software is strictly prohibited.
 rcfile = /slowfs/vgpv6/mattchen/bugid/PACKED_MODE/novas.rc
 guiConfFile (read)= /slowfs/vgpv6/mattchen/bugid/PACKED_MODE/novas.conf (working directory)
 guiConfFile (write)= /slowfs/vgpv6/mattchen/bugid/PACKED_MODE/novas.conf (working directory)
 catch signal 11 (Segmentation fault)
 ---------------

Thread 1 (Thread 0x7ffff7f8b380 (LWP 25005)):
 #0 0x00007fffef5e2193 in _IO_proc_close@@GLIBC_2.2.5 () at /lib64/libc.so.6
 #1 0x00007fffef5ed1dc in __GI__IO_file_close_it () at /lib64/libc.so.6
 #2 0x00007fffef5e01f8 in fclose@@GLIBC_2.2.5 () at /lib64/libc.so.6
 #3 0x000000000a43b819 in _sys_pclose ()
 #4 0x000000000a3d7a8a in system ()
 #5 0x000000000a3c51a6 in sysiCrash ()
 #6 0x000000000a3c5635 in actUnexpectAction ()
 #7 0x000000000a3c567f in catchSignalCB ()
 #8 0x00007fffef5a8400 in <signal handler called> () at /lib64/libc.so.6
 #9 0x0000000008d93a6c in daValueString_C::_convert_composite_value_to_packed_value(daSignal_C*, void const*, char*&) ()
 #10 0x0000000008d98f7f in daValueString_C::_get_packed_var_value(void const*) ()
 #11 0x0000000008d97c9e in daValueString_C::to_char_string(void const*, HybridTag_C*, int) ()
 #12 0x0000000008d98764 in daValueString_C::to_char_string_with_pattern(void const*, daValuePattern_E, HybridTag_C*) ()
 #13 0x0000000008d75fe1 in ffAccess_C::_convertToStringWithPattern(Allocator_R&, daSignal_C*, void const*, daDisplayFormat_E, daDisplayNotation_E, char, ulString&, daValuePattern_E) ()
 #14 0x0000000008d7a442 in ffAccess_C::_getSignalTransitionByVchDirectlyToTag(daSignal_C*, HybridTag_C&, char**, char**, char**, TransitionType_E*, char, daDisplayFormat_E, daDisplayNotation_E, ulString&, ulString&, ulString&, ulString&, ulString&, ulString&, Allocator_R&, daValueChangeHandle_C*) ()
 #15 0x0000000008d7aef6 in ffAccess_C::getSignalTransitionBySignal(daSignal_C*, HybridTag_C&, char**, char**, char**, TransitionType_E*, char, daDisplayFormat_E, daDisplayNotation_E, ulPtrList*, char) ()
 #16 0x0000000008d78353 in ffAccess_C::getSignalTransition(ulUSN&, HybridTag_C&, char**, char**, char**, TransitionType_E*, char, daDisplayFormat_E, daDisplayNotation_E, ulPtrList*, char) ()
 #17 0x00000000074e9c85 in ffSyncUtil_C::_da_getSignalTransition(ulUSN&, HybridTag_C&, char**, char**, char**, TransitionType_E*, char, daDisplayFormat_E, daDisplayNotation_E, ulPtrList*, char) ()
 #18 0x00000000074ea0d5 in ffSyncUtil_C::getSignalTransition(ulUSN&, HybridTag_C&, char**, char**, char**, TransitionType_E*, char, daDisplayFormat_E, daDisplayNotation_E, ulPtrList*, ffSyncAnttOrder_E, char) ()
 #19 0x00000000074df49e in ffSync::getSignalTransitionByTime(ulUSN&, HybridTag_C&, char**, char**, char**, TransitionType_E*, char, daDisplayFormat_E, daDisplayNotation_E, ulPtrList*, ffSyncAnttOrder_E, char) ()
 #20 0x00000000072d06ea in srcAnnotUtil_C::_GetValueStrByUSN(HybridTag_C*, ulUSN&, char, ulPtrList*, char) ()
 #21 0x00000000072d0a49 in srcAnnotUtil_C::_GetValueStrByUSN(ulUSN&, char, ulPtrList*) ()
 #22 0x00000000072d0a88 in srcAnnotUtil_C::GetAnnotationStrByUSN(ulUSN&, char, ulPtrList*, char) ()
 #23 0x00000000072d0d01 in srcAnnotUtil_C::GetAnnotationStr(ulUSN&, char) ()
 #24 0x00000000048b72ab in SigListHdlTreeModel_C::fetchAnnotationData(QList<QModelIndex> const&, char, char, QStringList*) ()
 #25 0x00000000048c527d in SigListTreeView_V::refreshAnnotationData(char) ()
 #26 0x00000000048c5585 in SigListTreeView_V::refreshAnnotation(char) ()
 #27 0x0000000004890cb4 in SigListContainer_C::refreshAnnotation(char) ()
 #28 0x0000000004893e9e in SigListContainer_C::ffSyncCB(ffSync::CallbackReason, ffSync*, void*, void*) ()
 #29 0x00000000074e1631 in ffSync::call_callback(ffSync::CallbackReason, void*) ()
 #30 0x00000000074e1973 in ffSync::set_wave_cursor_time(HybridTag_C const&, void*) ()
 #31 0x0000000005379c41 in turboWave_C::set_wave_cusor_time(twMainWindow_C*, HybridTag_C&) ()
 #32 0x00000000056fd716 in twOwnCursor_C::jump(HybridTag_C const&, daSignal_C*) ()
 #33 0x00000000057a9869 in twSearch_C::SearchByChange(int, HybridTag_C*) ()
 #34 0x0000000005252860 in nextEventUI(_wtWindowRec*, int, char**, void*) ()
 #35 0x000000000a0c06fb in cmdiMapFunc ()
 #36 0x000000000a0c0787 in cmdMapFunc ()
 #37 0x000000000790d224 in qBaseWindow_V::dispatchFuncUI(char*, int, char**, void*) ()
 #38 0x000000000790c9bf in qBaseWindow_V::_invokeUI() ()
 #39 0x000000000792afda in qBaseWindow_V::qt_static_metacall(QObject*, QMetaObject::Call, int, void**) ()
 #40 0x00007ffff584a01b in QMetaObject::activate(QObject*, QMetaObject const*, int, void**) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #41 0x00007ffff5d68a82 in QAction::triggered(bool) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #42 0x00007ffff5d68c60 in QAction::activate(QAction::ActionEvent) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #43 0x00007ffff60acdda in QAbstractButtonPrivate::click() () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #44 0x00007ffff60ad06c in QAbstractButton::mouseReleaseEvent(QMouseEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #45 0x00007ffff6153bea in QToolButton::mouseReleaseEvent(QMouseEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #46 0x00007ffff5db4c38 in QWidget::event(QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #47 0x00007ffff5d6d9fc in QApplicationPrivate::notify_helper(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #48 0x00007ffff5d718d5 in QApplication::notify(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #49 0x0000000007bc651a in QwApplication::notify(QObject*, QEvent*) ()
 #50 0x00007ffff5836f7e in QCoreApplication::notifyInternal(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #51 0x00007ffff5d6e793 in QApplicationPrivate::sendMouseEvent(QWidget*, QMouseEvent*, QWidget*, QWidget*, QWidget**, QPointer<QWidget>&, bool) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #52 0x00007ffff5dd9769 in QETWidget::translateMouseEvent(_XEvent const*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #53 0x00007ffff5dd809d in QApplication::x11ProcessEvent(_XEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #54 0x0000000007b44318 in qmotif_event_dispatcher(_XEvent*) ()
 #55 0x00007ffff0c5e9f9 in XtDispatchEvent () at /lib64/libXt.so.6
 #56 0x00007ffff0c6a5ce in XtAppProcessEvent () at /lib64/libXt.so.6
 #57 0x0000000007b436b8 in QtMotif::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) ()
 #58 0x00007ffff5835e2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #59 0x00007ffff58360c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #60 0x00007ffff5839e3c in QCoreApplication::exec() () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #61 0x0000000007b1d07b in QwApplication::exec() ()
 #62 0x0000000002b903b6 in FUNC_DEBMAIN_LOOP() ()
 #63 0x0000000002b9869f in main ()
 ---------------
 branchName=Verdi_R-2020.12-SP2-3 cnlDate=-- Thu Sep 23 02:57:27 PDT 2021 cnlEnv=Linux.0/64bit
 uname(Linux odcphy-vg-1292 3.10.0-1127.10.1.el7.x86_64 #1 SMP Wed Jun 3 14:28:03 UTC 2020 x86_64)
 ---------------
 Process Size: 820703232 bytes
 verdi detected abnormal termination.
 Log information written to

 ",Verdi,FSDB,N/A,N/A
P10049895-134556,Intel : ADL-N : run-time crash while running low power simulation with spice and fsdb dumping,Bug,"Intel ADL-N team is running low power simulation with spice model and the simulation is crashing when fsdb enabled. 
Intel uses below version:
VCS version: P-2019.06-SP2-4
VERDI version: P-2019.06-SP2-4
XA version: P-2019.06-SP2

 The crash is seen when the customer is trying some UPF changes( simulations are passing without these changes):
 
Crash message:

#2  0x00002aadb4eb7871 in Scope::makeOperator (opType=SubOpC, e1=0x0, e2=0x2aaec6bf6010, e3=0x0)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_scope_factory.cc:11081

#3  0x00002aadb4f8ba12 in readBinaryOperator (filebuf=0x2ab0bdef9080, currScope=0x2aaf0b527e38, fileOffset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_expr_op_read.cc:169

#4  0x00002aadb51dc284 in readBinaryOperator_Aux_BinaryOperatorTypeD (fptr=0x2ab0bdef9080, sc=0x2aaf0b527e38, offset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_dumptypes.ii:69

#5  0x00002aadb4e5e9f6 in readArrDimUnpacked (filebuf=0x2ab0bdef9080, currScope=0x2aaf0b527e38, fileOffset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_arrdim_read.cc:46

#6  0x00002aadb51e5584 in readArrDimUnpacked_Aux_ArrDimUnpackedTypeD (fptr=0x2ab0bdef9080, sc=0x2aaf0b527e38, offset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_dumptypes.ii:461

#7  0x00002aadb4f215d3 in readDimension (filebuf=0x2ab0bdef9080, currScope=0x2aaf0b527e38, fileOffset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/struct_read.cc:2162

#8  0x00002aadb51dfe84 in readDimension_Aux_CachedDimTypeD (fptr=0x2ab0bdef9080, sc=0x2aaf0b527e38, offset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_dumptypes.ii:229

#9  0x00002aadb521ab3c in readOptionalCachedDim (filebuf=0x2ab0bdef9080, currScope=0x2aaf0b527e38, fileOffset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/typedef.cc:95

#10 0x00002aadb521de48 in readSVSimpleTypedef (filebuf=0x2ab0bdef9080, currScope=0x2aaf0b527e38, fileOffset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/typedef_read.cc:672

#11 0x00002aadb51dfd04 in readSVSimpleTypedef_Aux_SVSimpleTypedefTypeD (fptr=0x2ab0bdef9080, sc=0x2aaf0b527e38, offset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_dumptypes.ii:225

#12 0x00002aadb4f31e43 in readTypedNode (filebuf=0x2ab0bdef9080, currScope=0x2aaf0b527e38, fileOffset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/node_read.cc:2831

#13 0x00002aadb51df044 in readTypedNode_Aux_TypedNodeD (fptr=0x2ab0bdef9080, sc=0x2aaf0b527e38, offset=9585)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/vir_dumptypes.ii:191

#14 0x00002aadb51f5be5 in readModGutsTillNodesAndMemories (modFileName=0x2aaecfe30690, loadLevel=0)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/virdumpread.cc:5290

#15 0x00002aadb51f7421 in partialReadModGuts (modFileName=0x2aaecfe30690, level=LoadGutsToDecl)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/virdumpread.cc:5779

#16 0x00002aadb51f9d3a in partialDeepModuleLoad (module=0x2aaf0b527e38, level=LoadGutsToDecl, dependencyLoad=true)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/virdumpread.cc:6562

#17 0x00002aadb51fb038 in partialDeepModuleFsdbLoad (module=0x2aaf0b527e38, level=LoadGutsToDecl, dependencyLoad=true)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/vir/virdumpread.cc:6876

#18 0x00002aadb4bea309 in getFsdbVlModInfo (defPtr=0x2aaf0b527e38, uniqifyId=0, defName=@0x2ab24a0d1f60: 0x0, fileName=@0x2ab24a0d1f68: 0x0, lineNo=@0x2ab24a0d1f70: 0, 

    uType=@0x2ab24a0d1f50: vdiDefScopeVlogModule, cell=@0x2ab24a0d1f74: vdiDefCellNone) at fsdbvlapi.cc:128

#19 0x00002aadb4bf0545 in fsdbVdiDefModHandle::fsdbVdiDefModHandle (this=0x2ab24a0d1f40, virObj=0x2aaf0b527e38, uniqifyId=0) at fsdbvdihandle.cc:730

#20 0x00002aadb4bf6d0b in vdi_def_get_handle_by_module_id_uniqify_id (module_id=0x2aaf0b527e38, uniqify_id=0) at fsdbvdiapi.cc:308

#21 0x00002ab131287ac8 in spi_vcs_vd_vlog_scope_defn_fill_inst_defn_module_info (inst_defn=0x2ab1c8cd2998) at spi_vcs_vd_vlog_scope_defn.c:2372

#22 0x00002ab13127839c in spi_vcs_vd_vlog_scope_match_inst_defn (h=0x7ffffffe9440, leaf_defn=0x2ab17991fb50) at spi_vcs_vd_vlog_scope.c:824

#23 0x00002ab131278591 in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffe9440, leaf_defn=0x2ab17991fb50, sva_info=0x7ffffffe97a0, base_node=0x2ab1c8ce0038,

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:894

#24 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffe9440, pTrav=0x7ffffffe9570) at spi_vcs_vd_vlog_scope.c:1195

#25 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffe9420, h=0x7ffffffe9440)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

#26 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x7ffffffe98b0, attr=0x2ab24a30eb18, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffe9570)

    at fsdbvdiapi.cc:888

---Type <return> to continue, or q <return> to quit--- 

#27 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x7ffffffe98b0, attr_begin_index=9487, attr_count=92, 

    func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffe9570) at spi_vcs_vd_vlog_scope.c:1618

#28 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x7ffffffe9760, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#29 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x7ffffffe9760, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#30 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x7ffffffe9760, hSDscope=0x2ab1cd38bff0, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#31 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x7ffffffe9760, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#32 0x00002ab1312786eb in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffe98b0, leaf_defn=0x2ab17991f160, sva_info=0x7ffffffe9c10, base_node=0x2ab1c8ce0008, 

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:921

#33 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffe98b0, pTrav=0x7ffffffe99e0) at spi_vcs_vd_vlog_scope.c:1195

#34 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffe9890, h=0x7ffffffe98b0)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

#35 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x7ffffffe9d20, attr=0x2ab24a30e758, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffe99e0)

    at fsdbvdiapi.cc:888

#36 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x7ffffffe9d20, attr_begin_index=9445, attr_count=1, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, 

    user_data=0x7ffffffe99e0) at spi_vcs_vd_vlog_scope.c:1618

#37 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x7ffffffe9bd0, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#38 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x7ffffffe9bd0, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#39 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x7ffffffe9bd0, hSDscope=0x2ab1cd38bfd8, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#40 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x7ffffffe9bd0, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#41 0x00002ab131278719 in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffe9d20, leaf_defn=0x2ab179915650, sva_info=0x7ffffffea080, base_node=0x2ab1c8cdffd8, 

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:924

#42 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffe9d20, pTrav=0x7ffffffe9e50) at spi_vcs_vd_vlog_scope.c:1195

#43 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffe9d00, h=0x7ffffffe9d20)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

#44 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x7ffffffea190, attr=0x2ab24a30adf0, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffe9e50)

    at fsdbvdiapi.cc:888

#45 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x7ffffffea190, attr_begin_index=7607, attr_count=18, 

    func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffe9e50) at spi_vcs_vd_vlog_scope.c:1618

#46 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x7ffffffea040, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#47 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x7ffffffea040, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#48 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x7ffffffea040, hSDscope=0x2ab1c2af0fa8, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#49 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x7ffffffea040, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#50 0x00002ab131278719 in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffea190, leaf_defn=0x2ab179913478, sva_info=0x7ffffffea4f0, base_node=0x2ab1c8cdffa8, 

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:924

#51 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffea190, pTrav=0x7ffffffea2c0) at spi_vcs_vd_vlog_scope.c:1195

#52 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffea170, h=0x7ffffffea190)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

#53 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x7ffffffea600, attr=0x2ab24a30a1b0, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffea2c0)

    at fsdbvdiapi.cc:888

#54 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x7ffffffea600, attr_begin_index=7213, attr_count=43, 

    func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffea2c0) at spi_vcs_vd_vlog_scope.c:1618

#55 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x7ffffffea4b0, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#56 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x7ffffffea4b0, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#57 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x7ffffffea4b0, hSDscope=0x2ab1c2aef388, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#58 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x7ffffffea4b0, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#59 0x00002ab131278719 in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffea600, leaf_defn=0x2ab179913418, sva_info=0x7ffffffea960, base_node=0x2ab1c8cdff78, 

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:924

#60 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffea600, pTrav=0x7ffffffea730) at spi_vcs_vd_vlog_scope.c:1195

#61 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffea5e0, h=0x7ffffffea600)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

---Type <return> to continue, or q <return> to quit---

#62 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x7ffffffeaa70, attr=0x2ab24a30a190, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffea730)

    at fsdbvdiapi.cc:888

#63 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x7ffffffeaa70, attr_begin_index=7212, attr_count=1, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, 

    user_data=0x7ffffffea730) at spi_vcs_vd_vlog_scope.c:1618

#64 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x7ffffffea920, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#65 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x7ffffffea920, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#66 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x7ffffffea920, hSDscope=0x2ab1c2aef370, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#67 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x7ffffffea920, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#68 0x00002ab131278719 in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffeaa70, leaf_defn=0x2ab1ec6d2560, sva_info=0x7ffffffeadd0, base_node=0x2ab1c8cdff48, 

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:924

#69 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffeaa70, pTrav=0x7ffffffeaba0) at spi_vcs_vd_vlog_scope.c:1195

#70 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffeaa50, h=0x7ffffffeaa70)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

#71 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x7ffffffeaee0, attr=0x2ab24a3018b0, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffeaba0)

    at fsdbvdiapi.cc:888

#72 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x7ffffffeaee0, attr_begin_index=2812, attr_count=2521, 

    func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffeaba0) at spi_vcs_vd_vlog_scope.c:1618

#73 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x7ffffffead90, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#74 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x7ffffffead90, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#75 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x7ffffffead90, hSDscope=0x2ab1c8d023a0, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#76 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x7ffffffead90, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#77 0x00002ab131278719 in spi_vcs_vd_vlog_scope_trav_inst (h=0x7ffffffeaee0, leaf_defn=0x2ab1ec6cd670, sva_info=0x2ab19ca52f40, base_node=0x2ab1c8cdff18, 

    pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:924

#78 0x00002ab1312790ed in spi_vcs_vd_vlog_scope_traverse_scope (h=0x7ffffffeaee0, pTrav=0x7ffffffeb010) at spi_vcs_vd_vlog_scope.c:1195

#79 0x00002aadb7b911d2 in fsdbVdiFireIstData::fire_ist (this=0x7ffffffeaec0, h=0x7ffffffeaee0)

    at /remote/vgvcs/N2/VCS2019.06/NB/linux64_VCS2019.06_debug_Engineer.1/radify-src/fsdb/fsdbvdihandle.hh:136

#80 0x00002aadb4bf8da0 in vdi_ist_exhibit_one_module (h=0x2ab24a2ba020, attr=0x2ab24a2ffc70, func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffeb010)

    at fsdbvdiapi.cc:888

#81 0x00002ab131279dfe in spi_vcs_vd_vlog_scope_vdi_ist_trav (hInst=0x2ab24a2ba020, attr_begin_index=292, attr_count=2441, 

    func=0x2ab131278f26 <spi_vcs_vd_vlog_scope_traverse_scope>, user_data=0x7ffffffeb010) at spi_vcs_vd_vlog_scope.c:1618

#82 0x00002ab13127c443 in spi_vcs_vd_vlog_scope_inst_traverse_scopes_rv_attr (pH=0x2ab1c8ce0f28, pTravFunc=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, 

    pTravUserData=0x7ffffffeb2a0) at spi_vcs_vd_vlog_scope.c:2666

#83 0x00002ab13121a5fd in spi_vd_traverse_scopes (h=0x2ab1c8ce0f28, func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:331

#84 0x00002ab131361bf1 in pliAppHDL_DumpVar_process_mdef_scope (hScope=0x2ab1c8ce0f28, hSDscope=0x2ab1c8d02040, pCheckInfo=0x2ab133213640 <checkInfo.25335>, 

    pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3271

#85 0x00002ab1313620c6 in pliAppHDL_DumpVar_process_scope (hScope=0x2ab1c8ce0f28, pTravUserData=0x7ffffffeb2a0) at pliAppHDL.c:3446

#86 0x00002ab13121aca0 in spi_vcs_vd_traverse_top_scopes_vpi (func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:504

#87 0x00002ab13121b0a4 in spi_vd_traverse_top_scopes (func=0x2ab131361f32 <pliAppHDL_DumpVar_process_scope>, user_data=0x7ffffffeb2a0) at spi_vcs_vd_api.c:610

#88 0x00002ab131362485 in pliAppHDL_DumpVarScope_do_dump (fileObj=0x2ab2376cacc0, nLevel=0, hScope=0x0, pOption=0x7ffffffeb390) at pliAppHDL.c:3558

#89 0x00002ab131362fb2 in pliAppHDL_DumpVarScope (fileObj=0x2ab2376cacc0, nLevel=0, hScope=0x0, pOption=0x7ffffffeb390) at pliAppHDL.c:3784

#90 0x00002ab1313664f8 in pliAppHDL_DumpVar (fileObj=0x2ab2376cacc0, nLevel=0, handle=0x0, pOption=0x7ffffffeb390) at pliAppHDL.c:4987

#91 0x00002ab13130577e in pliEntry_fsdbDumpvars_by_opt (do_opt=0x7ffffffeb3d0) at fsdbDumpvars.c:843

#92 0x00002ab131305bb2 in sps_call_fsdbDumpvars_vd_main () at fsdbDumpvars.c:957

#93 0x00002ab131305c3d in sps_call_fsdbDumpvars () at fsdbDumpvars.c:995

#94 0x0000000000eab55e in novas_call_fsdbDumpvars () at vcs_init.c:935

#95 0x00002aadb7926f73 in Spli (ipl=0x2aadc71f4000, sp=0x2ab12cff9a10, ppcbl=0x2aabba7c7948) at Spli.c:270

#96 0x00002aab93382bf5 in U_VCSgd_soc_tb_dump_fsdb_3718 ()

   from /nfs/site/proj/adln/val_oth_disk002/pravinku/ADLN_WW32P5_UPF_IREF_TCSS/rpm_mixed_flows_with_traffic__model_chassis_tcss__SOC_PM_RST__IOM_ONLY_B2B_S5_S3_VCCANA_MBVR_EN_U42._debug_eng/rpm_mixed_flows_with_traffic_model_chassis_tcss+SOC_PM_RST+IOM_ONLY.simv.daidir/_25511_archive_1.so

#97 0x00002aab94307bf0 in T_VCSgd_soc_tb_dump_fsdb ()

   from /nfs/site/proj/adln/val_oth_disk002/pravinku/ADLN_WW32P5_UPF_IREF_TCSS/rpm_mixed_flows_with_traffic__model_chassis_tcss__SOC_PM_RST__IOM_ONLY_B2B_S5_S3_VCCANA_MBVR_EN_U42._debug_eng/rpm_mixed_flows_with_traffic_model_chassis_tcss+SOC_PM_RST+IOM_ONLY.simv.daidir/_25511_archive_1.so

#98 0x00002aab94254592 in R_VCSgd_soc_tb_16f1 ()

   from /nfs/site/proj/adln/val_oth_disk002/pravinku/ADLN_WW32P5_UPF_IREF_TCSS/rpm_mixed_flows_with_traffic__model_chassis_tcss__SOC_PM_RST__IOM_ONLY_B2B_S5_S3_VCCANA_MBVR_EN_U42._de---Type <return> to continue, or q <return> to quit---

bug_eng/rpm_mixed_flows_with_traffic_model_chassis_tcss+SOC_PM_RST+IOM_ONLY.simv.daidir/_25511_archive_1.so

#99 0x00002aab9437bcf6 in R_VCSgd_soc_tb_a35b ()

   from /nfs/site/proj/adln/val_oth_disk002/pravinku/ADLN_WW32P5_UPF_IREF_TCSS/rpm_mixed_flows_with_traffic__model_chassis_tcss__SOC_PM_RST__IOM_ONLY_B2B_S5_S3_VCCANA_MBVR_EN_U42._debug_eng/rpm_mixed_flows_with_traffic_model_chassis_tcss+SOC_PM_RST+IOM_ONLY.simv.daidir/_25511_archive_1.so

#100 0x00002aab9437addc in R_VCSgd_soc_tb_a35a ()

   from /nfs/site/proj/adln/val_oth_disk002/pravinku/ADLN_WW32P5_UPF_IREF_TCSS/rpm_mixed_flows_with_traffic__model_chassis_tcss__SOC_PM_RST__IOM_ONLY_B2B_S5_S3_VCCANA_MBVR_EN_U42._debug_eng/rpm_mixed_flows_with_traffic_model_chassis_tcss+SOC_PM_RST+IOM_ONLY.simv.daidir/_25511_archive_1.so

#101 0x00002aadb59c3edb in CauseAllTS32Lean (pq=0x2aadc1f72d98) at sched.c:4802

#102 0x00002aadb5a18fb4 in causeall (thId=0, restore=0) at sched.c:5217

#103 0x00002aadb5b9d779 in VCS_MAIN_2 () at vmain.c:16484

#104 0x00002aadb5ba53a8 in VCS_MAIN (argc_=609, argv_=0x13d2630) at vmain.c:19923

#105 0x0000000000734b88 in main ()",Verdi,Dumper,N/A,N/A
P10049895-134553,[ZWDG] block the zwd group file on waveutils,Bug,"Since the ZWD group for utility is not supported yet,

The zwdutils and waveutils should block it.

zwdutils already blocked, but waveutils didn't.",Verdi,FSDB,Utility,N/A
P10049895-134548,[PLI][VCS]Correct ridbDump improper assertion code,Bug,"====== Description Begin (by Felix) ======
 * Problem
 ** In the debug build, the assertion below is incorrect. We only need to take care of the Verilog scope.
 ** This assertion only happens in {color:#403294}debug build{color} library.

 
 * Solution
 ** Search key string 'spiVDIsHWScopeP' in pliAppVDTravRidb.c
 ** Merge the code from TD.VERDI to the productions.

 
 * Regression
 ** (no necessary)

 
 * Code ckin
 ** VERDI2020.12-SP2-4: *(not yet)(ckin:20211011~20211029)*

 

#0  0x00002aaabf74c387 in raise () from /lib64/[libc.so|https://urldefense.com/v3/__http:/libc.so__;!!A4F2R9G_pg!NRutjnA3wMXN1zNC5lDgS24hu2Hgw7XAkBGa8XyIzMkvDwbeEDmqgRQwzDW0owW5Zg$].6

#1  0x00002aaabf74da78 in abort () from /lib64/[libc.so|https://urldefense.com/v3/__http:/libc.so__;!!A4F2R9G_pg!NRutjnA3wMXN1zNC5lDgS24hu2Hgw7XAkBGa8XyIzMkvDwbeEDmqgRQwzDW0owW5Zg$].6

#2  0x00002aab08394671 in ndpAssert (pFile=0x2aab0862179c 'spi_vcs_vd.c', nLine=41, expr=0) at ndpLog.c:634

#3  0x00002aab080d28a1 in spi_vcs_vd_get_error (h=0x3170508) at spi_vcs_vd.c:41

#4  0x00002aab080d33e1 in spi_vd_get (prop=spiVDIsHWScopeP, h=0x3170508) at spi_vcs_vd_api.c:26

#5  0x00002aab0832489f in pliApp_vd_ridb_CreateScope (hScope=0x3170508, user_data=0x7fffffff6db0)

    at pliAppVDTravRidb.c:305

#6  0x00002aab08324e38 in pliApp_vd_ridbDump_trav_scope_chk (scopeHandle=0x3170508, user_data=0x7fffffff6db0)

    at pliAppVDTravRidb.c:406

#7  0x00002aab08327a2a in pliApp_vd_ridbDump_trav_top_scope_enter (scopeHandle=0x3170508, user_data=0x7fffffff6db0)

    at pliAppVDTravRidb.c:1105

#8  0x00002aab080e9ed2 in spi_vcs_vd_sc_traverse_top_modules (

    func=0x2aab08327967 <pliApp_vd_ridbDump_trav_top_scope_enter>, user_data=0x7fffffff6db0)

    at spi_vcs_vd_sc_scope.c:721

#9  0x00002aab080d4936 in spi_vcs_vd_traverse_top_modules_sc (

    func=0x2aab08327967 <pliApp_vd_ridbDump_trav_top_scope_enter>, user_data=0x7fffffff6db0) at spi_vcs_vd_api.c:624

#10 0x00002aab080d4a86 in spi_vd_traverse_top_scopes (func=0x2aab08327967 <pliApp_vd_ridbDump_trav_top_scope_enter>, 

    user_data=0x7fffffff6db0) at spi_vcs_vd_api.c:647

#11 0x00002aab083294a4 in pliApp_vd_ridbDump_traverse_and_create_top_modules () at pliAppVDTravRidb.c:1516

#12 0x00002aab083292ef in pliAppVD_ridbFullDump () at pliAppVDTravRidb.c:1481

#13 0x00002aab08329394 in pliAppVD_ridbDump () at pliAppVDTravRidb.c:1498

#14 0x00002aab0820bbda in sps_do_ridbDump_vd () at ridbDump.c:144

#15 0x00002aab0820c446 in sps_tcl_ridbDump_main_vd (argc=0, argv=0x2aaaef8e6fd0) at ridbDump.c:339

#16 0x00002aab0820c64d in sps_tcl_ridbDump (argc=0, argv=0x2aaaef8e6fd0) at ridbDump.c:376

#17 0x00002aaafbd20abb in novas_ucli_proc ()

 

====== Description End     (by Felix) ======",Verdi,Dumper,VCS,N/A
P10049895-134547,Missing document for waveutils in LCA Guide,Enhancement,"I checked the LCA guide in Verdi 2021.09 and found the waveutils only mentions extract and report. As I remember we should have more features available but seems they are missing to be documented. Please check with Yu-Ling to get the latest spec, and document all features in the LCA Guide.",Verdi,Documentation,N/A,N/A
P10049895-134546,PSS Doc support,Enhancement,"Support auto-generation of PSS documentation similar to Doxygen & VIP SVDoc.

This should be integrated into the GUI input tool or composer",Verdi,VCPS,N/A,N/A
P10049895-134545,Drag & Drop Graphical Input,Enhancement,"Ability to read an existing PSS file and allow user to 'drag & drop' actions to create new compound actions in a solution graph view. 

Allow user to easily add constraints on action variables.

Allow user to define scheduling statements (sequential, parallel, schedule)

Allow user to define control flow constructs (repeat, repeat-while, foreach, select, if-else, match)

Allow user to define construction statements (replicate)

Ability to run  vcps compile & solve steps from GUI to validate generated solution is as expected (e.g. view generated solutions)

Debug constraint issues

Generate PSS DSL file after user achieves the desired results.
",Verdi,VCPS,N/A,N/A
P10049895-134544,[zClock] Annotate TFI/TFO/Depth on RTL ,Enhancement,"Copied from e-mail

It would be great to have the TFI/TFO/depth info in the RTL view as well, at least for the signals that corelate. Printing that will be an even bigger challenge (perhaps you can print some small icon to show if the signal is correlated with ZeBu netlist and then the user can either click on the signal to see more info in a side property window or show it on hover, etc.).


 Melvyn",Verdi,Integration,ZeBu Integration,N/A
P10049895-134541,Enable Tool Tips in Waveform by default,Enhancement,"This JIRA ticket is to request that Tool Tips in Waveform be enabled by default.

!image-2021-09-23-09-39-24-586.png|width=597,height=377!

 

In most cases, the user wants to be able to see the tool tips on signal names when debugging. The option can be hard to find and it would be better if it is enabled by default.",Verdi,VC Static,Formal,N/A
P10049895-134540,Qcomm : LP_CC : in schematic dest is point to module when enable 'view nets',Bug," 

 

filing tracking Jira for LP_CC Verdi schematic dest issue

*From:* Yogananda Mesa <mesa@synopsys.com> *Sent:* 22 September 2021 10:32 *To:* Fangzhen Xiao <fangzhen@synopsys.com> *Cc:* Vijay Pasupuleti <vijaysp@synopsys.com>; Sandeep Jana <sjana@synopsys.com>; Jinnan Huang <jnhuang@synopsys.com>; Girish Marudwar <girishm@synopsys.com>; Vikram Malik <mvikram@synopsys.com>; Chandan Chittibhotla <chandanc@synopsys.com>; Bliss Guo <blissguo@synopsys.com> *Subject:* RE: Qcomm PG-pin schematic issues for waipio

 

Hi Fangzhen,

 

Before enable nets signal is under “pin” for Find Locator. When I enable nets it moved to under “instance” .

Please check bellow images .

 

 

 

Thanks

Yogi

CAE

 

*From:* Fangzhen Xiao *Sent:* Wednesday, September 22, 2021 8:53 AM *To:* Yogananda Mesa <mesa@synopsys.com> *Cc:* Vijay Pasupuleti <vijaysp@synopsys.com>; Sandeep Jana <sjana@synopsys.com>; Jinnan Huang <jnhuang@synopsys.com>; Girish Marudwar <girishm@synopsys.com>; Vikram Malik <mvikram@synopsys.com>; Chandan Chittibhotla <chandanc@synopsys.com>; Bliss Guo <blissguo@synopsys.com> *Subject:* RE: Qcomm PG-pin schematic issues for waipio

 

Hi Yogi,

Can you help to open the window of “Schematic -> Find Locator” . Then please check whether the dest locator’s name or type has been changed after adding net_names.

 

*Best Regards,*

*Fangzhen*

 

*From:* Yogananda Mesa <mesa@synopsys.com> *Sent:* 2021年9月21日 13:54 *To:* Fangzhen Xiao <fangzhen@synopsys.com> *Cc:* Vijay Pasupuleti <vijaysp@synopsys.com>; Sandeep Jana <sjana@synopsys.com>; Jinnan Huang <jnhuang@synopsys.com>; Girish Marudwar <girishm@synopsys.com>; Vikram Malik <mvikram@synopsys.com>; Chandan Chittibhotla <chandanc@synopsys.com> *Subject:* Qcomm PG-pin schematic issues for waipio

 

Hi Fangzhen,

 

I ran Waipio design with latest VCF and Verdi sandbox builds . when i open schematic that time src/dest pointing correctly. But when I add net_names then dest is pointing somewhere inside module .

Please check bellow images

 

 

!image-2021-09-23-17-52-20-069.png!

!image-2021-09-23-17-51-43-741.png!",Verdi,VC Formal,N/A,N/A
P10049895-134538,Create Cron job to evaluate convergence progess for Plato Hybrid flow,Enhancement,"For Plato Hybrid flow, since we are still in development stage, we wish to have a cron job that can run daily on some specific cases to monitor the convergence progress.

[Option/Env]
There are two ways to enable this new flow.
1. add vcs option -power=power_model
2. setenv SNPS_VCS_ENABLE_POWER_MODEL_HYBRID_FLOW 1

[Cases]
There are some Verdi/bt cases need to be monitored.
1. /u/chialih/summary/power/verdi_power
2. /u/chialih/summary/power/bt_power

The golden should be same as old flow.

[Branch]
We wish to monitor flow on TD/22.06/21.09

The expected report should include below information:
1. branch
2. number of cases
3. number of passed cases
4. number of failed cases",Verdi,BaseTech(BT),N/A,N/A
P10049895-134537,Crash at free (ndpiNoVmFree) with TSAN build,Bug,"It only fails with TSAN build.

Regression case:
ts.verify -M vcs_2012_cos6_64_fgpTSAN -l /SCRATCH/$USER/log -L  unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463.vgt

Testcase:  /remote/testcases/TC101/052021/3689401/fgp_crash/runme

Stack trace:

*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
in record_transaction_wrapper
*** Error in `/remote/vgrnd61/canyez/work/log/unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463/simv': double free or corruption (out): 0x00007b1000050dc0 ***
======= Backtrace: =========
/lib64/libc.so.6(+0x81299)[0x7fffe83ed299]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x3956d8)[0x7fffdc72d6d8]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x243c93)[0x7fffdc5dbc93]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x23d775)[0x7fffdc5d5775]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x23e869)[0x7fffdc5d6869]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x3a8d79)[0x7fffdc740d79]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x3ab07c)[0x7fffdc74307c]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x31219d)[0x7fffdc6aa19d]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x31280b)[0x7fffdc6aa80b]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x312abd)[0x7fffdc6aaabd]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x308e0f)[0x7fffdc6a0e0f]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x62b1c)[0x7fffdc3fab1c]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x62ca0)[0x7fffdc3faca0]
/remote/vtgimages/SAFE/linux64_VERDI2020.12_debug/release-structure/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so(+0x63393)[0x7fffdc3fb393]
/remote/vgvcsn6/VCS2020.12/NB/linux64_VCS2020.12_debug_Engineer_CLANG_TSAN/release-structure/vcs-mx/linux64/lib/libvcsnew.so(+0x19282f4)[0x7fffeb55d2f4]
/remote/vgvcsn6/VCS2020.12/NB/linux64_VCS2020.12_debug_Engineer_CLANG_TSAN/release-structure/vcs-mx/linux64/lib/libvcsnew.so(DoVpiSimEndCbs+0x5b)[0x7fffeb55d57b]
/remote/vgvcsn6/VCS2020.12/NB/linux64_VCS2020.12_debug_Engineer_CLANG_TSAN/release-structure/vcs-mx/linux64/lib/libvcsnew.so(doVpiSimEndCbs+0x22)[0x7ffff1ad6f12]
/remote/vgvcsn6/VCS2020.12/NB/linux64_VCS2020.12_debug_Engineer_CLANG_TSAN/release-structure/vcs-mx/linux64/lib/libvcsnew.so(DoFinish+0x664)[0x7fffeced8574]
/remote/vgvcsn6/VCS2020.12/NB/linux64_VCS2020.12_debug_Engineer_CLANG_TSAN/release-structure/vcs-mx/linux64/lib/libvcsnew.so(+0x32af1fa)[0x7fffecee41fa]
/remote/vgvcsn6/VCS2020.12/NB/linux64_VCS2020.12_debug_Engineer_CLANG_TSAN/release-structure/vcs-mx/linux64/lib/libvcsnew.so(VCS_MAIN+0x1c1f)[0x7fffecef0d5f]
/remote/vgrnd61/canyez/work/log/unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463/simv(main+0x57)[0x4b7317]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fffe838e555]
/remote/vgrnd61/canyez/work/log/unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463/simv[0x425b9a]
======= Memory map: ========
00400000-005a4000 r-xp 00000000 00:8c 90538090                           /remote/vgrnd61/canyez/work/log/unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463/simv
007a3000-007a4000 r-xp 001a3000 00:8c 90538090                           /remote/vgrnd61/canyez/work/log/unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463/simv
007a4000-007b0000 rwxp 001a4000 00:8c 90538090                           /remote/vgrnd61/canyez/work/log/unit_SV_DEBUG/Regr_vgt/debug_fsdb/P80000979-143463/simv
007b0000-01347000 rwxp 00000000 00:00 0                                  [heap]
8000000000-10000000000 ---p 00000000 00:00 0 
10000000000-fff7bf81000 rwxp 00000000 00:00 0 
fff7bf81000-fff7df80000 rwxp 00000000 00:00 0 
fff7df80000-fff8ef7d000 rwxp 00000000 00:00 0 
fff8ef7d000-fff90f8d000 rwxp 00000000 00:00 0 
fff90f8d000-fff92001000 rwxp 00000000 00:00 0 
fff92001000-fff93ffc000 rwxp 00000000 00:00 0 
fff93ffc000-fff94001000 rwxp 00000000 00:00 0 
fff94001000-fff94400000 rwxp 00000000 00:00 0 
fff94400000-fff94401000 rwxp 00000000 00:00 0 
fff94401000-fff95400000 rwxp 00000000 00:00 0 
fff95400000-fff98165000 rwxp 00000000 00:00 0 
fff98165000-fff98204000 rwxp 00000000 00:00 0 
fff98204000-fff9820d000 rwxp 00000000 00:00 0 
fff9820d000-fff982ac000 rwxp 00000000 00:00 0 
fff982ac000-fff982b5000 rwxp 00000000 00:00 0 
fff982b5000-fff98354000 rwxp 00000000 00:00 0 
fff98354000-fff9835d000 rwxp 00000000 00:00 0 
fff9835d000-fff983fc000 rwxp 00000000 00:00 0 
fff983fc000-fff9880d000 rwxp 00000000 00:00 0 
fff9880d000-fff98954000 rwxp 00000000 00:00 0 
fff98954000-fff9895d000 rwxp 00000000 00:00 0 
fff9895d000-fff989fc000 rwxp 00000000 00:00 0 
fff989fc000-fff99041000 rwxp 00000000 00:00 0 
fff99041000-fff990c0000 rwxp 00000000 00:00 0 
fff990c0000-fff99859000 rwxp 00000000 00:00 0 
fff99859000-fff99898000 rwxp 00000000 00:00 0 
fff99898000-fff99899000 rwxp 00000000 00:00 0 
fff99899000-fff99918000 rwxp 00000000 00:00 0 
fff99918000-fff9dca4000 rwxp 00000000 00:00 0 
fff9dca4000-fff9dcf8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9dcf8000-fff9e4f4000 rwxp 00000000 00:00 0 
fff9e4f4000-fff9e4f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9e4f8000-fff9e4fc000 rwxp 00000000 00:00 0 
fff9e4fc000-fff9e518000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9e518000-fff9ed14000 rwxp 00000000 00:00 0 
fff9ed14000-fff9ed18000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9ed18000-fff9ed1c000 rwxp 00000000 00:00 0 
fff9ed1c000-fff9ed9c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9ed9c000-fff9ee1c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9ee1c000-fff9ee9c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9ee9c000-fff9ef1c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9ef1c000-fff9ef9c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9ef9c000-fff9f01c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9f01c000-fff9f09c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9f09c000-fff9f0c0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9f0c0000-fff9f8bc000 rwxp 00000000 00:00 0 
fff9f8bc000-fff9f8dc000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9f8dc000-fff9f938000 rwxp 00000000 00:00 0 
fff9f938000-fff9f994000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fff9f994000-fffa0190000 rwxp 00000000 00:00 0 
fffa0190000-fffa0194000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0194000-fffa01a8000 rwxp 00000000 00:00 0 
fffa01a8000-fffa0228000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0228000-fffa02a8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa02a8000-fffa0328000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0328000-fffa03a8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa03a8000-fffa0428000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0428000-fffa04a8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa04a8000-fffa0528000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0528000-fffa05a8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa05a8000-fffa05ac000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa05ac000-fffa0da8000 rwxp 00000000 00:00 0 
fffa0da8000-fffa0dac000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0dac000-fffa0db0000 rwxp 00000000 00:00 0 
fffa0db0000-fffa0e30000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0e30000-fffa0eb0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0eb0000-fffa0f30000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0f30000-fffa0fb0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa0fb0000-fffa1030000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1030000-fffa10b0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa10b0000-fffa1130000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1130000-fffa11b0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa11b0000-fffa1230000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1230000-fffa12b0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa12b0000-fffa1330000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1330000-fffa13b0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa13b0000-fffa1430000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1430000-fffa14b0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa14b0000-fffa14bc000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa14bc000-fffa1cbc000 rwxp 00000000 00:00 0 
fffa1cbc000-fffa1ccc000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1ccc000-fffa1ce8000 rwxp 00000000 00:00 0 
fffa1ce8000-fffa1cf0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa1cf0000-fffa24f0000 rwxp 00000000 00:00 0 
fffa24f0000-fffa24f4000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa24f4000-fffa24f8000 rwxp 00000000 00:00 0 
fffa24f8000-fffa2578000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2578000-fffa25f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa25f8000-fffa2678000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2678000-fffa26f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa26f8000-fffa2778000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2778000-fffa27f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa27f8000-fffa2878000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2878000-fffa28f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa28f8000-fffa2978000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2978000-fffa29f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa29f8000-fffa2a78000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2a78000-fffa2af8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2af8000-fffa2b78000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2b78000-fffa2bf8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2bf8000-fffa2c78000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2c78000-fffa2cf8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2cf8000-fffa2d78000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2d78000-fffa2df8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2df8000-fffa2e78000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2e78000-fffa2ef8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2ef8000-fffa2f78000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2f78000-fffa2ff8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa2ff8000-fffa3078000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3078000-fffa30f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa30f8000-fffa3178000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3178000-fffa31f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa31f8000-fffa3278000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3278000-fffa32f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa32f8000-fffa3378000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3378000-fffa33f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa33f8000-fffa3478000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3478000-fffa34f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa34f8000-fffa3578000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3578000-fffa35f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa35f8000-fffa3678000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3678000-fffa36f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa36f8000-fffa3778000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3778000-fffa37f8000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa37f8000-fffa3854000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa3854000-fffa4054000 rwxp 00000000 00:00 0 
fffa4054000-fffa40d4000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa40d4000-fffa411c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa411c000-fffa4220000 rwxp 00000000 00:00 0 
fffa4220000-fffa42a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa42a0000-fffa4320000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4320000-fffa43a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa43a0000-fffa4420000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4420000-fffa44a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa44a0000-fffa4520000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4520000-fffa45a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa45a0000-fffa4620000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4620000-fffa46a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa46a0000-fffa4720000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4720000-fffa47a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa47a0000-fffa4820000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4820000-fffa48a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa48a0000-fffa4920000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4920000-fffa49a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa49a0000-fffa4a20000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4a20000-fffa4aa0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4aa0000-fffa4b20000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4b20000-fffa4ba0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4ba0000-fffa4c20000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4c20000-fffa4ca0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4ca0000-fffa4d20000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4d20000-fffa4da0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4da0000-fffa4e20000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4e20000-fffa4ea0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4ea0000-fffa4f20000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4f20000-fffa4fa0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa4fa0000-fffa5020000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5020000-fffa50a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa50a0000-fffa5120000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5120000-fffa51a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa51a0000-fffa5220000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5220000-fffa52a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa52a0000-fffa5320000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5320000-fffa53a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa53a0000-fffa5420000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5420000-fffa54a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa54a0000-fffa5520000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5520000-fffa55a0000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa55a0000-fffa55f4000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa55f4000-fffa5df4000 rwxp 00000000 00:00 0 
fffa5df4000-fffa5e74000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5e74000-fffa5e94000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5e94000-fffa5eec000 rwxp 00000000 00:00 0 
fffa5eec000-fffa5f6c000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
fffa5f6c000-fffa5fec000 r-xp 00000000 08:07 135100180                    /tmp/106023750.1.q/tsan.rodata.227736 (deleted)
Program received signal SIGABRT, Aborted.
0x00007fffe83a2387 in raise () from /lib64/libc.so.6
(gdb) bt
#0  0x00007fffe83a2387 in raise () from /lib64/libc.so.6
#1  0x00007fffe83a3a78 in abort () from /lib64/libc.so.6
#2  0x00007fffe83e4ed7 in __libc_message () from /lib64/libc.so.6
#3  0x00007fffe83ed299 in _int_free () from /lib64/libc.so.6
#4  0x00007fffdc72d6d8 in ndpiNoVmFree (ptr=0x7b1000050dc0) at ndpVm.c:207
#5  0x00007fffdc5dbc93 in pliAppEvent_free_callstack (pEventCS=0x1325540, nCSArrSize=2) at pliAppEvent.c:3668
#6  0x00007fffdc5d5775 in pliAppEvent_fsdb_event_begin_default (stream=0x7fffe60ef028, fsdb_id=0, event_type=FSDB_EVENT_TYPE_TRANSACTION, pEventCS=0x1325540, nCSArrSize=2, pTime=0x0) at pliAppEvent.c:1048
#7  0x00007fffdc5d6869 in pliAppEvent_decode_event_begin (data=0x7fffd8138099 '') at pliAppEvent.c:1443
#8  0x00007fffdc740d79 in ndpBIMT_DoDecode_Block (pBlock=0x1290460) at ndpBIMT.c:402
#9  0x00007fffdc74307c in ndpBIMT_Join () at ndpBIMT.c:1152
#10 0x00007fffdc6aa19d in pliAppSection_parallel_join () at pliAppSection.c:103
#11 0x00007fffdc6aa80b in pliAppSectionBegin (type=PLIAPP_SECTLV_JOIN) at pliAppSection.c:288
#12 0x00007fffdc6aaabd in pliAppRootSectionBegin (eKind=DUMP_CMD_misc_EndSim) at pliAppSection.c:390
#13 0x00007fffdc6a0e0f in pliAppEndOfSimCBFunc (client_data=0x7fffffff7920, user_data=0x0) at pliAppInit.c:238
#14 0x00007fffdc3fab1c in spi_vcs_ds_cb_do_misc (client=0x7fffffff7920) at spi_vcs_cb.c:89
#15 0x00007fffdc3faca0 in spi_vcs_cb_receive_misc_finish (sim_hdl_type=simHandleVpi) at spi_vcs_cb.c:145
#16 0x00007fffdc3fb393 in spi_vcs_cb_receive_vpi_end_of_sim (cb=0x7fffffff79b0) at spi_vcs_cb.c:285
#17 0x00007fffeb55d2f4 in vpiActionCallback (pcb=0x7fffdf5bc1c0) at vpiutil.cc:925
#18 0x00007fffeb55d57b in DoVpiSimEndCbs () at vpiutil.cc:988
#19 0x00007ffff1ad6f12 in doVpiSimEndCbs () at vpi.c:690
#20 0x00007fffeced8574 in DoFinish (e=0) at vmain.c:19193
#21 0x00007fffecee41fa in VCS_MAIN_2 () at vmain.c:18061
#22 0x00007fffecef0d5f in VCS_MAIN (argc_=1, argv_=0x7b0400000280) at vmain.c:21724
#23 0x00000000004b7317 in main (argc=<optimized out>, argv=<optimized out>) at objs/amcQw_u1_c.c:15
(gdb)
",Verdi,Dumper,VCS,N/A
P10049895-134532,[HDBTS] Support Preload Setting in Vtop Format,Enhancement,"h3. Overview

In 2.0, a vtop file can be used as preload setting file for better usability. We need to support this as well.

The vtop file follows the simple format:
{code:java}
module=scope
{code}

However, this makes parsing ambiguous when the module or scope path name is escaped name. Therefore, we define PEG in the order of normal identifier => verilog escaped => vhdl escaped.

h3. References

https://sp-vg/sites/verditech/_layouts/15/WopiFrame.aspx?sourcedoc=/sites/verditech/Shared%20Documents/Application%20Notes/word_source/design_virtualTop.doc&action=default&DefaultItemOpen=1",Verdi,nTrace,N/A,N/A
P10049895-134531,[RDA] show error message if load MA report cannot checkout license,Bug,"Hi Prasad,

autorca will run MA/TBRCA batch mode nightly, user can’t see GUI then.

Please popup error message in “load report” part of MA/TBRCA,

I think it should be no report to load (because batch mode fail),

so, please check license (by Ilven’s API) before getting report file, then Ilven’s API can show error message.

thanks

 

*From:* Prasad Chelur Thirumalaiah Siddeshwara <[prasadtc@synopsys.com|mailto:prasadtc@synopsys.com]> 
 *Sent:* Thursday, September 23, 2021 12:52 PM
 *To:* Flody Kao <[flodykao@synopsys.com|mailto:flodykao@synopsys.com]>; Ryan Lai <[yungan@synopsys.com|mailto:yungan@synopsys.com]>; Sherwin Lai <[sherwinl@synopsys.com|mailto:sherwinl@synopsys.com]>; Sam Jiang <[jhjiang@synopsys.com|mailto:jhjiang@synopsys.com]>; Nellaturu Dillibabu <[dillib@synopsys.com|mailto:dillib@synopsys.com]>
 *Cc:* Jaw Lee <[jawlee@synopsys.com|mailto:jawlee@synopsys.com]>; Nasser Lin <[nasserl@synopsys.com|mailto:nasserl@synopsys.com]>; YuHao Chang <[yhchang@synopsys.com|mailto:yhchang@synopsys.com]>
 *Subject:* RE: [2020.12-SP2-3][RDA][ liense check] please send the RD testing confirmation by this Friday

 

Hi Flody,

 

On the below issue
 # it will be better to popup error message if tbAutoRCARun cannot checkout license.

=> minor issue, need MA team to check

 

You expect the TCL command to return success/failure with error message and RDA can show in the GUI? If yes please create Jira and we can plan to support

 

Thanks

Prasad

========================================================

reproduce issue:



start RD license server:

1. login odcphy-vg-1304
2. /remote/sweifs/SCL/clp2/releases/SCL/LATEST_SCL/SCL/linux64/bin/lmgrd -c /remote/vgverdinsys1/flodykao/sandbox/case_rca_userdefine_new/odcphy-vg-1304.dat

 

reproduce issue:

1. setenv SNPSLMD_LICENSE_FILE 27020@@odcphy-vg-1304

2. [show MA report...]

 

close RD license server:

1. login odcphy-vg-1304

2. /remote/sweifs/SCL/clp2/releases/SCL/LATEST_SCL/SCL/linux64/bin/lmdown -c /remote/vgverdinsys1/flodykao/sandbox/case_rca_userdefine_new/odcphy-vg-1304.dat

 

 ",Verdi,RDA,General,N/A
P10049895-134529,BRCM/CCX:Plan Reload after modifying HVP ,Enhancement," 

Currently If we have a verdi planner window open and make modifications in the HVP file ., the changes arent seen in the verdi planner window unless we open the plan again.  

 

User wants a reload option which will automatically reload the new plan once the HVP changes are made instead of manually opening the new plan ",Verdi,Coverage Debug,Planner,N/A
P10049895-134528,[3-TIER-BOF][RDA] autorca can't work with -licdebug/-licOrder,Bug,"autorca can't work with -licdebug/-licOrder
    Please refer to 53.gif
    Test case: /u/stars/testcases/3829445/qatest/dutrca
    1. % setenv VERDI_LIC_ORDER 2109_ONLY
    2. % source sourceMe
    3. % setenv SNPSLMD_LICENSE_FILE 27000@odcphy-vg-1305
    4. % autorca -load_trace_report tracediff_report.xml -licOrder 2109_ONLY
         ==> autorca: error: unrecognized arguments: -licOrder 2109_ONLY
             P.S. -licdebug also can't work
                  Please help to check if we need to support autorca with -licdebug/-licOrder. ",Verdi,License,N/A,N/A
P10049895-134527,GUI is randomly opening in Checkpoint/Restart flow ,Bug,"GUI is randomly opening in Checkpoint/Restart flow after exiting the shell. Please check

Run command : vc_static_shell -f checkpoint.tcl

",Verdi,VC Static,Common,N/A
P10049895-134526,[QACG] pop up unexpected warning when save selected exclusions by metrics,Bug,"[Description]

pop up unexpected warning when save selected exclusions by metrics

[Is it a bug in new feature or a long-term issue or a side-effect]

bug in new feature

[Version]

/remote/vtgimages/SAFE/amd64_TD.VERDI/release-structure/verdi

[Testcase]

~stars/testcases/3889079/

[Reproduce]

1. % setenv SNPS_ENABLE_SAVING_OF_REVIEW_OBJECTS_ENV_VERDI 1

2. % verdi -cov -covdir simv.vdb -elfile v1_inst.0.el &

3. Go to Exclusion Manager and select the scope 'test_jukebox.jb1'

4. Click RMB>Save Exclusions for Selected Objects and click save elfile and set metrics to Tgl and save to a new file named 'save_tgl.el'

5. Click RMB>Save Exclusions for Selected Objects and click save elfile and set metrics to FSM and save to another new file named 'save_fsm.el'

  !image-2021-09-23-13-01-36-569.png!

!image-2021-09-23-13-01-51-812.png!

in this step, Metric filter in the saving dialog is set as Fsm and the file name 'save_fsm.el' to be saved is a new file, not sure why it says the Metrics in file is Tgl",Verdi,Coverage Debug,Coverage,Exclusion
P10049895-134525,[QACG] the Open button in pop up dialog is incorrectly disabled,Bug,"[Description]

the Open button in pop up dialog is incorrectly disabled

[Is it a bug in new feature or a long-term issue or a side-effect]

side-effect

[Version]

/remote/vtgimages/SAFE/amd64_TD.VERDI/release-structure/verdi

[Testcase]

~stars/testcases/3889061/

[Reproduce]

1. % verdi -cov -covdir simv.vdb &

2. Click Plan Menu>Open Plan and select 'HVP_Example.hvp'

!image-2021-09-23-11-44-45-591.png!

or Click Exclusion Menu>Load exclusions from file and select 'exclusion.el'

!image-2021-09-23-11-44-56-202.png!

 ",Verdi,Coverage Debug,Coverage,GUI framework
P10049895-134524,[VC Apps][Waveform][Document] Document update for npi waveform model,Enhancement,"Document update for npi waveform model(TCL).

Some code has encode problem.(ASCII, BIG5 UTF-8....etc)

 

Document link:

[https://spdocs.synopsys.com/dow_retrieve/latest/home_public/verdi.html]",Verdi,VIA,N/A,N/A
P10049895-134521,[NPI][Lang] Specify scope to HDB APIs to avoid using global array,Enhancement,"If scope are not specified, HDB API acts with internal global array which can be written by any APs. To avoid getting unexpected results, NPI should specify scope number and scope array when calling HDB APIs.

 

TODO:

1. Add assertion to dhdb_wrapper to check scope array

2. Specify scope to HDB APIs

3. Remove hdbSetHDBScope from NPI source codes",Verdi,VIA,N/A,N/A
P10049895-134520,repeat not shown in root action,Bug,"for root action scenario_a in the example, the repeat is always unrolled

example test:
/remote/vgvipsource1/bldelay/jira/verdi_repeat

to run:
gmake gen_pss
gmake verdi_pss_debug",Verdi,VCPS,N/A,N/A
P10049895-134519,QUALCOMM: Provide link to generated mapped code from solution graph,Enhancement,User will be able to generated code from action,Verdi,VCPS,N/A,N/A
P10049895-134518, zSimzilla with zxf can't exclude zceiClockPort scope,Bug,"When I used zSimzilla –zxf (ZWD_PLUS), it seems the zceiClockPort instance name is always kept, but signals are removed.

 

 

!image-2021-05-17-21-13-15-534.png|width=859,height=195!",Verdi,FSDB,Reader/writer,N/A
P10049895-134514,[NPI] str_T type casting for vbt_string_t in dbt_dlog will hit unexpected result in 32-bit machine,Bug,"Found by regression built by P10049895-133813

This kind of type casting will hit different string values to print or crash.

 

[Command to reproduce]

ts.verify -M verdi_td_cos7_32_default -product verdi -l /SCRATCH/$USER/log -d unit_VERDI/unittest/NPI/DUTIL/CAPI/L0/multiple_init_end/example.vgt

 

ts.verify -M verdi_2109_cos7_32_default -product verdi -l /SCRATCH/$USER/log -d unit_VERDI/unittest/NPI/DUTIL/CAPI/L0/multiple_init_end/example.vgt

 

ts.verify -M verdi_2012_cos7_32_default -product verdi -l /SCRATCH/$USER/log -d unit_VERDI/unittest/NPI/DUTIL/CAPI/L0/multiple_init_end/example.vgt",Verdi,VIA,VIA-Apps,N/A
P10049895-134512,Possible Duplicated Sorting in FastGate Expanding Tree,Bug,"h3. Overview

It seems that Qt has internal sorting when expanding each level, so maybe the 'sorting by column' in the end is unnecessary.",Verdi,nTrace,N/A,N/A
P10049895-134509,FSDB Gate enhancement for long fanin issue,Enhancement,"From P80000979-147026 Nvidia: Verdi: ffr API runs slower on FSDB_GATE enabled fsdb

A new idea to deal with long fan in fsdb gate issue.

For example, a->b->c->d->e->.....g

Read a ==> mark b as a primary, so that when reading b, don't need to read the  network again.

 ",Verdi,FSDB,N/A,N/A
P10049895-134508,Mixed-Signal feature 'MVDS' to be renamed to 'RTVS',Enhancement,"Older “MVDS-Debug” license key existed on Verdi2109, but we will rename it as “*RTVS-Debug*” after *Verdi2109-1* release.

 

 ",Verdi,License,N/A,N/A
P10049895-134507,Support of Session information in NPI,Enhancement,"Enhancement request for NPI to support session information. 

Need API similar to ffr 
 # Number of session
 # Session list
 # Limit session to load",Verdi,VIA,FSDB Model,N/A
P10049895-134506,API to tell whether any symbol lib by novasLib/novasLibPath is successfully imported,Enhancement,"MediaTek requests crdb to abort when invalid -novasLibPaths/-novasLibs or NOVAS_LIBPATHS/NOVAS_LIBS.

This Jira is for symlib parse team to provide an API to tell whether a specified symbol lib is successful or all fail.

== symlib parser team

only can support one bool value indicating whether there's any symbol libraries be imported successfully.

The ETA can be end of Oct. for above support.

 The API can support both env. and option both.",Verdi,nSchema,N/A,N/A
P10049895-134505,many warnings when dumping action fsdb without -demo_mode,Bug,"If '-demo_mode' is not applied to vcps, there will be many warnings at action fsdb dumping stage.

Please help comment whether this is the expected result or a bug.

Thanks.

 

case:  /u/stars/testcases/3887802

steps:

1. vcps -compile -solve -map -root_action root powerDown.pss -config c_config.xml -run

         => many warnings ( warn.png)

2 vcps -compile -solve -map -root_action root powerDown.pss -config c_config.xml -run {color:#FF0000}-demo_mode{color}

    => no ffw warning ",Verdi,VCPS,N/A,N/A
P10049895-134498,Verdi source view needs marco expansion lines highlight support,Enhancement,"I am working in color transfer from coverage to verdi debug and find that verdi source view don't support expansion lines highlight like macros.
 
For example, in coverage source view, the macro 'set_default_1' expansion lines are highlighted. 
!image-2021-09-22-11-35-03-956.png|width=347,height=148!

In verdi source view, the macro lines can't be highlighted.

!image-2021-09-22-11-35-59-463.png|width=339,height=146!",Verdi,nTrace,N/A,N/A
P10049895-134496,Add FOSS to Verdi Python package ,Enhancement,Create the FOSS document for Verdi Python package,Verdi,RDA,N/A,N/A
P10049895-134495,Crash during Verdi FuSa bringing up,Bug,"{color:#000000}Hi Vin,{color}

{color:#000000} {color}

{color:#000000}We are seeing below crash when we are trying to invoke Verdi FuSa for a Qcomm setup:{color}

{color:#000000} {color}

{color:#000000} {color}

{color:#000000}Internal error at symtblacc.c, line 11574.{color}

{color:#000000}zme_DumpStackTrace: Setting up stack trace dumper{color}

{color:#000000} {color}

{color:#000000} {color}

{color:#000000}--- Stack trace follows:{color}

{color:#000000}dumpStackByGdb, tmpDir = /tmp{color}

{color:#000000}Calling system(/pkg/qct/software/synopsys/zoix/2020.03-SP2-4/vcs-mx/suse64/bin/cbug-gdb-64/bin/gdb -n --batch -x /tmp/.stack_annotator_gdb_cmd_file_7lmJmw /pkg/qct/software/synopsys/zoix/2020.03-SP2-4/bin/linux64/fdbutil 23874 < /dev/null &> /tmp/.stack_annotator_gdb_output_file_R7LyfH){color}

{color:#000000}execute: /bin/cat /tmp/.stack_annotator_gdb_output_file_R7LyfHCalling system(/bin/cat /tmp/.stack_annotator_gdb_output_file_R7LyfH){color}

{color:#000000}[Thread debugging using libthread_db enabled] Using host libthread_db library '/lib64/libthread_db.so.1'.{color}

{color:#000000}0x00002b14c914924a in waitpid () from /lib64/libc.so.6{color}

{color:#000000}#0  0x00002b14c914924a in waitpid () from /lib64/libc.so.6{color}

{color:#000000}#1  0x00002b14c90ce07b in do_system () from /lib64/libc.so.6{color}

{color:#000000}#2  0x00002b14caef76fb in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313e639d2928478c79b3f673f99203bcf8be64600612100082236bffb2007f1e0ef9 () from /pkg/qct/software/synopsys/zoix/2020.03-SP2-4/vcs-mx/linux64/lib/liberrorinf.so{color}

{color:#000000}#3  0x00002b14caef7d11 in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313e81c34e9ac4c8988ef4a6e067b3aa9271e9f15440f9e8f69ebc77e2fd65860faa () from /pkg/qct/software/synopsys/zoix/2020.03-SP2-4/vcs-mx/linux64/lib/liberrorinf.so{color}

{color:#000000}#4  0x00002b14caef929a in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313efba706aab251478fa49e66610e453774633a6c152e7ef778f2202cda681f3d4e () from /pkg/qct/software/synopsys/zoix/2020.03-SP2-4/vcs-mx/linux64/lib/liberrorinf.so{color}

{color:#000000}#5  0x00002b14caef1ae2 in SNPSle_d35ca1ff70d465c2b9b1a72eee90a50630165806651fae96eee2bdb18305df1f () from /pkg/qct/software/synopsys/zoix/2020.03-SP2-4/vcs-mx/linux64/lib/liberrorinf.so{color}

{color:#000000}#6  0x00000000006e4256 in zme_DumpStackTrace(int) (){color}

{color:#000000}#7  0x00000000006e2cc5 in zme_Assert (){color}

{color:#000000}#8  0x0000000000686e82 in sym_get(int, t_sym_mask*) (){color}

{color:#000000}#9  0x0000000000689112 in sym_get(int, t_sym_mask*) (){color}

{color:#000000}#10 0x000000000069dbf3 in sym_PackedStructUnflattenName(char const*) (){color}

{color:#000000}#11 0x00000000006b54b4 in zpi_GetVarPath(int, int, bool) (){color}

{color:#000000}#12 0x000000000064f810 in fc_GetStuckFaultOrigin(FIDNUM_UNION_T*, bool) (){color}

{color:#000000}#13 0x000000000064fa52 in c_fc_origin::ToString(bool) (){color}

{color:#000000}#14 0x0000000000664c0f in c_fc_fdef2fdb_creator::ZoixNonTransient2fdbSfo(c_fc_origin&) (){color}

{color:#000000}#15 0x0000000000664eef in c_fc_fdef2fdb_creator::ZoixNonTransient2fdbSfo(c_fc_origins&) (){color}

{color:#000000}#16 0x0000000000665f04 in c_fc_fdef2fdb_creator::ZoixFault2fdbFaultDef(void*) (){color}

{color:#000000}#17 0x0000000000666071 in c_fc_fdef2fdb_creator::CreateFaultDefinitions(fdbApi_20180831::Database&, fdbApi_20180831::FaultCampaign&) (){color}

{color:#000000}#18 0x0000000000667f3c in c_fc_fdef2fdb_creator::CreateFaultCampaign(fdbApi_20180831::Database&, std::string const&, std::string const&, bool) (){color}

{color:#000000}#19 0x000000000063b8db in fc_CreateFaultList_FDB(std::string const&, std::string const&, std::string const&, std::string const&, std::string const&, bool, bool, bool, bool) (){color}

{color:#000000}#20 0x00000000005cac88 in main (){color}

{color:#000000} {color}

{color:#000000}Process VmPeak: 320200 kb, VmSize: 320196 kb System Free Memory: 365397696 kb, System Free Swap: 592898024 kb {color}

{color:#000000} {color}

{color:#000000}Version used: 2020.03-SP2-4{color}

{color:#000000} {color}

{color:#000000}Please let me know if this is a setup related issue.{color}

{color:#000000} {color}

{color:#000000}Thanks and Regards {color}

{color:#000000}Satyapriya Dey{color}",Verdi,Integration,FuSa Integration,N/A
P10049895-134494,Preferences for AMS Debug not documented,Bug,"The Preference options of AMS Debug highlighted in ams.png are not documented in verdi.pdf.
The picture in verdi.pdf is out of date.

Please update the documentation accordingly.",Verdi,Documentation,N/A,N/A
P10049895-134493,User-defined Radix for Fixed-point Number,Enhancement,"In DVE, there is an option to set radix as user defined type.
Select Signal in wave window-> Set Radix -> User-Defined -> Edit/Hex2Float_BigEndian/Hex2Float_LittleEndian

But the same feature missing in Verdi. User requesting for an enhancement to have this feature.
This is needed for customer as it helps setting radix for Fixed-point number.",Verdi,nWave,N/A,N/A
P10049895-134492,Crash with -mod on hvp plan,Bug,"I am using below command and got the crash in attached image (Error.PNG). Please find the full Stack trace in Stack_trace.text.

*verdi -cov -plan test.hvp -mod filter.hvpmod*

Please find test.hvp and filter.hvpmod in attachments.

 

 

Please find below steps I followed:

module load verdi ( VERDI_HOME: /global/apps/verdi_2021.09)

verdi -cov -plan test.hvp >> I could successfully open plan on verdi

verdi -cov -plan test.hvp -mod filter.hvpmod >> observed the crash

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-134489,General Release zwdutils,Enhancement,"Hi Steven,

 

As we discuss last week, please help to remove the '-lca' control from zwdutils and we need formal document (see attached) of it too.

 

Thanks

Archie",Verdi,Integration,ZeBu Integration,N/A
P10049895-134488,RTM: non_R2R: Assert_kdb_sysCnlAssert,Bug,"Hi,

RTM2 Probe catch a non_R2R issue on branch TD, here is details: 

test name : sk_scanopt20.pv
fail type : non_R2R
test log  : /remote/vgrtmlogs5/RTM2/user_probe/TD/rtm-digan-20210920-04.21.10.050583/r001.0144/failure.log

OptionReductions:
-----------------
   -nocm : [FAILED|https://peweb//remote/vgrtmlogs5/RTM2/user_probe/TD/rtm-digan-20210920-04.21.10.050583/r001.0144/option_reductions/run-with-nocm.log]
   -nohsopt : [FAILED|https://peweb//remote/vgrtmlogs5/RTM2/user_probe/TD/rtm-digan-20210920-04.21.10.050583/r001.0144/option_reductions/run-with-nohsopt.log]
   -nokdb : [SUCCESS|https://peweb//remote/vgrtmlogs5/RTM2/user_probe/TD/rtm-digan-20210920-04.21.10.050583/r001.0144/option_reductions/run-with-nokdb.log]
   -nonlp : [SUCCESS|https://peweb//remote/vgrtmlogs5/RTM2/user_probe/TD/rtm-digan-20210920-04.21.10.050583/r001.0144/option_reductions/run-with-nonlp.log]

run with ignorable options:  run.csh -nocm -nohsopt

Stacktrace:
-----------------
{noformat}
#0  0x00002aaaac0b746c in waitpid () from /usr/lib64/libc.so.6
#1  0x00002aaaac034f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00002aaaaab4c341 in system () from /remote/vgvcs/N1/TD/NB/linux64_TD_Engineer.0/OBJ/bin-linux64/../../lib/libpreload.so
#3  0x000000000b0c20c5 in tracker::StackAnnotator::getGdbOutput(char const*, char const*, char const*, char const*) ()
#4  0x000000000b0c26e9 in tracker::StackAnnotator::dumpStackByGdb(char const*, char const*, bool) ()
#5  0x000000000b0c3d52 in tracker::StackAnnotator::dumpProcessStack(unsigned int, char const*, char const*, bool) ()
#6  0x000000000b0b3733 in dumpStackTraceInternal.part.0 ()
#7  0x000000000a97dd49 in internalError(char const*, char const*, int, IEWhatNext) ()
#8  0x000000000a97de2a in internalError_wrap(char const*, char const*, int, IEWhatNext) ()
#9  0x000000000906be5b in KdbBuilder::checkElabcomCrashTag(char const*) ()
#10 0x0000000003b0bfd2 in checkElabcomSummary() ()
#11 0x0000000003b29aae in kdbWaitElabcom(int) ()
#12 0x00000000099e62ed in VCS_EXIT ()
#13 0x00000000028792c2 in main ()

{noformat}

Instructions to reproduce and debug:

# copy the test to your local path, for example : cp -r /remote/vgrtmlogs5/RTM2/user_probe/TD/rtm-digan-20210920-04.21.10.050583/r001.0144 ~/
# cd to your local path , like: cd ~/r001.0144
# run script to reproduce on culprit changelist, ex: ./probes/run_xxx.csh, or you can just check the probe run log on any change, like vi ./probes/run_xxx_failed.log
# to debug on your local build, just run ./run.csh after you set VCS_HOME to your local build

BR

RTM2 team

",Verdi,Compiler,elaboration,N/A
P10049895-134487,[INTEL-GTCHE-GT] - simv -gui -i behaves differently than simv -ucli -i,Bug,"The user has a file with forces in it that he passes to simv with the -i command.  If during execution of the do file, it encounters an error on a non-existent signal (on a force command), un ucli mode he gets an error saying signal not found and then it stops the execution of the do file.
If he does the same operation with -gui, verdi comes up and executes the do file, it prints an error BUT runs the rest of the do-file, unlike it didi in ucli batch mode,

The above described behavior holds true for 2019.06, 2020.12, and 2109 versions.  If the user sets VERDI_NEW_UNIFIED_TCL in 2019.06, the do-file stops when the error occurs and it doesn't continue the rest of the do-file.  BUT, no error is printed.  With VERDI_NEW_UNIFIED_TCL  set  in 2020.12, and 2021.09, you get the error but Verdi runs the remainder of the do-file.

The user expects Verdi interactive to work like simv -ucli, where the -i dofile errors out on an error, prints the error message, and aborts the dofile

example do-file:  force.do
this force should cause ucli error
force {top.idontexist} 1'b0
force {top.a} 1'b1
echo 'Forces were applied'

% cat test.sv
module top;

logic a,b,c;
always_comb c = a | b;

initial begin : testbench
#1;
a=0; b=0;
for (byte i=0; i<10; i++) begin
a = $urandom_range(1,0);
b = $urandom_range(1,0);
#1;
end
end
endmodule

%vcs -sverilog test.v -debug_access+all -kdb
% ./simv -ucli -i force.do
% ./simv -gui=verdi -i force.do",Verdi,Interactive Debug,N/A,N/A
P10049895-134486,"[DUTRDA] multiple debug entries on rcaReport for 1 fault, trace paths stop",Bug,"Please refer to dutrca127.png. Only one fault is injected but there are three RC on rcaReport. Path on TFV is not automatically expanded to the injected fault. After mismatch icon is DC, injected fault can be seen.

 

case:
     ~stars/testcases/3884319/
 steps:
     1. % module load dw
     2. % ./run_127.csh
     3. % cd runrca_eth_test/
     4. % autorca -cfg run.yaml | tee run_rca.log
     5. % autorca -load_trace_report tracediff_report.xml",Verdi,RDA,N/A,N/A
P10049895-134485,VCPS-INTEL-GPU: Solution Graph: Annotate branching conditions on a node to node arc,Enhancement,"PSS activities can be modeled with conditional statements, e.g. if .. else. The if-else structure could be complex, nested etc to cause multiple branches or sub-branches that may be processed to select an outcome i.e. a sub-action traversal.

Upon viewing the solution graph from a PSS model, it would be good to know what conditional or match branching were activated to cause the arc or graph path to be taken.

This information can be annotated on the arc line, just like we do show for flow objects today.

 
{code:java}
activity {
  if(IN_xfer_st.MODE == FULL_CTRL) {
    match(IN_xfer_item_buf.FMT) {
      [FMT0]: { do fmt0_act with {IN_xfer_item_buf.FMT == FMT0;};}
      [FMT1]:{ do fmt1_act; }
      [FMT2]:{ do fmt2_act; }
    }
  } else if(IN_xfer_st.MODE == REACTIVE) {
    repeat(reactive_iter_max) { 
      do xfer_reactive_prod_act;
      do xfer_reactive_cons_act;
    }
  } else if (IN_xfer_st.MODE == KNOB_ONLY) {
    do xfer_config_knob_prod_act;
    do xfer_knobonly_act; 
  } else {   do idle_xfer_act; }
} // activity
{code}
  ",Verdi,VCPS,N/A,N/A
P10049895-134484,Customize view settings and filter is not available for FPV task properties table in FTA,Bug,"In FTA - 

the Customize view settings and filter  only work on FTA Targets - 

!image-2021-09-17-11-11-07-504.png!

when switching tab to FPV Task properties they dont work

!image-2021-09-17-11-11-48-514.png!

as you can see these are blocked.

 ",Verdi,VC Static,Formal,N/A
P10049895-134483,Apple: Crash in abstract generation on IB*/Graphics,Bug,"Below are the offline details on crash - 

 

 

 

*From:* Sanjeev Bansal 
 *Sent:* Wednesday, August 25, 2021 6:52 PM
 *To:* Deepak Verma <dverma@synopsys.com>; Pronay Biswas (pronay@synopsys.com) <pronay@synopsys.com>; Mahantesh D Narwade <narwade@synopsys.com>; Vijaya Varkey <vvarkey@synopsys.com>
 *Cc:* Paras Mal Jain (paras@synopsys.com) <paras@synopsys.com>; Deepak Ahuja <ahuja@synopsys.com>; Ankush Bagotra <ankushb@synopsys.com>; Sean O'Donohue <seano@synopsys.com>
 *Subject:* RE: URGENT(NEED IMMEDIATE ATTENTION): crash in create_cdc_abstract for IB*/graphics

 

Run #2 below crashed too.

 

*From:* Sanjeev Bansal 
 *Sent:* Wednesday, August 25, 2021 6:28 PM
 *To:* Deepak Verma <[dverma@synopsys.com|mailto:dverma@synopsys.com]>; Pronay Biswas ([pronay@synopsys.com|mailto:pronay@synopsys.com]) <[pronay@synopsys.com|mailto:pronay@synopsys.com]>; Mahantesh D Narwade <[narwade@synopsys.com|mailto:narwade@synopsys.com]>; Vijaya Varkey <[vvarkey@synopsys.com|mailto:vvarkey@synopsys.com]>
 *Cc:* Paras Mal Jain ([paras@synopsys.com|mailto:paras@synopsys.com]) <[paras@synopsys.com|mailto:paras@synopsys.com]>; Deepak Ahuja <[ahuja@synopsys.com|mailto:ahuja@synopsys.com]>; Ankush Bagotra <[ankushb@synopsys.com|mailto:ankushb@synopsys.com]>; Sean O'Donohue <[seano@synopsys.com|mailto:seano@synopsys.com]>
 *Subject:* URGENT(NEED IMMEDIATE ATTENTION): crash in create_cdc_abstract for IB*/graphics

 

Hi Pronay, Deepak, Mahantesh, Vijaya,

 

Apple has a abstract delivery on this moduel today so please treat this as SUPER-URGENT.

 

Crash is reported using 0605 and 0820 builds on SP1 branch while doing create_cdc_abstract_model and unfortunately there is no stack trace coming –

 

I tried “disable_cmd current_design” and removing -gen_report but nothing is helping -

    

    puts 'Creating Abstract model in path [file normalize $ABSTRACTION_DIR/${TOP_MODULE}_abstract]'

    *create_cdc_abstract_model*

   

 

Creating Abstract model in path /site/scv/org-seg-projects-ibiza-scv-vendor-rtl_analysis-synopsys1/vendor_sanjeev_ibiza_agx_impl_trunk.Wtmp/ibiza/agx_impl_trunk/REGRESSIONS/VC/20210825_build_0605/graphics/no_gen_report/graphics_abstract

 

[Error] VC Static Server unexpectedly disconnected. Exiting VC Static...

     --[ Finished ExitStatus:0 Wed Aug 25 16:33:19 PDT 2021 ]—

 

 

Run area –

/site/scv/org-seg-projects-ibiza-scv-vendor-rtl_analysis-synopsys1/vendor_sanjeev_ibiza_agx_impl_trunk.Wtmp/ibiza/agx_impl_trunk/REGRESSIONS/VC/20210825_build_0605/graphics

 

 

Command-line-

setup_env vcstatic/R-2020.12-SP1-T-20210605

runc nc run -C vcstatic -I -r+ RAM/128000 -- vc_static_shell -f $PWD/top_graphics.tcl -out_dir crash

 

2 runs suggested by Deepak and Pronay (vnr_stat_level 2) are in progress in below directories at above location –

 
 # Debug Build Run – no_gen_report_debugg_build
 # Run with 128 GB – run_high_mem

 

Pronay already has access to this design and for access in India – please contact Deepak Ahuja.

 

Even if there is a work-around which can help Apple to proceed, please suggest.

 

Feel free to ping me if you have any questions.

 

Thanks,

Sanjeev",Verdi,VC Static,N/A,N/A
P10049895-134475,NLDM walker flagging failures for i_DWC_usb31_Unified,Bug,"Issue: NLDM walker flagging failures for i_DWC_usb31_Unified

Description: 
BM: i_DWC_usb31_Unified

How to run:
1) copy BM from BMURT
2) setenv RUN VCCDCNAMEWALKER
3) set vc_static_shell shell
4) source comp.csh

Walker output:
Violation count details by Tag:
           CDC_COMBCONV_ASYNC_SRCS:    17 {color:#DE350B}(Pass=16, Exceed max objects=1){color}
          CDC_COMBCONV_FVUNCHECKED:    39 {color:#DE350B}(Pass=37, Connectivity issues=1, Exceed max objects=1){color}
               CDC_GLITCH_CTRLPATH:    85 (Pass=85)
          CDC_NOCONV_MULTIPLE_SYNC:    32 (Pass=32)
            CDC_SEQCONV_ASYNC_SRCS:   104 {color:#DE350B}(Pass=62, Exceed max objects=42){color}
           CDC_SEQCONV_FVUNCHECKED:    66 ({color:#DE350B}Pass=57, Connectivity issues=2, Exceed max objects=7){color}
        INTEGRITY_CLOCK_RECONVERGE:     2 (Pass=2)
                SETUP_CLOCK_UNDECL:     1 (Pass=1)
          SETUP_PORT_UNCONSTRAINED:     1 (Pass=1)

A snippet for the complete output is attached.",Verdi,VC Static,CDC,N/A
P10049895-134474,Crash observed for Name Walker for ST_Robin_Unified,Bug,"Issue: Crash observed for Name Walker for ST_Robin_Unified

Description: 

BM crashing: ST_Robin_Unified

How to run:
1) copy BM from BMURT
2) setenv RUN VCCDCNAMEWALKER
3) set vc_static_shell shell
4) source comp.csh

Stack trace:
Assertion failed at line 137 in file /remote/vgzebubb3/TD/NB/linux64_TD.0/vgcommon/svi/mdm/mdmCore/RefPtr.h : ptr!=0

Capturing stack trace for Assert 

#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::MdmException::MdmException(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, int, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, bool)()+0xf5
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::RefPtrBase<Monet::MdmOperatorPinImpl>::operator->() const()+0x66
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::PropertyMgr::pinSanityCheck(Monet::MdmIndexWrapper<Monet::MdmInstance>)()+0xd5d
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::PropertyMgr::startNameWalker()()+0x115
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::GuiMgr::sduViewActionHandler(Monet::ActionCmd const&)()+0x38d1
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : boost::detail::function::void_function_obj_invoker1<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::GuiMgr, Monet::ActionCmd const&>, boost::_bi::list2<boost::_bi::value<Monet::GuiMgr*>, boost::arg<1> > >, void, Monet::ActionCmd>::invoke(boost::detail::function::function_buffer&, Monet::ActionCmd)()+0x20
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::GuiDataClientHandler::readHandler(boost::system::error_code const&, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&)()+0xf44
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::ClientBase::readHandler(boost::system::error_code const&)()+0x116
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : boost::asio::detail::read_until_delim_string_op_v1<boost::asio::basic_stream_socket<boost::asio::ip::tcp, boost::asio::executor>, boost::asio::basic_streambuf_ref<std::allocator<char> >, boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientBase, boost::system::error_code const&>, boost::_bi::list2<boost::_bi::value<Monet::SocketClient*>, boost::arg<1> (*)()> > >::operator()(boost::system::error_code const&, unsigned long, int)()+0x3c1
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : boost::asio::detail::reactive_socket_recv_op<boost::asio::mutable_buffers_1, boost::asio::detail::read_until_delim_string_op_v1<boost::asio::basic_stream_socket<boost::asio::ip::tcp, boost::asio::executor>, boost::asio::basic_streambuf_ref<std::allocator<char> >, boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientBase, boost::system::error_code const&>, boost::_bi::list2<boost::_bi::value<Monet::SocketClient*>, boost::arg<1> (*)()> > >, boost::asio::detail::io_object_executor<boost::asio::executor> >::do_complete(void*, boost::asio::detail::scheduler_operation*, boost::system::error_code const&, unsigned long)()+0x1de
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : boost::asio::detail::epoll_reactor::descriptor_state::do_complete(void*, boost::asio::detail::scheduler_operation*, boost::system::error_code const&, unsigned long)()+0x1f4
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : boost::asio::detail::scheduler::run(boost::system::error_code&)()+0x3af
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : Monet::ClientMgr::pStartPoolThread(boost::shared_ptr<boost::asio::io_context>)()+0xa9
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi : boost::detail::thread_data<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientMgr, boost::shared_ptr<boost::asio::io_context> >, boost::_bi::list2<boost::_bi::value<Monet::ClientMgr*>, boost::_bi::value<boost::shared_ptr<boost::asio::io_context> > > > >::run()()+0x5f
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi() [0x8b501e6]
#/remote/vgzebubb3/TD/NB/linux64_TD.0/OBJ/bin-linux64/svi() [0x91b2948]
#/lib64/libpthread.so.0 : ()+0x7ea4
#/lib64/libc.so.6 : clone()+0x6c

--- Stack trace follows:
Thread 6 (Thread 0x2aaac5a4c700 (LWP 15845)):
#0  0x00002aaaaacdde9d in nanosleep () at /lib64/libpthread.so.0
#1  0x00000000091a1afd in SML::SMLBaseLibrary::ProfilerThreadFunction(void*) ()
#2  0x00000000091b2949 in sdp_wrap_start_routine ()
#3  0x00002aaaaacd6ea5 in start_thread () at /lib64/libpthread.so.0
#4  0x00002aaab92108dd in clone () at /lib64/libc.so.6
Thread 5 (Thread 0x2aaad1bf7700 (LWP 23689)):
#0  0x00002aaaaacdaa35 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0
#1  0x0000000003aade3b in boost::asio::detail::scheduler::run(boost::system::error_code&) ()
#2  0x0000000003aa18e6 in Monet::ClientMgr::pStartPoolThread(boost::shared_ptr<boost::asio::io_context>) ()
#3  0x0000000003aacb80 in boost::detail::thread_data<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientMgr, boost::shared_ptr<boost::asio::io_context> >, boost::_bi::list2<boost::_bi::value<Monet::ClientMgr*>, boost::_bi::value<boost::shared_ptr<boost::asio::io_context> > > > >::run() ()
#4  0x0000000008b501e7 in thread_proxy ()
#5  0x00000000091b2949 in sdp_wrap_start_routine ()
#6  0x00002aaaaacd6ea5 in start_thread () at /lib64/libpthread.so.0
#7  0x00002aaab92108dd in clone () at /lib64/libc.so.6
Thread 4 (Thread 0x2aaaddab5700 (LWP 23690)):
#0  0x00002aaab9210eb3 in epoll_wait () at /lib64/libc.so.6
#1  0x0000000003aad262 in boost::asio::detail::epoll_reactor::run(long, boost::asio::detail::op_queue<boost::asio::detail::scheduler_operation>&) ()
#2  0x0000000003aad93d in boost::asio::detail::scheduler::run(boost::system::error_code&) ()
#3  0x0000000003aa18e6 in Monet::ClientMgr::pStartPoolThread(boost::shared_ptr<boost::asio::io_context>) ()
#4  0x0000000003aacb80 in boost::detail::thread_data<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientMgr, boost::shared_ptr<boost::asio::io_context> >, boost::_bi::list2<boost::_bi::value<Monet::ClientMgr*>, boost::_bi::value<boost::shared_ptr<boost::asio::io_context> > > > >::run() ()
#5  0x0000000008b501e7 in thread_proxy ()
#6  0x00000000091b2949 in sdp_wrap_start_routine ()
#7  0x00002aaaaacd6ea5 in start_thread () at /lib64/libpthread.so.0
#8  0x00002aaab92108dd in clone () at /lib64/libc.so.6
Thread 3 (Thread 0x2aaae9973700 (LWP 23691)):
#0  0x00002aaaaacdaa35 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0
#1  0x0000000003aade3b in boost::asio::detail::scheduler::run(boost::system::error_code&) ()
#2  0x0000000003aa18e6 in Monet::ClientMgr::pStartPoolThread(boost::shared_ptr<boost::asio::io_context>) ()
#3  0x0000000003aacb80 in boost::detail::thread_data<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientMgr, boost::shared_ptr<boost::asio::io_context> >, boost::_bi::list2<boost::_bi::value<Monet::ClientMgr*>, boost::_bi::value<boost::shared_ptr<boost::asio::io_context> > > > >::run() ()
#4  0x0000000008b501e7 in thread_proxy ()
#5  0x00000000091b2949 in sdp_wrap_start_routine ()
#6  0x00002aaaaacd6ea5 in start_thread () at /lib64/libpthread.so.0
#7  0x00002aaab92108dd in clone () at /lib64/libc.so.6
Thread 2 (Thread 0x2aaaf5831700 (LWP 23692)):
#0  0x00002aaab91d74b9 in waitpid () at /lib64/libc.so.6
#1  0x00002aaab9154f62 in do_system () at /lib64/libc.so.6
#2  0x00002aaab9155311 in system () at /lib64/libc.so.6
#3  0x0000000003bad2d1 in Monet::printStackTrace(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >*, bool) ()
#4  0x0000000003baeadd in Monet::StackTracker::dumpStackTrace(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, int, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) ()
#5  0x0000000007edfcf6 in Monet::MdmException::MdmException(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, int, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, bool) ()
#6  0x0000000003e6c81f in Monet::RefPtrBase<Monet::MdmOperatorPinImpl>::operator->() const ()
#7  0x0000000004ef0d72 in Monet::PropertyMgr::pinSanityCheck(Monet::MdmIndexWrapper<Monet::MdmInstance>) ()
#8  0x0000000004ef157a in Monet::PropertyMgr::startNameWalker() ()
#9  0x0000000004e28860 in Monet::GuiMgr::sduViewActionHandler(Monet::ActionCmd const&) ()
#10 0x0000000004e2b241 in boost::detail::function::void_function_obj_invoker1<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::GuiMgr, Monet::ActionCmd const&>, boost::_bi::list2<boost::_bi::value<Monet::GuiMgr*>, boost::arg<1> > >, void, Monet::ActionCmd>::invoke(boost::detail::function::function_buffer&, Monet::ActionCmd) ()
#11 0x0000000003b3f19f in Monet::GuiDataClientHandler::readHandler(boost::system::error_code const&, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) ()
#12 0x0000000003ba2103 in Monet::ClientBase::readHandler(boost::system::error_code const&) ()
#13 0x0000000003ba9c6c in boost::asio::detail::read_until_delim_string_op_v1<boost::asio::basic_stream_socket<boost::asio::ip::tcp, boost::asio::executor>, boost::asio::basic_streambuf_ref<std::allocator<char> >, boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientBase, boost::system::error_code const&>, boost::_bi::list2<boost::_bi::value<Monet::SocketClient*>, boost::arg<1> (*)()> > >::operator()(boost::system::error_code const&, unsigned long, int) ()
#14 0x0000000003bac0da in boost::asio::detail::reactive_socket_recv_op<boost::asio::mutable_buffers_1, boost::asio::detail::read_until_delim_string_op_v1<boost::asio::basic_stream_socket<boost::asio::ip::tcp, boost::asio::executor>, boost::asio::basic_streambuf_ref<std::allocator<char> >, boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientBase, boost::system::error_code const&>, boost::_bi::list2<boost::_bi::value<Monet::SocketClient*>, boost::arg<1> (*)()> > >, boost::asio::detail::io_object_executor<boost::asio::executor> >::do_complete(void*, boost::asio::detail::scheduler_operation*, boost::system::error_code const&, unsigned long) ()
#15 0x0000000003aaf12b in boost::asio::detail::epoll_reactor::descriptor_state::do_complete(void*, boost::asio::detail::scheduler_operation*, boost::system::error_code const&, unsigned long) ()
#16 0x0000000003aadb84 in boost::asio::detail::scheduler::run(boost::system::error_code&) ()
#17 0x0000000003aa18e6 in Monet::ClientMgr::pStartPoolThread(boost::shared_ptr<boost::asio::io_context>) ()
#18 0x0000000003aacb80 in boost::detail::thread_data<boost::_bi::bind_t<void, boost::_mfi::mf1<void, Monet::ClientMgr, boost::shared_ptr<boost::asio::io_context> >, boost::_bi::list2<boost::_bi::value<Monet::ClientMgr*>, boost::_bi::value<boost::shared_ptr<boost::asio::io_context> > > > >::run() ()
#19 0x0000000008b501e7 in thread_proxy ()
#20 0x00000000091b2949 in sdp_wrap_start_routine ()
#21 0x00002aaaaacd6ea5 in start_thread () at /lib64/libpthread.so.0
#22 0x00002aaab92108dd in clone () at /lib64/libc.so.6
Thread 1 (Thread 0x2aaaaac72880 (LWP 15752)):
#0  0x00002aaab9210eb3 in epoll_wait () at /lib64/libc.so.6
#1  0x0000000003aad262 in boost::asio::detail::epoll_reactor::run(long, boost::asio::detail::op_queue<boost::asio::detail::scheduler_operation>&) ()
#2  0x0000000003aad93d in boost::asio::detail::scheduler::run(boost::system::error_code&) ()
#3  0x0000000003a9b6cd in Monet::ClientMgr::block(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) ()
#4  0x0000000003a768a9 in Monet::AppMgr::blockShell[abi:cxx11]() ()
#5  0x0000000004dd7b29 in Monet::Action::exec(CciCommand::OptionValues const&) ()
#6  0x0000000003b8d230 in Monet::MCciCommand::execCommand(CciCommand::OptionValues const&, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, bool&) ()
#7  0x0000000003b8dcf3 in Monet::MCciCommand::run(CciCommand::OptionValues const&) ()
#8  0x00000000090beee0 in CciCommand::run_proc(void*, cci_interp_s*, CciIter<cci_option_cb_s>) ()
#9  0x000000000908586e in cci_check_command ()
#10 0x00000000075f0b4c in TclInvokeStringCommand ()
#11 0x00000000075f5967 in TclNRRunCallbacks ()
#12 0x0000000009080e38 in cci_eval_common(cci_interp_s*, int, char const*, int) ()
#13 0x00000000090a3c5e in cci_exec_abbrev_cmd(cci_command_s*, cci_interp_s*, int, char**) [clone .isra.0] ()
#14 0x00000000090a4067 in cci_unknown_cmd ()
#15 0x00000000075f0b4c in TclInvokeStringCommand ()
#16 0x00000000075f5967 in TclNRRunCallbacks ()
#17 0x00000000076dc245 in AfterProc ()
#18 0x00000000076dc529 in TimerHandlerEventProc ()
#19 0x00000000076bc371 in Tcl_ServiceEvent ()
#20 0x00000000076bc669 in Tcl_DoOneEvent ()
#21 0x000000000767e1c5 in Tcl_UpdateObjCmd ()
#22 0x00000000075f5967 in TclNRRunCallbacks ()
#23 0x0000000009080e38 in cci_eval_common(cci_interp_s*, int, char const*, int) ()
#24 0x0000000003ac3ee9 in Monet::CmdInterp::evalCmdHelper(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, int) [clone .localalias] ()
#25 0x0000000003ac72cd in Monet::CmdInterp::evalCmd(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) ()
#26 0x0000000003b3d6d3 in Monet::GuiClientHandler::pStartTkUpdate(boost::shared_ptr<boost::asio::basic_deadline_timer<boost::posix_time::ptime, boost::asio::time_traits<boost::posix_time::ptime>, boost::asio::executor> >, boost::system::error_code const&) ()
#27 0x0000000003b55738 in boost::asio::detail::wait_handler<boost::_bi::bind_t<void, boost::_mfi::mf2<void, Monet::GuiClientHandler, boost::shared_ptr<boost::asio::basic_deadline_timer<boost::posix_time::ptime, boost::asio::time_traits<boost::posix_time::ptime>, boost::asio::executor> >, boost::system::error_code const&>, boost::_bi::list3<boost::_bi::value<Monet::GuiClientHandler*>, boost::_bi::value<boost::shared_ptr<boost::asio::basic_deadline_timer<boost::posix_time::ptime, boost::asio::time_traits<boost::posix_time::ptime>, boost::asio::executor> > >, boost::arg<1> > >, boost::asio::detail::io_object_executor<boost::asio::executor> >::do_complete(void*, boost::asio::detail::scheduler_operation*, boost::system::error_code const&, unsigned long) ()
#28 0x0000000003aadb84 in boost::asio::detail::scheduler::run(boost::system::error_code&) ()
#29 0x0000000003a95e18 in Monet::ClientMgr::ioServiceRun() ()
#30 0x0000000003aa5fbd in Monet::ClientMgr::pExec() ()
#31 0x0000000003a7082c in main ()
[Error] TCL_CMD_FAILED: TCL command 'action' failed: 'ptr!=0'
exit
",Verdi,VC Static,CDC,N/A
P10049895-134471,[fsdb2saif] vhdl_process should not create INSTANCEs,Enhancement,"Hi,

fsdb2saif is creating INSTANCEs for vhdl_process label not allowing the annotation of SAIF file information in some registers in synthesis tools (DC and FC)

Testcase: ~stars/testcases/3882596/vhdl_process_label_star

csh run_vcs_customer.csh
 SAIF: work/hm5.syn.fsdb.saif.dc.customer_newflow
 Hier tree: work/hier_tree.customer.log

#work/hier_tree.customer.log
{code:java}
Scope: vhdl_process p_table_row NULL Has_mem_var
     Array Begin
     Array Name: mnt_v[0:120]
     Array Size: 121
Var: vhdl_variable tb_hm5.i_hm5.i_hm_core.filter_str_g(0).i_cma_filter.i_fft_v.i_ifft64.fft_s2_g(0).i_ifft_s2.i_ifft8.stage_1_b.i_slave_shaper.p_table_row.mnt_v[0][10:0] l:10 r:0 implicit 1967

{code}
# SAIF File
 # work/hm5.syn.fsdb.saif.dc.customer_newflow

{code:java}
    (binmode_rep\[1\]
      (T0 0) (T1 0) (TX 10000)
      (TC 0) (IG 0)
    )
    (binmode_rep\[0\]
      (T0 0) (T1 0) (TX 10000)
      (TC 0) (IG 0)
    )
  )
  (INSTANCE p_table_row
    (NET
      (mnt_v\[0\]\[10\]
        (T0 0) (T1 0) (TX 10000)
        (TC 0) (IG 0)
      )
      (mnt_v\[0\]\[9\]
        (T0 0) (T1 0) (TX 10000)
{code}
Design Compiler can read the information correctly when *p_table_row (vhdl_process label)* is part of the net name. The expected SAIF file has the following structure
{code:java}
    (binmode_rep\[1\]
      (T0 0) (T1 0) (TX 10000)
      (TC 0) (IG 0)
    )
    (binmode_rep\[0\]
      (T0 0) (T1 0) (TX 10000)
      (TC 0) (IG 0)
    )
    (p_table_row\/mnt_v\[0\]\[10\]
      (T0 0) (T1 0) (TX 10000)
      (TC 0) (IG 0)
    )
    (p_table_row\/mnt_v\[0\]\[9\]
      (T0 0) (T1 0) (TX 10000)
      (TC 0) (IG 0)
    )
{code}
Regards,
 Joaquin",Verdi,FSDB,Utility,N/A
P10049895-134470,[PSS][NewAPI] name of action node is unexpected,Bug,"[Description]

The name of action node is unexpected, it will show the redundant string. 

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) %> vcps -compile -solve repeat.pss -root_action entry -debug_acc -num_cases 2 -num_rands 2

Reproduce

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug &

2) see the solution graph

!image-2021-09-17-11-19-24-975.png!",Verdi,VCPS,N/A,N/A
P10049895-134468,Remove all err msg of vdb version mismatch that are raised due to covdb_version_check in Verdi,Bug,"VDB version checking and reporting is planning to move entirely to UCAPI. Therefore, create this star to track the removal of all guiMsg report that are related to vdb version checking in VERDI.",Verdi,Coverage Debug,Coverage,N/A
P10049895-134467,Regression failures in 2109 because these callflow depends the behavior that `pass scopeNo=0 will get master directly even if it has variant` (5 failures),Bug,"We should add these code back before we break these 5 dependencies
{quote}{color:#47b7a0}ohId{color}{color:#979797} {color}{color:#989875}ohiGetVariantById{color}{color:#979797}({color}{color:#47b7a0}ohId{color}{color:#979797} {color}{color:#72a1ba}id{color}{color:#979797}, {color}{color:#569cd6}int{color}{color:#979797} {color}{color:#72a1ba}scopeNo{color}{color:#979797}, {color}{color:#47b7a0}ohId{color}{color:#979797} {color}{color:#72a1ba}scopeArr{color}{color:#979797}[]) {{color}

…

      //Remove this after fixing regression failures..

{color:#979797}      {color}{color:#c586c0}if{color}{color:#979797} (scopeNo == {color}{color:#899c7f}0{color}{color:#979797} && FALSE == {color}{color:#47b7a0}hdb{color}{color:#979797}::{color}{color:#47b7a0}env{color}{color:#979797}::{color}{color:#989875}IsEnableImpstMustExistPath{color}{color:#979797}()) {{color}

        //In GetMasterByOhInstObject(id, ...), it will return ohw::GetMaster(id) directly after ohiGetVariantById return nullptr 

        // because HDB thinks id has no variant.

        //However, when scopeNo=0, it often find no variant because of empty scope_array. (NOTE that scopeNo=0 is valid in the case of $root scope)

        //

        {color:#FF0000}*//*The following regression depends the behavior that `pass scopeNo=0 can get master directly even it has variant`*{color}

        //  *unit_BT/kdbreg_ufe/Verilog_ufe/elaboration/ddts/config_9001062710/config_9001062710.vgt*

        //  *unit_BT/kdbreg/Verilog/eco/DDTS/param.hlc.vgt*

        //  *unit_BT/kdbreg/Verilog/eco/FromLib/DDTS/param.hlc.vgt*

        //  *unit_BT/kdbreg/Verilog/nvut/project/whiteBoxTest/defParamOnArrRange/defParamOnArrRange.vgt*

        //  *unit_VERDI/unittest_ufe/Siloti_WI/CG/Analog/case_vl_sp_sample/run.vgt*

{color:#979797}        {color}{color:#c586c0}return{color}{color:#979797} {color}{color:#569cd6}nullptr{color}{color:#979797};{color}

      }
{quote}
 

.",Verdi,nTrace,HDB,N/A
P10049895-134465,Move license upgrade message from popup to console,Enhancement,"Currently the the license upgrades from Verdi-Elite to Verdi-Apex, it will popup the warning message which is annoying to users. Since it only happens in Verdi invocation, please move this message to console instead of popup.

Please have this change in 2021.09-1. Thanks.",Verdi,License,N/A,N/A
P10049895-134464,CLONE - To provide SystemC header file inorder to regenerate libsscore_xcelium171_sc_gcc63.so file(for Verdi2021.09-1),Enhancement,"====== Description Begin (by Felix) ======

{color:#de350b}*This Jira is for Verdi2021.09-1*{color}

 
 *  Request
 ** Xcelium21.03 integration. Especially SC API name was changed.  This makes linking error: undefined symbol.

 
 * Detail
 ** Refer to P10049895-132790 for more detail.

 
 * Code ckin
 ** VERDI2021.09-1: done(20210922)

 

====== Description End    (by Felix) ======

 

Problem summary: 
 Cadence requested for a new SystemC header file inorder to re-generate libsscore_xcelium171_sc_gcc63.so shared object file.

Detailed Analysis: 
 Cadence has updated the Sy stemC header file and sees the below warning message with Verdi 2020.03 version. This shared object file is the part of Verdi package.
 Requesting to give a new header file to help regenerate the library file for latest versions of Verdi.

Output :
 /it/connections/synopsys/2020/verdi/Q-2020.03/share/PLI/lib/LINUXAMD64/libsscore_xcelium171_sc_gcc63.so
 SystemC header version is updated from 17.04 to 21.03.
 Please try to recompile all the dependent libraries and try again.

Testcase Path: 
 NA

Steps To run: 
 NA

Expert Analysis: 
 Chun Chan asked to file a E-STAR

Workaround : 
 NA",Verdi,C/SystemC Debug,N/A,N/A
P10049895-134462,DSL extension support,Enhancement,"DSL supports the concept of extension. Today when you show the source for an action it goes to the base action, but you may have multiple extensions of that action. So there needs to be a way of going to each of the extensions in addition to the base. 

For example the following is two extension of the base:
action A {}
extend action A { }
extend action A {}

This can be even more complicated:
Component C {
   Action A{}
}
Package my_pkg {
  Extend action C::A {}
             }
",Verdi,VCPS,N/A,N/A
P10049895-134431,enable sync action selection in “PSS Action view” to solution graph on by default,Enhancement,Currently user need to click on each action in PA to synchronize with solution graph. We need to enable default synchronization with solution graph through PA so that any selected action should show the node in solution graph and vice versa,Verdi,VCPS,N/A,N/A
P10049895-134430,[VPSG] Fix look and feel issues,Enhancement,"This Jira id is used to fix look and feel issues in Verdi solution graph.

 

According to Verdi PSS Debug functional spec:

[https://sp-vg/sites/DSL/Shared%20Documents/dsl_debug/Solution%20Graph/VCUS%20Debug%20Solution%20Graph%20Spec_v2.docx?Web=1]

 

1. Only show 'instance name' on graph node

2. set font bigger, set background in single color

3. Don't set center if expand/collapse node

4. Re-layout after switching display mode, also restore test, need to restore display mode and position of nodes
 to avoid overlapping issue if diff display mode.

5. Hide Pss Debug/Slt graph menu bar by default to save vertical space.

6. Double-click on graph node, will jump to PSS Debug src code of it's instantiation
   - Add dbShowInstSrc() in pssSltGraph
   - TCL: pssSltGraphDBClick -win '\$_pssSltWnd3' -node 'pss_top.entry.power_down_entry_dsl_anony_'

6.5: Add 'Sync Selection' in banner of 'Solution Graph', default is enabled.
    - When select on action node, we can broadcast the action instance name or instance Id to sync to 'Test View' if 'Test View' is also enabled sync selection

Also accept ffsync from 'Test View' if both enabled 'Sync Selection', then jump to the action node, also sync to 'PSS Src code' view of action's instantiation.

7. Update 'PSS Debug' to 'PSS Viewer' for pssWnd

8. Move slt graph 'test view' to top of 'member view'

9. Add 'Reload' icon/menu into 'PSS Viewer' and 'PSS Solution Graph' windows

10. Add 'Expand All' / 'Collaps All' in solution Graph",Verdi,VCPS,N/A,N/A
P10049895-134429,Need for Solution Analyzer similar to activity Analyzer ,Enhancement,"Based on the any of the following :
- use of if..else/select blocks
- possible inferred actions being more than 1
- Various flow_object_bindings etc
 A single activity can have a lot of different solutions. 

There should be a way for user to analyze the generated solution (with its complete hierarchy and attribute values generated) in the form of a table. This would be similar to activity analyzer.

Incase of multiple solutions , user should be able to select a solution and then go over its hierarchy and attribute values.

regards,
Shubha ",Verdi,VCPS,N/A,N/A
P10049895-134428,Solution Graph: Add new pane for resource objects and show which action use,Enhancement,"User can select any resource object in any of the pools

Color actions that use that resource object",Verdi,VCPS,N/A,N/A
P10049895-134426,object instance should refer to all instantiation source location,Enhancement,"We should show the 'attribute declaration' not just of the object producer but also the consumer(s)

I think double click over an arrow should just to the related 'input/output' attribute declaration source. (currently clicking over the object node itself jump to the 'output' declaration which is fine but we also need the ability to jump the consumer)",Verdi,VCPS,N/A,N/A
P10049895-134425,brand Simulator and dumper info on PSS action fsdb,Enhancement,"Please refer to the attached picture fsdbinfo.png and email thread

Simulator and dumper information are not recorded in PSS action fsdb.
For example,
      simulator: VCUS product banner
      dumper  : NPI product banner

They are useful data when we support cross platform.",Verdi,VCPS,N/A,N/A
P10049895-134424,Action waveform - Provide different streams for different executor instances,Enhancement,"When there is a large amount of executors, users would like a default view as to how actions are executing with respect to each other on different executors. Today its very difficult to know what executor is executing what.

If user left clicks on an action  a stream for each active executor should be shown. If executor is non-active, there is no need to show. Provide option where user can ask to see non-active executors as well. 

Provide labeling on the stream so that user knows which executor it belongs to. 

When there are multiple actions executing on the same executor and overllapping in time there is a need to have multiple streams per executor.

 ",Verdi,VCPS,N/A,N/A
P10049895-134420,allow user embed detail area to corresponding protocol analyzer in container,Enhancement,"[PV concern] The detail table area doesn't embed to ProtocolAnalyzer window when ProtocolAnalyzer window is docked to the container instead of nTraceMain window(container.png).

[Prasad comment] The details widget pop up feature is added mainly when the nWave and Protocol Analyzer container window is used. The spec for this feature is not to dock  back only to open the window when needed and close when not needed to maintain the correct layout for waveform and transaction co-debug.


request: sometimes Protocol Analyzer doesn't dock to container with nWave but another Protocol Analyzer window in order to compare two transaction fsdb ( PSS action fsdb v.s. UVM TLM fsdb);
              in this scenario, it will be concise that the detail area embed in corresponding Protocol Analyzer windows when multiple Protocol Analyzer open in Verdi:container.

ex: verdi -play /u/stars/testcases/9001526419/pa2.cmd

[Morven comment]: nSchema window -> Menu Schematic -> Properties... (morven.msg)

more thoughs:
1. struct and array type attributes spread in details area => may collect them as tree (tree.png)
2. user can't select multiple attributes to change radix at the same time. e.g. select all array members",Verdi,VCPS,N/A,N/A
P10049895-134419,#NAME?,Enhancement,"steps:
0. source sourceMe
1. make
2.verdi -play ok.cmd
    => verdiLog/turbo.log is ok
         All command results are remained.
3. verdi -play ng.cmd
    => verdiLog/turbo.log is bad
        All command results before srcTBRunSim are truncated.

The difference between ok.cmd and ng.cmd is +PSS_DUMP_FSDB",Verdi,VCPS,N/A,N/A
P10049895-134418,VCPS Debug new Fspec,Enhancement,"support this Functional Spec 

[https://sp-vg/sites/DSL/_layouts/15/WopiFrame.aspx?sourcedoc=/sites/DSL/Shared%20Documents/dsl_fe/VCPS%20PSS%20Debug.doc&action=default]

 ",Verdi,VCPS,N/A,N/A
P10049895-134414,Support post-debug and hw-sw-debug under the same Verdi execution,Enhancement,"Currently we have two great tool
 # hw-sw debugger
 # Verdi post-run viewer (solution-graph + waveform)

 

we should merge them into one tool

vcps may be the root command

e.g.

   vcps -post_debug ... -hw_sw_debug

 

or hw-sw-debug can be the root tool

e.g.

  hwsw_debug_convert ... -vcps

 

 

 ",Verdi,VCPS,N/A,N/A
P10049895-134413,Solution Graph: Add icons to show all relationships with respect to the selected actions,Enhancement,"Provide 3 new icons:

1) To show all actions that precede selected action in light green

2) To show all actions that proceed selected action in light red

3) To show all actions that overlap with the selected action in light yellow

 ",Verdi,VCPS,N/A,N/A
P10049895-134411,post run solution viewer,Enhancement," How difficult is use the current solution viewer in order to view the solution +after+ running

(obviously, I assume that we present the solution-graph and not the activity graph)

in order to provide post-run viewer we also need to mark nodes in colors (e.g. green, yellow, red)

once user click on action
 # The tool mark it in red
 # The tool mark all actions that +actually+  run at the same time w/ this node in yellow
 # The tool mark all actions that ended before this action start running in red
 # All other actions stay as is.

 

It will be great getting a link to the waveform (i.e. the wave will be focus on that action transaction)

 

Is it doable?

 ",Verdi,VCPS,N/A,N/A
P10049895-134410,[PSS][NewAPI] parallel bar display seems complex,Enhancement,"[Description]

The parallel bar display more complicated than the old version (parallel start/end).

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) %> ./run

Reproduce

1) %> verdi -workMode pssDebug -lca -graphicssystem raster -vcps_dir

!image-2021-08-25-13-30-23-042.png!

Is parallel bar display correct?

 

 ",Verdi,VCPS,N/A,N/A
P10049895-134408,Add new option to post_debug to invoke GDB automotically,Enhancement,Add a new command argument -post_debug_gdb to vcps to enable debugging post_debug with GDB .,Verdi,VCPS,N/A,N/A
P10049895-134407,make PSS action fsdb dumping user friendly as UVM aware fsdb,Enhancement,"[PV concern]
 If '-debug_acc' is applied in vcs elaboration stage, as long as $VERDI_HOME exists, simv knows where to find Verdi dumper, which is in $VERDI_HOME/share/PLI/lib/$PLATFORM, to dump FSDB during simulation. User doesn't need to set $LD_LIBRARY_PATH particularly.

                 When dumping PSS action fsdb by simv +PSS_DUMP_FSDB, user has to specifically do setting 'setenv LD_LIBRARY_PATH $VERDI_HOME/share/NPI/lib/$PLATFORM:$LD_LIBRARY_PATH'

[Prasad comment]
 The dumper API and NPI APIs works little differently with unified debug point of view, so the LD_LIBRARY_PATH is still needed, however you can log a STAR and we can work with NPI team to get this addressed and find the solution.


request: consistent fsdb dumping setting/flow between 'PSS action fsdb' and 'UVM aware fsdb'; no extra environmental variable except $VERDI_HOME; simv auto locate the Verdi library needed to dump fsdb.",Verdi,VCPS,N/A,N/A
P10049895-134406,tcl for changing value radix on detail view of protocol analyzer,Enhancement,"The current tcl logged in verdiLog/verdi.cmd when changing value radix in details tab is

pabDetailsTableSelectItem -win $_pabWnd4 -rowIndex 66

replaying this tcl  cannot have value radix changing effected so that regression cannot be built for 9001533827 and 9001528353

Please support proper tcl logged to verdiLog/verdi.cmd after value radix changing on detail view in protocol analyzer.",Verdi,VCPS,N/A,N/A
P10049895-134404,New API intergration for PSS viewer trees,Enhancement,This Jira id is used for new API integration for PSS viewer trees.,Verdi,VCPS,N/A,N/A
P10049895-134403,enhance vcps -verdi,Enhancement,"Under a main VCS/Verdi environment and directory, enable to run vcps -verdi script and support:
 * set a different $VERDI_HOME
 * pick up a different novas.rc file
 * redirect Verdi log files and other output files
 * any other thing to consider

such that the main VCS/Verdi environment won't be affected.

 ",Verdi,VCPS,N/A,N/A
P10049895-134401,Array of action index doesnt appear in solution graph,Enhancement,"Test case:

copy: /remote/vgrnd17/hillelm/vcus_demo_kit/testcases/359schedule_priority_with_resource

run: vcps -compile test.pss -solve -root_action entry_a -num_cases 5

run: vcps -verdi

Name of array of action 'w[4]' doesnt have array index in SG",Verdi,VCPS,N/A,N/A
P10049895-134399,post run solution viewer,Enhancement," How difficult is use the current solution viewer in order to view the solution +after+ running

(obviously, I assume that we present the solution-graph and not the activity graph)

in order to provide post-run viewer we also need to mark nodes in colors (e.g. green, yellow, red)

once user click on action
 # The tool mark it in red
 # The tool mark all actions that +actually+  run at the same time w/ this node in yellow
 # The tool mark all actions that ended before this action start running in red
 # All other actions stay as is.

 

It will be great getting a link to the waveform (i.e. the wave will be focus on that action transaction)

 

Is it doable?

 ",Verdi,VCPS,N/A,N/A
P10049895-134398,post debug - link the solution-graph w/ waveform w/ hw-sw-debugger,Enhancement,"This Jira assumed that P10194141-12561 already provided

once we have all 3 components
 # hw-sw debugger
 # solution graph
 # waveform 

under the same application we should make them communicate each other

e.g.
 * click on a solution-node will highlight the related transaction on the wave set breakpoint in the debugger (Meir will provide the function name)
 * click on a transaction on the wave highlight the solution-node and set breakpoint
 * click on a function in the debugger highlight the related node and the related transaction 

 

Thanks

 
h1.  ",Verdi,VCPS,N/A,N/A
P10049895-134397,"Solution Graph : Provide different colors for different flow object kinds (currently they all orange), shapes seem different",Enhancement,"The color of state, stream and buffer objects should be different",Verdi,VCPS,N/A,N/A
P10049895-134394,New API integration with Verdi PSS Solution Graph,Enhancement,"This Jira id is used for new API integration with Verdi PSS Solution Graph.

 

setenv VERDI_PSS_NEW_API_FLOW 1

Functional Spec:

[https://sp-vg/sites/DSL/Shared%20Documents/dsl_debug/Solution%20Graph/VCUS%20Debug%20Solution%20Graph%20Spec_v2.docx?Web=1]

 

Design Spec: [https://sp-vg/sites/DSL/Shared%20Documents/dsl_debug/Solution%20Graph/[Cliff]PSS_new_API_design_spec.pptx?Web=1]

Testcase directory(contain demo_Meir.cpp): /remote/vgrnd27/laicliff/pss_testcase/248scheduleissue",Verdi,VCPS,N/A,N/A
P10049895-134358,[PSS] Result of 'Show Binding Information' is wrong,Bug,"[Description]

Select a input buffer on Member view, but the selected is not displayed in graph view.

And then try to find the binding information by click 'Show Binding Information' on RMB.

The result will show a action that not binding to selected buffer.

 

 

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_SLT_ENABLE 1

3) %> setenv VCPS_HOME $VCS_HOME

4) %> vcps -compile -solve pkg.dsl num_bind.dsl -root_action entry -debug_acc -num_bindings 3 -trace_mode

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

2) select b1

3) select 'buf_b_in' on member view

4) RMB -> Show Binding Information

 

!image-2021-02-25-11-21-38-221.png!",Verdi,VCPS,N/A,N/A
P10049895-134355,"if window is closed in container, no need warning when switching test",Bug,"case: /u/stars/testcases/3877159

step:

1. vcps -compile -solve -map -debug -config multi_c_flavors.xml -num_cases 3 -root_action root multi_c_flavors.pss -run

2. verdi -lca -vcps_dir snps_vcps_dir

3. open PSS Post-Debug container

4. close SmartLog window in container

5. Switch test by click other test name in Solution Test pane

    => Warning! Can't found log file='' please make sure the log is dumped correctly. (lwins.png)

    => Since window is not there, Verdi can skip this log check.",Verdi,VCPS,N/A,N/A
P10049895-134353,[PSS] Cannot select the hidden action node after DC the result of 'Show Binding Information',Bug,"[Description]

Cannot select the action node that hidden in repeat node after double click the result of 'Show Binding Information' on Message pane.

 

[Setting]

Version: 2020.12-SP2-1

Verdi: /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/bin/verdi

Vcs: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcs

Vcps: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcps

 

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv PROJECT_ROOT <path_of_your_local_directory>

3) %> module load python

4) %> cd vcps/sv_vcs_uvm

5) %> ./run

Reproduce

1) %> verdi -lca -graphicssystem raster -vcps_dir chaining_vcps_dir -workMode pssDebug -ssf chaining_test_1_r1.fsdb

2) select 'pss_top::chaining_consumer_buffer_a' on solution graph

3) select 'buffer_in' on member list

    3-1) RMB -> Show Binding Information

4) double click the result on Message pane

!image-2021-06-23-10-48-15-477.png!

    -> after DC, the flow object will not be displayed in solution graph",Verdi,VCPS,N/A,N/A
P10049895-134352,miscellaneous error handling,Bug,"Here are several error handling issues: eh1.png , eh2.png, eh3.png

< eh4 > 

case: /u/stars/testcases/3858965

steps:

1. % ./default.csh

2. % find -name '*.fsdb'

       ./snps_vcps_dir/debug_dir/root_1/pss_action.fsdb
       ./pss_action.fsdb

3. verdi -lca -ssf pss_action.fsdb

    => action analyzer and solution graph{color:#de350b} don't sync{color}

4. verdi -lca -ssf snps_vcps_dir/debug_dir/root_1/pss_action.fsdb

   => action analyzer and solution graph {color:#57d9a3}sync as expected{color}

5. Could verdi provide warning for the possible reason of sync failure in step 3, such as something like root/test name is not specified or fsdb mismatch root/test ?

 

 ",Verdi,VCPS,N/A,N/A
P10049895-134347,Process test name with root action prefix,Bug,"Hi Rex and Toto,

Can you help create a Jira to track the Verdi-side changes and link it to P10194141-12652?

 

Thanks,

Winston

 

*From:* Bernie DeLay <bldelay@synopsys.com> *Sent:* Thursday, April 22, 2021 1:25 PM *To:* Aijun Hu <ajhu@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Sam Sun <xisun@synopsys.com>; Winston Hwang <chhwang@synopsys.com>; Rex Chen <rexchen@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

+ Sam, Winston, Rex

 

Aijun,

Can you take ownership of this document now and update as needed. I just did the 1^st^ step of creating it to more effectively capture the current situation & proposal. Please check into sharepoint, update & drive.

 

I also believe this is the JIRA associated with this request:

P10194141-12652

 

Hillel, shouldn’t this be labeled with VCPS-QUALCOMM?

--Bernie

 

*From:* Aijun Hu <ajhu@synopsys.com> *Sent:* Thursday, April 22, 2021 12:09 PM *To:* Hillel Miller <hillelm@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

HI Hillel,

Yes.  it is better to take option2, so that user can generate separate coverage reports for different root actions, like

                urg -dir vcpscov_action1.vdb   // urg report for root action1

               urg -dir vcpscov_action2.vdb   // urg report for root action2

If user want to merge both, he can do

               urg -dir vcpscov_action1.vdb  -dir vcpscov_action2.vdb           

 

The downside of option2 is that  user’s run scripts have to be changed because vdb directoy name gets changed.     

 

Thanks

-Aijun

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Thursday, April 22, 2021 7:02 AM *To:* Aijun Hu <ajhu@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Aijun,

These are good questions we should discuss. I am sure the segregation of coverage results per root action is a requirement, not sure it’s a priority.

Regards

 

*From:* Aijun Hu *Sent:* Wednesday, April 21, 2021 2:52 PM *To:* Hillel Miller <hillelm@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Hillel,

For URG,   do we always merge all tests with different root actions together?  or we need to generate separate coverage report for each root action?   

For example:

The use model:

vcps -solve -cm_action  -root_action action1

vcps -solve -cm_action  -root_action action2

 

we have two options to generate vdb coverage database.

option1:  still generate only one vdb directory and different coverage test data under the vdb directory like this:

                snps_vcps_dir/solve_dir/vcpscov.vdb

                                                                vcpscov.vdb/action1_test_1

                                                                vcpscov.vdb/action2_test_1

urg will automatically merge all tests together to generate coverage report.

 

option2:  generate different vdb directories for different root actions. like this:

             snps_vcps_dir/solve_dir/vcpscov_action1.vdb

             snps_vcps_dir/solve_dir/vcpscov_action2.vdb

urg can separate generate reports for different root actions,  user can also manually merge all tests together by specifying multiple vdb directories

 

If we take the option1,  it will have less implication on the current flow.

 

Thanks

-Aijun

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Wednesday, April 21, 2021 7:40 AM *To:* Meir Ovadia <ovadia@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

I just recall that if we didn’t have the test name using the test_N\{_rM}{_bK} format the tools (Verdi, URG) would ignore them.

 

*From:* Meir Ovadia *Sent:* Wednesday, April 21, 2021 9:04 AM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Everything stay the same beside the test name

Anyway test_1 is arbitrary name which replaced w/ other arbitrary name root1_test_1

What is the impact?!

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Wednesday, April 21, 2021 5:01 PM *To:* Meir Ovadia <ovadia@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Are you sure?

Will solution graph know how to enumerate the tests?

Will URG know how to enumerate the tests?

 

 

*From:* Meir Ovadia *Sent:* Wednesday, April 21, 2021 8:58 AM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Hillel

   I think the missing line

no impact over all other applications”

There is one minor issue –

      we should support -test test_1  (just like the user write -test <root-action>_test_1) in case there is only one solution (+ issue error-continue- message)

 

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Wednesday, April 21, 2021 4:54 PM *To:* Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

I thought someone was going to provide full spec referencing all vcps steps.

 

*From:* Aijun Hu *Sent:* Tuesday, April 20, 2021 3:11 PM *To:* Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Thanks all for your comments.  Let me try to summarize what to be changed in this project.

1)  Move -root-action to solve time.

2)  Change solve_dir/solution_dir/<test_name>  to  solve_dir/solution_dir/<root_action_name>_<test_name>

3)  Dis-allow multiple -root_action  switches in the same command line for the time being.  

 

Thanks

-Aijun

 

*From:* Bernie DeLay <bldelay@synopsys.com> *Sent:* Tuesday, April 20, 2021 12:24 PM *To:* Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Gopi the issue with creating another level of hierarchy is you would need to add that level to the map step. For example if I did the following:

vcps -compile mypss.pss

vcps -solve -root_action action1 -num_cases 10 -num_binds 1 -num_rands 4

vcps -solve -root_action action2 -num_cases 5

then the map & post debug steps get much more complicated:

this would work:

vcps -map -root_action action1 -test test_1_b1_r2

vcps -map -root_action action2 -test test*

 

what if I wanted to do

vcps -map -root_action action1 -root_action action2 -test test*

What root action subdirectory does the -test apply to? Both? What if I want them different? Same would be true for -post_debug.

 

It even gets more complicated if I want to use the one line we support even for only 1 action:

vcps -compile mypss.pss -solve -root_action action1 -root_action2 -num_cases 10 -num_binds 1 -num_rands 4 -map -test test* -test test_1_b1_r2

first question is what does the -num_cases, num_binds, num_rands apply to?

What if I want the test mapping different? How do I decide what root action?

 

By restricting this to 1 root action & using a naming convention for the test you can do:

vcps -compile mypss.pss -solve -root_action action1 -num_cases 10 -num_binds 1 -num_rands 4 -map -test action1_test1_b1_r2

vcps -compile mypss.pss -solve -root_action action2 -num_cases 10 -num_binds 1 -num_rands 4 -map -test action2_test*

 

--Bernie

*From:* Gopinath Lakshmi Narasimhan <lngopi@synopsys.com> *Sent:* Tuesday, April 20, 2021 11:48 AM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Oh sorry, I should have been clearer.

User specifies just the root action name, tool creates the tests in this directory structure.

snps_vcps_dir/solve_dir/solution_dir/<root_action>/<testnames>

 

================================

Gopinath.Narasimhan@synopsys.com

Synopsys Frontend AE

916-985-5187

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Tuesday, April 20, 2021 11:47 AM *To:* Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Gopi,

We wanted to avoid specifying both root action and test name for mapping phase, if we unify we just need to specify test name. Also keep in mind we support regular expressions in the -test option.

What is to gain from this extra level of hierarchy?

Thanks

 

*From:* Gopinath Lakshmi Narasimhan *Sent:* Tuesday, April 20, 2021 1:43 PM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

So, if someone creates 5000 tests, the current proposals can have too many to look on screen listing.

Would it be better to create a sub-dir ?

 

snps_vcps_dir/solve_dir/solution_dir/<root_action>/<testnames>

 

================================

Gopinath.Narasimhan@synopsys.com

Synopsys Frontend AE

916-985-5187

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Tuesday, April 20, 2021 11:41 AM *To:* Aijun Hu <ajhu@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

I don’t agree with the proposed name, it should be <root-name>_<test-name>

 

*From:* Aijun Hu *Sent:* Tuesday, April 20, 2021 1:15 PM *To:* Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

I agree.

Bernie/Hillel/Gopi,  please confirm it.    R&D will update the functional spec after you confirm.

 

Thanks

-Aijun

 

*From:* Meir Ovadia <ovadia@synopsys.com> *Sent:* Tuesday, April 20, 2021 10:50 AM *To:* Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

The right direction is to modify the +test dir+

vcps -compile … -solve -root_action root1

_currently_

snps_vcps_dir/solve_dir/solution_dir/test_1/

_new proposal_

snps_vcps_dir/solve_dir/solution_dir/test_1_root1/

 

I think the test dir should be *test_<unique-name-by-num-*>_<root_action>*

 

Now we have to go over all flows (obviously, includes the solver) and verify this direction working for them

 

 

 

 

*From:* Aijun Hu <ajhu@synopsys.com> *Sent:* Tuesday, April 20, 2021 8:45 PM *To:* Meir Ovadia <ovadia@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Meir,

Yes. vcps_comp_instance.pb may not be main concern.   let’s  leave is as-is for the time being.

The main concern is that directory structure under snps_vcps_dir,    TR, Debug and Coverage sides will get affected once we change directory structure under snps_vcps_dir with this use model.

 

My question is that:

If we only move a single root action to solve-time,  do we still need to generate the default solve_dir?   or explicit request user to specify different solve_dir ?  or other better ideas ?

vcps -solve -root_action root1    -> generate dbs into  the default solution directory:  snps_vcps_dir/solve_dir

vcps -solve -root_action root2    ->  still generate into  the default solution directory: snps_vcps_dir/solve_dir,     content will be override by the first run

 

Currently VCPS has already supported -solve_dir switch,  to avoid the override issue user can specify different solve_dir like this:

vcps -solve -root_action root1  -solve_dir  my_solve_dir1

vcps -solve -root_action root1  -solve_dir  my_solve_dir2

 

but I’m not sure if  TR or debug will work very well if the different solve_dir is generated under the same root directory snps_vcps_dir.

 

 

Thanks

-Aijun

 

*From:* Meir Ovadia <ovadia@synopsys.com> *Sent:* Tuesday, April 20, 2021 10:08 AM *To:* Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Aijun

  One more item we should consider is the vcps_comp_instance.pb File

Currently, (w/o any good reason the solver dump this file – let’s leave it as-is!) but it also means that in case of

vcps -solve -root_action root1

…

vcps -solve -root_action rootN

 

we might generate +exactly+ the same file N times – we should optimize the process and avoid this redundant logic

I know it looks like internal implementation issue but it might have performance impact which is user visible.

 

 

*From:* Aijun Hu <ajhu@synopsys.com> *Sent:* Tuesday, April 20, 2021 7:14 PM *To:* Bernie DeLay <bldelay@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Bernie,

I assume that with this use model there is no change under snps_vcps_dir.  please confirm it.  

 

Thanks

-Aijun

 

*From:* Bernie DeLay <bldelay@synopsys.com> *Sent:* Tuesday, April 20, 2021 9:07 AM *To:* Hillel Miller <hillelm@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

To be clear the following is ok:

vcps -compile mypss.pss

vcps -solve -root_action action1

vcps -solve -root_action action2

 

The following is not:

vcps -compile mypss.pss

vcps -solve -root_action action1 action2

 

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Tuesday, April 20, 2021 7:46 AM *To:* Meir Ovadia <ovadia@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

ok

 

*From:* Meir Ovadia *Sent:* Tuesday, April 20, 2021 9:44 AM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

My main motivations to avoid multiple root-actions are
 # It is totally not useful
 # Might block future right solution (e.g. test table)

 

I vote to *+disallow+* (at least at this stage) multiple root actions

 

*From:* Meir Ovadia *Sent:* Tuesday, April 20, 2021 5:42 PM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Actually Perspec “test table” solving/mapping done in parallel

The parallel vs. sequential is just pure implementation decision (same goes for -num-cases or any other num-*)

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Tuesday, April 20, 2021 5:40 PM *To:* Meir Ovadia <ovadia@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

If user needs different control knobs for each root action he can run -solve on different command lines, if not the knobs are shared with all of the root action solve and it is a sequential process, for example if there is a timeout/hang the next root action will be deferred.

So the preferred use-mode will be multiple command lines anyway.

 

Shortening to -root will make things easier for user.

 

*From:* Meir Ovadia *Sent:* Tuesday, April 20, 2021 12:24 AM *To:* Aijun Hu <ajhu@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project. *Importance:* High

 

Hi

   As much as I think about the multiple -root_action options – I just do not understand the use-case for that and the flow

 

e.g.

   let’s assume the command line is

vcps -solve -root_action root1 -root_action root2 … -root_action rootN

(I think we should use root* and not action* in the functional spec examples)

 

Now

Let’s assume solving of root-action X (root_actionX) failed

  Can users solve it independent from all other root-actions and get the same result?

 

Root-action is not “yet another flag” but users need to set per each root-action set of flags
 * Seed (once we support it)
 * Cover-point fill (once we support it)
 * Num_* (at least till we support the fill)
 * And many more we do not support

i.e. users need “test table” in order to solve root-action – it is not enough just mentioning the root-action but it must arrived w/ set of configurations

 

I’m afraid that once we introduce the multiple root-actions and once users will start use it – very soon they will come with more “final tuning” requests in order to get more or less Perspec “test table” so maybe it is better disallow multiple root actions and start thinking more seriously about user flows and the need for seed and a configuration per root-action

Indeed, users would like to avoid invoke “vcps solve” many times (performance, licenses and LSF issues) but they need to provide set of configurations per each root-action and not just the root-action type.

 

Thanks.

 

 

 

 

*From:* Aijun Hu <ajhu@synopsys.com> *Sent:* Tuesday, April 20, 2021 1:54 AM *To:* Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Meir Ovadia <ovadia@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Those comments make sense.

Bernie, please help update the slides according to what we discussed in today’s core meeting.  we need further reviews on use model before Yuchen starts it.  

 

Thanks

-Aijun

 

*From:* Gopinath Lakshmi Narasimhan <lngopi@synopsys.com> *Sent:* Monday, April 19, 2021 11:39 AM *To:* Meir Ovadia <ovadia@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

 

From Spec:

>> 

when user specifies more than 1 valid root actions at solve-time, results corresponding each root action go to each solve_dir suffixed by the action name e.g. ./snps_vcps_dir/solve_dir_action1

<< 

 

Request:

Can we name the solve_dir always suffixed with the root_action provided even if there is only 1 root action?

This will make it consistent between multiple root_actions and single root_action.

e.g.

vcps -solve -root_action action1

=> ./snps_vcps_dir/solve_dir_action1

 

vcps -solve -root_action action1 -root_action action2

=> ./snps_vcps_dir/solve_dir_action1

=> ./snps_vcps_dir/solve_dir_action2

 

================================

Gopinath.Narasimhan@synopsys.com

Synopsys Frontend AE

916-985-5187

 

*From:* Meir Ovadia <ovadia@synopsys.com> *Sent:* Monday, April 19, 2021 11:24 AM *To:* Hillel Miller <hillelm@synopsys.com>; Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Minor comments
 # In VCPS the file suffix is .pss (and not .dsl) – please start use this notation in documents and mostly while writing new tests
 # Please use -root_action A -root_action B (and not -root_action A,B) [jut like -test test1 -test test2]
 # What are the TR implications? Looks like someone forgot this aspect in the spec ☹
 # What are the VCPS-debug implications? Looks like someone forgot this aspect in the spec ☹

 

Thanks.

 

*From:* Hillel Miller <hillelm@synopsys.com> *Sent:* Monday, April 19, 2021 9:01 PM *To:* Aijun Hu <ajhu@synopsys.com>; Bernie DeLay <bldelay@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com>; Meir Ovadia <ovadia@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com>; Hillel Miller <hillelm@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Looks good

 
 # Not sure I understand how backwards compatibility works, when having -compile and -solve in the same commands line.
 # Not sure we should use ‘,’ as separator.
 # Can we do:

vcps -compile test.pss -solve -root_action a1

vcps -compile test.pss -solve -root_action a2

 

Will the too know not to recompile?

 

 

*From:* Aijun Hu *Sent:* Monday, April 19, 2021 12:52 PM *To:* Bernie DeLay <bldelay@synopsys.com>; Hillel Miller <hillelm@synopsys.com>; Gopinath Lakshmi Narasimhan <lngopi@synopsys.com>; Mayank Gupta <mayank@synopsys.com>; Meir Ovadia <ovadia@synopsys.com> *Cc:* Yuchen Shi <yuchens@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

+more people.

Hi Bernie/Hillel

Please review it.  

 

 

Thanks

-Aijun

 

*From:* Yuchen Shi <yuchens@synopsys.com> *Sent:* Sunday, April 18, 2021 8:24 PM *To:* Aijun Hu <ajhu@synopsys.com> *Subject:* RE: Functional Spec for root_action project.

 

Hi Aijun,

 

I have added 1 slide to show the change in directory structure and uploaded the spec and slides onto SharePoint.

 

Please find the spec here [https://sp-vg/sites/DSL/Shared%20Documents/dsl_solver/%5BFunctional%20Spec%5D%20Move%20-root_action%20to%20solve-time.docx?Web=1]

 

And the slides here [https://sp-vg/sites/DSL/Shared%20Documents/dsl_solver/%5BFunctional%20Spec%5D%20Move%20-root_action%20to%20solve-time.pptx?Web=1]

 

Please let me know if there is anything else that needs to fix.

 

Thank you!

 

Yuchen SHI

 

 ",Verdi,VCPS,N/A,N/A
P10049895-134346,sync wrong source of multi files when click action on analyzer ,Bug,"sync single file (rso.pss) ok but fail with multiple files (pkg.dsl master.dsl top.dsl)

rso.pss = pkg.dsl + master.dsl + top.dsl

 

case:  /u/stars/testcases/3873895

steps: 
 # ./td.csh
 # click transaction on action analyzer then sync to wrong source (ws.png)",Verdi,VCPS,N/A,N/A
P10049895-134343,Action waveform - Synchronization with nWave doesnt always work on double marker is not working,Bug,Hard to recreate,Verdi,VCPS,N/A,N/A
P10049895-134341,Solution Graph: Browsing through test cases does not show results deterministically even though they have the same layout,Bug,"copy:/remote/vgrnd17/hillelm/vcus_demo_kit/testcases/248scheduleissue

run: vcps -compile -f cacheline_multiwrite_embc.f -debug -root_action cacheline_multiwrite_entry_a -solve -num_cases 10 -enable_cpp -map -config src/tb/pss/integration/c/c_embc_instance.xml
verdi -lca -graphicssystem raster -vcps_dir snps_vcps_dir -workMode pssDebug
 ",Verdi,VCPS,N/A,N/A
P10049895-134339,Solution Graph: Layout shows objects on top of each other sometimes and lines sometimes go stru objects,Bug,"Lines should be multiple segments and should be straight lines through objects.

 

Also 100% doesnt show all objects in the view.",Verdi,VCPS,N/A,N/A
P10049895-134338,[VPSG] Inferred actions should have different color,Bug,"Hi Nate:

 

   I run the vcs case and copy it to my local path:

    */remote/vgsource8/pichen/VCUS/bugs/implictAction*

 

   You can compile it with:

      vcps -q -compile -root_action root test.dsl > vcps_compile.log

      vcps -q -solve -enable_cpp > vcps_solve.log

  or

      *vcps -q -compile -debug_acc test.dsl -root_action root -solve -enable_cpp*

 

Thanks!

BR,

Toto

*From:* Rex Chen *Sent:* Friday, November 20, 2020 9:30 AM *To:* Toto Chen <pichen@synopsys.com>; Nate Tang <chingt@synopsys.com> *Subject:* RE: Example of implicit action

 

Hi Toto,Nate,

Please check test case in unit_DSL/RT_inferencing/basic/case1/test.vgt

 

They are inferred actions.

Based on the functional spec., we should display inferred actions with different color.

Please check if we can know they are inferred actions.

 

Thanks!

Rex

 

 

*From:* Aijun Hu *Sent:* Wednesday, October 21, 2020 3:38 PM *To:* Jun Zhao <zhaoj@synopsys.com>; Rex Chen <rexchen@synopsys.com> *Subject:* RE: Example of implicit action

 

That means action inference.  You can look into the testcase:

unit_DSL/RT_inferencing/basic/case1/test.vgt

 

Thanks

-Aijun

 

*From:* Jun Zhao *Sent:* Wednesday, October 21, 2020 12:17 AM *To:* Aijun Hu <ajhu@synopsys.com>; Rex Chen <rexchen@synopsys.com> *Subject:* Re: Example of implicit action

 

Inferred actions

 

Get [Outlook for iOS|https://aka.ms/o0ukef]

*From:* Aijun Hu <ajhu@synopsys.com> *Sent:* Wednesday, October 21, 2020 12:14:34 AM *To:* Rex Chen <rexchen@synopsys.com> *Cc:* Jun Zhao <zhaoj@synopsys.com> *Subject:* RE: Example of implicit action

 

Hi Rex,

I didn’t get it.   do you mean .dot file generated by our tool?

 

Thanks

-Aijun   

 

*From:* Rex Chen *Sent:* Wednesday, October 21, 2020 12:05 AM *To:* Aijun Hu <ajhu@synopsys.com> *Cc:* Jun Zhao <zhaoj@synopsys.com> *Subject:* RE: Example of implicit action

 

Hi Aijun,

I am saying the action generated by VCS, not original action in DSL codes.

 

Thanks!

Rex

 

*From:* Aijun Hu *Sent:* Wednesday, October 21, 2020 3:03 PM *To:* Rex Chen <rexchen@synopsys.com> *Cc:* Jun Zhao <zhaoj@synopsys.com> *Subject:* RE: Example of implicit action

 

Hi Rex,

What does ‘implicit’ action mean?  Are you saying action inference?

 

Thanks

-Aijun

 

*From:* Rex Chen *Sent:* Tuesday, October 20, 2020 11:52 PM *To:* Aijun Hu <ajhu@synopsys.com> *Cc:* Jun Zhao <zhaoj@synopsys.com> *Subject:* Example of implicit action

 

Hi Aijun,

Do you have DSL example which generate implicit action?

I need the case to check if solution graph work.

 

Thanks!

Rex",Verdi,VCPS,N/A,N/A
P10049895-134334,[PSS] DC the struct object on member view will not jump to related line,Bug,"[Description]

Double click the struct object on member view will not jump to related line on source code.

[How to Reproduce]

*Prepare*

0) %> rm verdiLog -rf

1) %> cd test/test_uvm_vcs

2) %> setenv VERDI_PSS_ENABLE 1

3) %> setenv VERDI_PSS_SLT_ENABLE 1

4) %> setenv VCPS_HOME $VCS_HOME

5) %> vcps -compile -f ../../src/tb/dsl/chaining.f -root_action entry -debug_acc -solve -pss_opt -num_cases 2

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

2) expand 'pss_top::traffic_entry

3) select any 'mem_allocation'

4) double click 'seg' on member view

    - I expect that it should jump to line:15 of mem_common_pkg.pss

!image-2021-05-04-14-47-59-173.png!",Verdi,VCPS,N/A,N/A
P10049895-134333,Synchronization among solution graph/smartLog/activity analyze doesn't work,Bug,"Hi Toto,

As we discussed yesterday, synchronization among smartLog/solution graph/activity analyzer doesn't work for the case with executor specification.

 

Test case in /remote/vgrnd105/chhwang/test/PSS/executor_test2

source run

 ",Verdi,VCPS,N/A,N/A
P10049895-134332,Solution Graph : Instance_id attribute for resource object and value does not appear on attribute pane ,Bug,"Look for core_l.

copy:/remote/vgrnd17/hillelm/vcus_demo_kit/testcases/248scheduleissue

run: vcps -compile -f cacheline_multiwrite_embc.f -debug -root_action cacheline_multiwrite_entry_a -solve -num_cases 10 -enable_cpp -map -config src/tb/pss/integration/c/c_embc_instance.xml
verdi -lca -graphicssystem raster -vcps_dir snps_vcps_dir -workMode pssDebug
 ",Verdi,VCPS,N/A,N/A
P10049895-134331,PSS import warning,Bug," Hi Yanqing,

  With /remote/vgrnd26/yanqings/testcases/P90111555-2943/testcase/3759478/, we are seeing the following warning when load the case in Verdi. Please check whether it's a FSDB dumping bug.

 

!image-2021-09-13-13-54-49-945.png!

Thanks,

Jinnan",Verdi,VCPS,N/A,N/A
P10049895-134330,[PSS] the display icon status will not be kept to show the current display mode,Bug,"[Description]

Currently, we can the the icon is marked enable like  !image-2021-01-14-11-11-01-909.png! if corresponding display mode is enabled.

But the icon will be marked disable like  !image-2021-01-14-11-11-37-265.png! , if I click the icon again.

I think the icon should keep the enable status even if it is clicked again.

Because it let user quickly know the current display mode.

 

[How to Reproduce]

*Prepare*

1) %> cd test/test_uvm_vcs

2) %> setenv VERDI_PSS_ENABLE 1

3) %> setenv VERDI_PSS_SLT_ENABLE 1

4) %> setenv VCPS_HOME $VCS_HOME

5) %> vcps -compile -f ../../src/tb/dsl/chaining.f -root_action entry -debug_acc -solve -pss_opt -num_cases 3

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

    - current, 'Full Graph Mode' icon is enabled like  !image-2021-01-14-11-15-38-742.png!

2) click the icon 'Full Graph Mode'

    - the icon will become  !image-2021-01-14-11-16-03-394.png!",Verdi,VCPS,N/A,N/A
P10049895-134329,switch test on post-debug container but it doesn't auto open after auto close,Bug,"change test at PSS Post-Debug container by click other test name on Solution Test pane

click yes on question dialog (onc.png)

then container is closed but does not auto open again

 

case:  /u/stars/testcases/3873895

steps:

setenv VERDI_PSS_ENABLE 1

1. vcps -compile -solve -map -debug -run rso.pss -root_action root -default_config  -num_cases 3

2. verdi -lca -ssf ./snps_vcps_dir/debug_dir/root_2/vcps_debug.fsdb -test root_2

3. open PSS Post-Debug container

     => currently, test root_2 is loaded

4. click other test on Solution Test pane then click Yes on dialog

    => container auto close and doesn't show up again ",Verdi,VCPS,N/A,N/A
P10049895-134326,Solution Graph: Flow objects dont come back when switching multiple times between flow object view and non-flow object view,Bug,"Aside from this issue, lines disappear as well

copy:/remote/vgrnd17/hillelm/vcus_demo_kit/testcases/248scheduleissue

run: vcps -compile -f cacheline_multiwrite_embc.f -debug -root_action cacheline_multiwrite_entry_a -solve -num_cases 10 -enable_cpp -map -config src/tb/pss/integration/c/c_embc_instance.xml
verdi -lca -graphicssystem raster -vcps_dir snps_vcps_dir -workMode pssDebug ",Verdi,VCPS,N/A,N/A
P10049895-134324,sync fail with executor stream,Bug,"case: /u/stars/testcases/3872521

step: ./config.csh

=> 2 verdi are opened. one has executor stream in action analyzer and the other doesn't.

      solution graph and action analyzer sync ok w/o executor stream.

      config.png: w/ executor stream solution graph and action analyzer fail to sync and 'View Source' is seen on RMB of action analyzer",Verdi,VCPS,N/A,N/A
P10049895-134321,[PSS] 'Repeat' can be expanded sometimes but sometimes not,Bug,"[Description]

'Repeat' node cannot be expanded in some test, but cannot in some test.

 

[Setting]

Verdi: /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/bin/verdi

Vcs: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcs

Vcps: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcps

 

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv PROJECT_ROOT <path_of_your_local_directory>

3) %> module load python

4) %> cd vcps/sv_vcs_uvm

5) %> ./run

Reproduce

1) %> verdi -lca -graphicssystem raster -vcps_dir chaining_vcps_dir -workMode pssDebug -ssf chaining_test_1_r1.fsdb

2) select 'test_1_r1' on Solution graph

    2-1) expand 'pss_top::traffic_entry_a'

    2-2) select 'Reapeat'

    -> it cannot be expand in test_1_r1

!image-2021-06-22-17-20-22-932.png!

3) select 'test_4_r2'

    3-1) expand 'pss_top::traffic_entry_a'

    3-2) select 'Reapeat'

    -> it can be expanded here

!image-2021-06-22-17-20-28-929.png!",Verdi,VCPS,N/A,N/A
P10049895-134320,[PSS]  member view will show the variable that undeclared in action,Bug,"[Description]

member view will show the variable that undeclared in action

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_SLT_ENABLE 1

3) %> setenv VCPS_HOME $VCS_HOME

4) %> vcps -compile -solve -map Models/power.pss power_down_test1.pss -config Configs/power_down_config.xml -root_action test -map=-test_mode -demo_mode -debug_acc

*Reproduce*

1) %> verdi -lca -graphicssystem raster -workMode pssDebug -vcps_dir 

2) click 'pss_top: power_down' in solution graph

    - '__dsl_mustache_var' is not declared in power_down

  !image-2021-02-03-14-07-46-026.png!",Verdi,VCPS,N/A,N/A
P10049895-134313,[PSS] some action will not be dumped,Bug,"[Description]

Some action will be dumped in SP1(old API) but not in SP2-1(new API)

 

[Setting New API]

Test version: 2020-12-SP2-1

Verdi: /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/bin/verdi

Vcs: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcs

Vcps: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcps

 

[Setting Old API]

module load verdi/2020.12-SP1

module load vcs/2020.12-SP1

module load vcps/2020.12-SP1

 

[How to Reproduce]

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) Dump the FSDB by 2020.12-SP2-1

    2-1) %> ./run

    2-2) mv pss_action.fsdb new.fsdb

3) Dump the FSDB by 2020.12-SP1

    3-1) %> ./run_old

    3-2) %> mv pss_action.fsdb old.fsdb

 

Reproduce

1) %> verdi -ssf new.fsdb

2) Tools -> Transaction Debug -> Transaction and Protocol Analyzer

3) Load new.fsdb and old.fsdb then compare

!image-2021-07-02-11-22-19-950.png!",Verdi,VCPS,N/A,N/A
P10049895-134311,transaction count mismatch in component stream,Bug,"case:  /u/stars/testcases/3837550

steps:

1.  ts.verify -T /u/stars/testcases/3837550 -M vcs_td_cos7_64_default -d -l log unit_DSL/PV_TR/powerDownConstruct/solveTimeRepeat.vgt

2.  cd log/unit_DSL/PV_TR/powerDownConstruct/solveTimeRepeat

3.  source /u/stars/testcases/3837550/sourceMe

4.  verdi -lca -workMode transactiondebug -ssf pss_action.fsdb

    => scs.png

transaction pane has 5 transactions for the executor stream '$trans_root/executor_r/executor_0/D' 

but only display 1 transaction for the component stream '$trans_root/pss_top/D'",Verdi,VCPS,N/A,N/A
P10049895-134309,action analyzer not open in TD by the same command  in 20.12,Bug,"This problem disturbs P90111555-2433 testing (aa.png).

 

case:  /u/stars/testcases/3838492

steps:

td.csh    => action analyzer is not present.

2012.csh  => easily switch to action analyzer then debug with PSS source code together conveniently ",Verdi,VCPS,N/A,N/A
P10049895-134305,[PSS] Result of 'Show Pool Binding Information' is wrong,Bug,"[Description]

Result of 'Show Pool Binding Information' is wrong.

 

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_SLT_ENABLE 1

3) %> setenv VCPS_HOME $VCS_HOME

4) %> vcps -compile -solve pkg.dsl num_bind.dsl -root_action entry -debug_acc -num_bindings 3 -trace_mode

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

2) select 'test_1_b2' on test list

3) select 'c1' action

4) select 'buf_c_out' on member view

5) RMB -> Show Pool Binding Information

!image-2021-02-25-14-28-06-524.png!",Verdi,VCPS,N/A,N/A
P10049895-134304,[PSS] action will be expanded automatically by replay verdi.cmd,Bug,"[Description]

After replay verdi TCL commands, the selected action will be expanded automatically.

But it should not be expanded.

 

[How to Record the TCL commands]

*Prepare*

0) %> rm verdiLog -rf

1) %> cd test/test_uvm_vcs

2) %> setenv VERDI_PSS_ENABLE 1

3) %> setenv VERDI_PSS_SLT_ENABLE 1

4) %> setenv VCPS_HOME $VCS_HOME

5) %> vcps -compile -f ../../src/tb/dsl/chaining.f -root_action entry -debug_acc -solve -pss_opt -num_cases 2

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

2) click 'pss_top::traffic_entry' on Solution Graph

3) exit Verdi

 

[How to Reproduce]

*Reproduce*

1) %> -lca -graphicssystem raster -workMode pssDebug -play rep.cmd

--> '_power_down_entry_dsl_anony__0_' is expanded, but it should not.",Verdi,VCPS,N/A,N/A
P10049895-134299,[SmLog] without assign log file to -smlog will hang,Bug,"[Description]

Error handling test.

Without assign any log file to -smlog will hang.

 

[Setting]

Verdi: /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/bin/verdi

Vcs: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcs

Vcps: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcps

 

[How to Reproduce]

 

Reproduce

1) %> verdi -ssf pss_action.fsdb -smlog &

 

[Root Cause]
Not handling the scenario when -smlog missing argument

[Solutions]
1)Handle the scenario when -smlog missing argument
2)If command line contains '-smlog', smart log would be opened even missing the argument
3)Add warning message for -smlog missing argument",Verdi,VCPS,N/A,N/A
P10049895-134293,[VPSG] Interaction between test view and solution graph view,Bug,"To support interactions between test view and solution graph view, we need TCL commands to pass full instance name.

 

*// TCL: from Slt graph to Test View:*
pabSelectObject -win $_pabWnd5 -instPath \
 'pss_top.entry.traffic_entry_dsl_anony_.load_mem_buff_a_dsl_anony_.initialize_mem_a_dsl_anony__local_dummy_'


*// TCL: from Test View to Slt graph*
pssShowToSltGraph -path \
 'pss_top.entry.traffic_entry_dsl_anony_.load_mem_buff_a_dsl_anony_.initialize_mem_a_dsl_anony__local_dummy_'",Verdi,VCPS,N/A,N/A
P10049895-134292,[PSS] activity window is empty,Bug,"[Description]

We can see the solution graph is display something, but activity is empty.

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_SLT_ENABLE 1

3) %> setenv VCPS_HOME $VCS_HOME

4) %> vcps -compile -solve -map Models/power.pss power_down_test1.pss -config Configs/power_down_config.xml -root_action test -map=-test_mode -demo_mode -debug_acc

*Reproduce*

1) %> verdi -lca -graphicssystem raster -workMode pssDebug -vcps_dir 

!image-2021-02-03-14-33-44-249.png!",Verdi,VCPS,N/A,N/A
P10049895-134287,PSS Mode should be available in interactive mode,Bug,"Thanks, Rex.

I tried interactive Verdi i.e.
 # Install VerdiPortableStimulus license
 # setenv VERDI_PSS_ENABLE 1
 # simv -gui

 

Didn’t see PSS Mode available under Verdi Windows menu.

Is interactive PSS mode not supported in 2020.03?

 

Now, I tried the post process mode and I can see PSS Mode with this bring up.

>> 
 # verdi -dbdir simv.daidir -lca

<< 

However, it appears to pull VerdiTransactionDebugUltra license in addition to VerdiPortableStimulus.

Is that expected?

 

Checkout succeeded: Verdi/EF0076CFC7308C7AC5D5

        License file: <port1>@<server1>

        License Server: <port1>@<server1>

[SCL] Checking status for feature Verdi - 05/06/2020 08:05:49

[SCL] 05/06/2020 08:05:49 PID:6046 Client:sccj004305 Server: <port1>@<server1> Checkout succeeded Verdi 2020.03

Checkout succeeded: VerdiPortableStimulus/BF00D8645DA061791479

        License file: <port2>@<server2>

        License Server: <port2>@<server2>

[SCL] Checking status for feature VerdiPortableStimulus - 05/06/2020 08:06:01

[SCL] 05/06/2020 08:06:01 PID:6046 Client:sccj004305 Server: <port2>@<server2> Checkout succeeded VerdiPortableStimulus 2020.03

FlexNet Licensing checkout error: No such feature exists.

Feature:       VerdiTransactionDebugUltra

License path:  <port2>@<server2>:

FlexNet Licensing error:-5,147

license file(s):  <port1>@<server1>:

FlexNet Licensing checkout error: No such feature exists.

Feature:       VerdiTransactionDebugUltra

License path:  <port3>@<server3>:

FlexNet Licensing error:-5,147

…

Feature:       VerdiTransactionDebugUltra

License path:  <port4>@<server4>:

FlexNet Licensing error:-5,147

license file(s):  <port5>@<server5>

Checkout succeeded: VerdiTransactionDebugUltra/8F30B7555DB545A4CCE8

        License file: <port6>@<server6>

        License Server: <port6>@<server6>

[SCL] Checking status for feature VerdiTransactionDebugUltra - 05/06/2020 08:06:08

[SCL] 05/06/2020 08:06:08 PID:6046 Client:sccj004305 Server: <port6>@<server6> Checkout succeeded",Verdi,VCPS,N/A,N/A
P10049895-134285,"Solution Graph : Expand/Collapse layout is inconsistent, expand+collapse doesnt return to the original state",Bug,"copy:/remote/vgrnd17/hillelm/vcus_demo_kit/testcases/248scheduleissue

run: vcps -compile -f cacheline_multiwrite_embc.f -debug -root_action cacheline_multiwrite_entry_a -solve -num_cases 10 -enable_cpp -map -config src/tb/pss/integration/c/c_embc_instance.xml
verdi -lca -graphicssystem raster -vcps_dir snps_vcps_dir -workMode pssDebug",Verdi,VCPS,N/A,N/A
P10049895-134284,"Verdi PSS SG debug, tool crashes, when works, associated nodes are separated too much (at open) making it difficult to see what is going on ",Bug,"copy: /remote/vgrnd17/hillelm/vcus_demo_kit/testcases/360schedule_priority_with_dual_buffer 

run this for small test case: ./run.csh 4

run this for bigger test case: ./run.csh 10

 

There are a couple of issues:
 * crashes, i was able to run in the past (gone)
 * associated nodes are too far from each other, if one zooms in he doesnt see the nodes together, one has to explore full graph so dragging nodes will not work.(gone)
 * moving from test case to test case takes too much time (P90111555-3106)

 ",Verdi,VCPS,N/A,N/A
P10049895-134279,Action browser is broken,Bug,"End time is showing incorrect in action browser.

There is a miss match between end time of sw_producer_buffer, between log an fsdb.
See text and pic below

 

 

*NOVAS WARN* The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
Info-[47662ns] riscv_c::sw_producer_buffer_a[6] [pss_top.riscv] [executor 8] - Start
*Info-[164894ns] riscv_c::sw_producer_buffer_a[6] [pss_top.riscv] [executor 8] - End*
Info-[190602ns] riscv_c::dma_copy_buffer_a[14] [pss_top.riscv] [executor 9] - Start
Info-[210186ns] riscv_c::dma_copy_buffer_a[14] [pss_top.riscv] [executor 9] - End
Info-[236494ns] riscv_c::dma_copy_buffer_a[24] [pss_top.riscv] [executor 6] - Start
Info-[256078ns] riscv_c::dma_copy_buffer_a[24] [pss_top.riscv] [executor 6] - End

 

!image-2021-05-24-13-24-18-041.png!",Verdi,VCPS,N/A,N/A
P10049895-134276,fsdb has root executor stream in TD but not in 2020.12,Bug,"The stream '$trans_root/executor_r/executor_0/root' is found in TD but not in 2020.12 (etor.png)

Please help comment which result of version is expected.

 

case:  /u/stars/testcases/3838473

steps:
 * 20.12: run on 'linux_CentOS6' machine 

 #  source /u/stars/testcases/3838473/so2012
 # ts.verify -l log2012 -T /u/stars/testcases/3838473 -d unit_DSL/PV_TR/Exec_Block/DataType/struct.vgt -M vcs_2012_cos6_64_default
 # cd  log2012
 #  verdi -lca -workMode transactiondebug -ssf unit_DSL/PV_TR/Exec_Block/DataType/struct/pss_action.fsdb 

           => no stream '$trans_root/executor_r/executor_0/root' on action analyzer

 
 * TD:  run on 'linux_CentOS7' machine

 #  source /u/stars/testcases/3838473/soTD
 # ts.verify -l logTD -T /u/stars/testcases/3838473 -d unit_DSL/PV_TR/Exec_Block/DataType/struct.vgt
 # cd  logTD
 #  verdi -lca -workMode transactiondebug -ssf unit_DSL/PV_TR/Exec_Block/DataType/struct/pss_action.fsdb 

           => there is the stream '$trans_root/executor_r/executor_0/root' on action analyzer",Verdi,VCPS,N/A,N/A
P10049895-134265,[PSS] 'Display Source Code in New Tab' will not jump to action declaration on source code,Bug,"[Description]

According to spec. description, 'Display Source Code in New Tab'  should jump to action declaration on source code. i.e., it should jump to the same place as result of 'Show Definition and Activity'.

[How to Reproduce]

1) %> cd test/test_uvm_vcs

2) %> setenv VERDI_PSS_ENABLE 1

3) %> setenv VERDI_PSS_SLT_ENABLE 1

4) %> setenv VCPS_HOME $VCS_HOME

5) %> vcps -compile -f ../../src/tb/dsl/chaining.f -root_action entry -debug_acc -solve -pss_opt -num_cases 2

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

2) select 'pss_top::traffic_entry' node on Solution Graph

3) RMB -> 'Display Source Code in New Tab'

    - it will jump to line:103, but I expected should jump to line::79

 ",Verdi,VCPS,N/A,N/A
P10049895-134262,inappropriate warning for view source and show definition,Bug,"case:  /u/stars/testcases/3837540

steps: ./run.csh

          => RMB on transaction to do 'view source' or 'show definition'

          => inappropriate warning  (ssrc.png)

 

note: RMB differ in TD(2012.png)",Verdi,VCPS,N/A,N/A
P10049895-134259,[PSS][NewAPI] DnD the variable from member list to source code will jump to wrong line,Bug,"[Description]

Drag and drop the variable from member list to source code will jump to wrong line/file.

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) setenv PROJECT_ROOT <your_local_directory_path>

4) %> cd vcps/sv_vcs_uvm

5) %> make pss_compile SCENARIO=chaining

6) %> make pss_solve SCENARIO=chaining

 

Reproduce

1) %> verdi -workMode pssDebug -lca -graphicssystem raster -vcps_dir chaining_vcps_dir

2) select 'traffic_entry_a #6' on Solution Graph

3) DnD 'action_select' from member list to source code

!image-2021-09-02-11-07-43-741.png!",Verdi,VCPS,N/A,N/A
P10049895-134253,crash sltConverter::buildAttr,Bug,"case:  /u/stars/testcases/3877159

steps:

setenv VCS_TARGET_ARCH linux64
 setenv VCS_HOME /remote/vtgimages/SAFE/linux64_TD_Engineer/release-structure/vcs-mx
 setenv VERDI_HOME /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
 setenv VCPS_HOME $VCS_HOME/../vcps
 setenv PATH $VERDI_HOME/bin:$VCS_HOME/bin:$PATH
 setenv VERDI_PSS_ENABLE 1

0. rm -r snps_vcps_dir
1. vcps -compile -solve -map -debug -config multi_c_flavors.xml -num_cases 3 -root_action root multi_c_flavors.pss -run

2. verdi -lca -ssf ./snps_vcps_dir/debug_dir/root_1/vcps_debug.fsdb

3. open PSS Post-Debug container from window solution graph 4

4. go to Verdi:nTraceMain:1 window

5. click pull-down menu 'window' -> 'PSS Debug Mode'

6. click action A5#39 in window  solution graph 4

=>

Thread 1 (Thread 0x7ffff7ed73c0 (LWP 24294)):
 #0 0x00007fffef92c4b9 in waitpid () at /lib64/libc.so.6
 #1 0x00007fffef8a9f62 in do_system () at /lib64/libc.so.6
 #2 0x00007fffef8aa311 in system () at /lib64/libc.so.6
 #3 0x000000000aa70406 in sysiCrash ()
 #4 0x000000000aa70913 in actUnexpectAction ()
 #5 0x000000000aa7095b in catchSignalCB ()
 #6 0x0000000009f4cada in _anrep_handler_signal ()
 #7 0x00007fffef89d400 in <signal handler called> () at /lib64/libc.so.6
 #8 0x000000000ac1b509 in sltConverter::buildAttr(actBase*, dslBase*, libpss::Instance*, std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >, bool, bool) ()
 #9 0x000000000ac1373a in sltMetaData::buildSltMemList(dslBase*) ()
 #10 0x000000000abab77e in pssSltMainWnd_C::refreshMemberView(int) ()
 #11 0x000000000abd782a in g_pssSltGraphSelectNodeCMD(CArgv*, void*) ()
 #12 0x000000000abd8267 in pssSltGraphView_C::nodeSelected(QString const&) ()
 #13 0x000000000abe02fa in pssSltGraphView_C::qt_static_metacall(QObject*, QMetaObject::Call, int, void**) ()
 #14 0x000000000abe063f in pssSltGraphView_C::qt_metacall(QMetaObject::Call, int, void**) ()
 #15 0x00007ffff3fdb006 in JSC::Bindings::QtRuntimeMetaMethod::call(JSC::ExecState*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtWebKit.so.4
 #16 0x00007ffff472e028 in cti_op_call_NotJSFunction () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtWebKit.so.4
 #17 0x00007fff9b3f24ef in ()
 #18 0x0000000016478cb0 in ()
 #19 0x00007fff98d23b10 in ()
 #20 0xffffffffffffffff in ()#21 0x00007fff00000002 in ()
 #22 0x00007fff00000004 in ()
 #23 0x00007fff00000010 in ()
 #24 0x0000000000000000 in ()
 ---------------
 branchName=Verdi_S-2022.06-Alpha cnlDate=-- Wed Sep 15 02:52:54 PDT 2021 cnlEnv=Linux.0/64bit
 uname(Linux odcphy-vg-1292 3.10.0-1127.10.1.el7.x86_64 #1 SMP Wed Jun 3 14:28:03 UTC 2020 x86_64)
 ---------------",Verdi,VCPS,N/A,N/A
P10049895-134252,how to display the action without exec body ,Bug,"There is no information in following spec

https://jira.internal.synopsys.com/secure/attachment/390899/ExecutorStreamSupport.docx

regarding how action analyzer present the executor and component stream if the action has no exec body.

For example, EB.png and EB_no.png

Please help confirm the spec. 

Thanks.",Verdi,VCPS,N/A,N/A
P10049895-134250,[PSS] unfinish transaction will be found when repeat multiple times ,Bug,"[Description]

Unfinish traction will be found when repeat multiple times.

For example:

action root {
    activity {
    (* runtime *)
        repeat (2) {
            do A;
        };

    };

};

For the case, will not find the unfinish traction.

But it we edit the repeat time from 2 to 10, unfinish traction will be found.

 

[Setting]

Test version: 2020-12-SP2-1

Verdi: /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/bin/verdi

Vcs: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcs

Vcps: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcps

 

[How to Reproduce]

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> ./run

Reproduce

1) %> verdi -ssf pss_action.fsdb -smlog post_debug -vcps_dir

2) switch to tProtocolAnalyzer

    2-1) double click 'pss_top.B' on Hier. Tree

    2-2) click 'Search Forward'

!image-2021-07-01-14-08-21-638.png!",Verdi,VCPS,N/A,N/A
P10049895-134249,[PSS] Solution graph will not change back to original layout after reset,Bug,"[Description]

Solution graph will not change back to original layout after reset.

But solution graph will reset to original layout after switch to others test and switch back.

 

[How to Reproduce]

*Prepare*

0) %> rm verdiLog -rf

1) %> cd test/test_uvm_vcs

2) %> setenv VERDI_PSS_ENABLE 1

3) %> setenv VERDI_PSS_SLT_ENABLE 1

4) %> setenv VCPS_HOME $VCS_HOME

5) %> vcps -compile -f ../../src/tb/dsl/chaining.f -root_action entry -debug_acc -solve -pss_opt -num_cases 2

*Reproduce*

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

2) expand 'pss_top::traffic_entry'

3) reset graph

!image-2021-05-04-15-27-38-912.png!

-> But I expect the result should be like as below

!image-2021-05-04-15-28-20-491.png!",Verdi,VCPS,N/A,N/A
P10049895-134246,[VPSG] Show Definition and Activity does not work,Bug,"The node in activity tree is not highlighted when clicking on 'Show Definition and Activity'.

Case: /slowfs/vgverdiproject2/rexchen/Case/PSS/AMD_TEST_1/chaining_2020.03-SP1-1.AMD/test/test_uvm_vcs/

 verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug &

Expand compound action then select an action and do 'Show Definition and Activity'.",Verdi,VCPS,N/A,N/A
P10049895-134244,[PSS] Show in Solution graph is no effect,Bug,"[Description]

Click the Show in Solution graph on tProtocolAnalyzer is not effect.

 

[Setting]

Test version: 2020.12-SP2-1

Verdi: /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/bin/verdi

Vcs: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcs

Vcps: /remote/vtgimages/SAFE/linux64_VCS2020.12_Engineer/release-structure/vcs/bin/vcps

 

[How to Reproduce]

*Prepare*

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv PROJECT_ROOT <path_of_your_local_directory>

3) %> module load python

4) %> cd vcps/sv_vcs_uvm

5) %> ./run

Reproduce

1) %> verdi -lca -graphicssystem raster -vcps_dir chaining_vcps_dir -workMode pssDebug -ssf chaining_test_1_r1.fsdb

2) Switch to tProtocolAnalyzer

    2-1) Double click 'pss_top.chaining_consumer_buffer_a'

    2-2) click icon 'Search Forward'

    2-3) RMB -> 'Show in Solution Graph'

!image-2021-06-23-17-12-13-868.png!

--> and then switch to Solution Graph, action 'pss_top.chaining_consumer_buffer_a' is not selected.",Verdi,VCPS,N/A,N/A
P10049895-134235,"Solution Graph: Difficult to control zoom/zoom out and scrolling, most probably a scrolling bar is needed, or some layout stability",Bug,"copy:/remote/vgrnd17/hillelm/vcus_demo_kit/testcases/248scheduleissue

run: vcps -compile -f cacheline_multiwrite_embc.f -debug -root_action cacheline_multiwrite_entry_a -solve -num_cases 10 -enable_cpp -map -config src/tb/pss/integration/c/c_embc_instance.xml
verdi -lca -graphicssystem raster -vcps_dir snps_vcps_dir -workMode pssDebug
 * 
 * 
Options

h4.  ",Verdi,VCPS,N/A,N/A
P10049895-134226,[PSS] notice icon on label of ActionAnalyzer should not be displayed when it without any information change,Bug,"[Description]

Double click the action on Solution graph but it will not sync to ActionAnalyzer (it' is expected).

Thus ActionAnalyzer will not change anything.

But notice icon on label of ActionAnalyzer should will be displayed.

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) %> ./run

Reproduce

1) %> verdi -workMode pssDebug -lca -graphicssystem raster -vcps_dir -ssf ./root_2_r1.fsdb -test root_2_r1 &

2) double click 'A #23' on Solution Graph

    -> it will not sync to ActionAnalyzer and change anything on ActionAnalyzer 

    -> notice icon should not be displayed

!image-2021-09-13-15-03-54-349.png!",Verdi,VCPS,N/A,N/A
P10049895-134224,[PSS][NewAPI] DC the result of search will not select the corresponding node on Solution Graph,Bug,"[Description]

Double click the search result will not select/highlight corresponding node on Solution Graph.

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) %> setenv PROJECT_ROOT <your_local_directory_path>

4) %> module load python

5) %> module load vg_gnu

6) %> cd vcps/c_fgp_mixed

7) %> make gen_pss

Reproduce

1) %> verdi -lca -graphicssystem raster -vcps_dir chaining_vcps_dir -workMode pssDebug

2) click 'Search All in Current Graph' icon on Solution Graph

    2-1) search 'buffer'

3) Double click the result on message pane

!image-2021-09-14-13-53-23-681.png!

 ",Verdi,VCPS,N/A,N/A
P10049895-134217,[PSS][NewAPI] DC the variable on Member list will jump to wrong line of source code,Bug,"[Description]

Double click the variable that declared in {color:#de350b}extend action{color} on Member list will jump to wrong line of source code.

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) setenv PROJECT_ROOT <your_local_directory_path>/252issuewithphantomactions

4) %> cd 252issuewithphantomactions/vcps/sv_vcs_uvm

5) %> make pss_compile SCENARIO=chaining

6) %> make pss_solve SCENARIO=chaining

 

Reproduce

1) %> verdi -workMode pssDebug -lca -graphicssystem raster -vcps_dir chaining_vcps_dir/

2) select uart_c::initialize_a #11 [pss_top.uart]

3) double click '_i' on member list

    > I expect it should jump to line:4 of uart_uvm.pss instead of addr_pkg.pss

!image-2021-09-01-14-11-54-449.png!

 ",Verdi,VCPS,N/A,N/A
P10049895-134216,VCPS Post debug creates phantom zero time actions in transaction fsdb,Bug,"copy /remote/vgrnd17/hillelm/vcus_demo_kit/testcases/252issuewithphantomactions <local-dir>

setenv PROJECT_ROOT <local-dir>

cd vcps/sv_vcs_uvm/   

make gen_pss SCENARIO=chaining   

make vcs_compile_elab   

make test TEST=test_1_r1   

make pss_debug TEST=test_1_r1 LANGUAGE=sv 

  make pss_verdi &    

 

Look at dma_copy and uart_copy actions see zero time",Verdi,VCPS,N/A,N/A
P10049895-134214,[PSS][NewAPI] DC the action will jump to wrong line on source code,Bug,"[Description]

Double click the action on Solution Graph will jump to wrong source code line.

And I think it is related to 'extend component' issue.

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) %> ./run

Reproduce

1) %> verdi -workMode pssDebug -vcps_dir

2) double click 'pss_top::cacheline_multiwriter_producer_buffer_a[3] [pss_top]' on solution graph

    -> it will jump to wrong line on source code

3) RMB -> Show File Information

    -> the result is wrong also.

!image-2021-08-23-15-32-00-169.png!",Verdi,VCPS,N/A,N/A
P10049895-134212,source line mismatch in PSS Viewer,Bug,"steps:

1. vcps -compile -solve -root_action root -debug ~regress/p4_snapshots/TD/unit_DSL/PV_TR/Riscv_plaform_VCS/multi_c_flavors.pss

2. verdi -lca -vcps_dir snps_vcps_dir

3. In Declaration tree of PSS Viewer, double click node pss_top.checker

    => svmm.png

 ",Verdi,VCPS,N/A,N/A
P10049895-134209,[PSS][NewAPI] name of repeat node will show redundant index,Bug,"[Description]

Repeat node's name will show redundant index like repeat(5) {color:#de350b}[11]{color}.

 

[How to Reproduce]

Version

VCPS TD (S-2022.06-Alpha_Full64)

Prepare

1) %> setenv VERDI_PSS_ENABLE 1

2) %> setenv VERDI_PSS_NEW_API_FLOW 1

3) %> vcps -compile -solve repeat.pss -root_action entry -debug_acc -num_cases 2 -num_rands 2

Reproduce

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug &

!image-2021-09-16-11-24-18-382.png!",Verdi,VCPS,N/A,N/A
P10049895-134205,[PSS] verdi option '-solve_dir' usage is different from spec,Bug,"[Description]

There are some spec issue need to be confirmed.

*case 1*: execute verdi with option '-vcps_dir' only (verdi  -vcps_dir -lca -graphicssystem raster -workMode pssDebug)

        - Should Verdi invoke compile database only or invoke compile database and solution database?

        - Current behavior is invoke compile database and solution database even if verdi option '-solve_dir' will not be used.

        - PV expected behavior: invoke compile database only. Because '-solve_dir' is not be used even if the directory 'solve_dir' is existed.

 

*case 2*: solution database path is not assigned to '-solve_dir' option

        - Current behavior is popup message show 'Error: PSS solution database should be located under VCPS top-level directory.'

        - Spec: the error message should be 'No solve directory is specified. Solution graph window will not be brought'

 

[How to Reproduce]

*Prepare*

1) %> cd test/test_uvm_vcs

2) %> setenv VERDI_PSS_ENABLE 1

3) %> setenv VERDI_PSS_SLT_ENABLE 1

4) %> setenv VCPS_HOME $VCS_HOME

5) %> vcps -compile -f ../../src/tb/dsl/chaining.f -root_action entry -debug_acc -solve -pss_opt -num_cases 2

*Reproduce*

case 1

1) %> verdi -lca -graphicssystem raster -vcps_dir -workMode pssDebug

     - solution database will be invoked even if '-solve_dir' is not be used.

 

case2

1) %> mv snps_vcps_dir/solve_dir snps_vcps_dir/test_solve_dir -f

2) %> verdi -lca -graphicssystem raster -vcps_dir snps_vcps_dir -workMode pssDebug -solve_dir

    - Error message will show  'No solve directory is specified. Solution graph window will not be brought' instead of 'Error: PSS solution database should be located under VCPS top-level directory.'

 ",Verdi,VCPS,N/A,N/A
P10049895-134204,initial warning of action fsdb and time unit s,Bug,"case:  /u/stars/testcases/3837550

steps:

1.  ts.verify -T /u/stars/testcases/3837550 -M vcs_td_cos7_64_default -d -l log unit_DSL/PV_TR/powerDownConstruct/solveTimeRepeat.vgt

2.  cd log/unit_DSL/PV_TR/powerDownConstruct/solveTimeRepeat

3.  source /u/stars/testcases/3837550/sourceMe

4.  verdi -lca -workMode transactiondebug -ssf pss_action.fsdb

   =>  tunig.png

        issue 1.  please improve fsdb dumping to eliminate the initial warning ( 1>Cannot get correct Scale Value 'ns', uses 1.0 ns as default scale value.) when loading action fsdb every time

        issue 2. time unit can not be changed to 1s on action analyzer 

 ",Verdi,VCPS,N/A,N/A
P10049895-134203,[PSS] SLT Graph repeat actions can't jump to PSS Debug Activity tree,Bug,"cp -rf /remote/vgsource8/pichen/VCUS/bugs/repeatCase

The case is multiple repeat with '(* runtime *)'

1. rm -rf flex* verdiLog/
2. vcps -compile -debug_acc pss_top.pss -root_action root -solve -num_cases 2
3. verdi -lca -workMode pssDebug -vcps_dir
4. select graph node 'pss_top::act1 a1_0_0' -> RMB -> 'Show Definition and Activity'
5. check PSS Debug Activity tree view, to see if it can jump to 'a1'
",Verdi,VCPS,N/A,N/A
P10049895-134198,Appmode in gui is blocked when restoring FTA saved session,Bug,"When restoring a saved FTA session - 

vcf -session fta_gui_trial -restore -verdi

!image-2021-09-16-12-59-55-424.png!

Appmode in gui is blocked - 

!image-2021-09-16-13-00-50-039.png!

But i am able to change app mode using the vc formal console -

!image-2021-09-16-13-01-31-990.png!

 

!image-2021-09-16-13-02-21-352.png!

back to FTA

!image-2021-09-16-13-02-04-219.png!

 

 

 ",Verdi,VC Static,Formal,N/A
P10049895-134197,Verdi readability issue with 130th level of instances,Bug,"I have tried loading a vdb in verdin with 130 level. Due to indentation for each level down the hierarchy I am unable to view by first level instance which I have merged with moduletree.

Kindly review this and see if this view can be enhanced so that the first level of hierarchy could be found out easily for customer. let me know if there is any setting to achieve this.
 # Testcase with hierarchy dept of 132. Urg was successful in default and modtreefile feature. Verdi also load the vdb successfully. But usability wise there can be improvement

Issue: With minimum of one column also I cannot see the instance that I have merged in 130^th^ level.

 

testcase: /slowfs/vgpv2/pdeepthi/Coverage/clients/bClient_Dec22/unit_TECH/coverage/modtreeFile_128hier

Steps: 

set comp_opts = '-cm line+tgl+fsm+cond+branch+assert -cm_tgl fullintf+structarr+mda -lca -cm_line contassign -cm_cond allops+for -cm_branch values -cm_fsmopt structarr -cm_line contassign+svtb'
set comp_opts = '-cm line+tgl+fsm+cond+branch+assert -cm_tgl portsonly -lca -cm_line contassign -cm_cond obs+allops+for -cm_branch values -cm_fsmopt structarr -cm_line contassign+svtb -cm_glitch 0'

rm -rf simv* csrc

vcs -sverilog mod_depth_130.v top.v $comp_opts -full64  -q 
simv -assert quiet -cm line+tgl+fsm+cond+branch+assert

 

vdCov -covdir simv.vdb 

 

!image-2021-09-16-23-14-45-819.png!

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-134194,CLONE - WaveReplay license simplification(for Verdi2021.09-1),Enhancement,"====== Description Begin (by Felix) ======

TD.VERDI = VERDI2022.06

 *{color:#de350b}This Jira is used to ckin code to Verdi2021.09-1.{color}*

 
 * Code ckin
 ** {color:#c1c7d0}VERDI2022.06: done(20210915){color}
 ** VERDI2021.09-1: done(20210922)
 ** {color:#c1c7d0}VERDI2020.12-SP2-3: done(20210915){color}

 

====== Description End    (by Felix) ======

 

Final Spec:

Refer attached slides. The IDX (WaveReplay) license check-out Spec will be:

1) since 2021.09-1 and later version: VERDI-ULTRA + VERDI-APEX-RT, where VERDI-APEX-RT will be checked out when IDX attempts to read the FSDB and invokes simv run time.

2) back to 2020.12-SP2-3 and later 2020.12-SP2-x patches, IDX will

  - (a) check out BU key: VC-WaveReplay + Verdi (same as previous behavior)

  - (b) if failed to check out the BU key VC-WaveReplay, IDX will check out VERDI-ULTRA + VERDI-APEX-RT, (same as the Spec. for 2021.09-1)

-----------------------------------------------------------------

Original requirement:

Need to simplify WaveReplay license model.

Option 1: VERDI-APEX + VERDI-APEX-RT (Preferred)
 > use VERDI-APEX for the basic/analysis
 > use VERDI-APEX-RT for engine/runtime process. Potentially, customer can use N copy of VERDI-APEX-RT key to run many engines process in regression/multi process flow to speed up TAT.

Option2: VERDI-APEX + VERDI-APEX-AN + VERDI-APEX-RT (non-preferred)
 if option1 cannot be done, use 3 license key to VERDI-APEX + VERDI-APEX-AN + VERDI-APEX-RT for RDA flow. and keep VERDI-APEX-RT for engine/runtime process. Potentially, customer can use N copy of VERDI-APEX-RT key to run many engines process in regression/multi process flow to speed up TAT.

This need to be done by 21.09-1 preferably and also done in 20.12 patch release.",Verdi,WaveReplay,N/A,N/A
P10049895-134192,true view source tcl of protocol analyzer,Enhancement,"The protocol analyzer command :
     Transaction -> View Source
or  CSM on the selected transacion in waveform area -> View Source

After executing this command, the current tcl recorded in verdiLog/verdi.cmd are
----------------------------------------------------------------------------------------------
pabSelectObject -win $_pabWnd3 -objId 16 -columnIndexes 9
srcShowFile -file \
           /remote/testcases/TC2/9001523501_9001524000/9001523894/unit_VERDI/newpli_TS/PSS/ubus_uum/DSL/basic1.dsl
srcSelect -win $_nTrace1 -range {151 151 1 9 1 2}
--------------------------------------------------------------------------------------------

However, replaying these mix-nTrace commands can't really check whether 'View Source' works in protocol analyzer.
It should be recorded as one single protocol analyzer tcl in verdiLog/verdi.cmd, such as

pabViewSource -win $_pabWnd3 -objId 16 -columnIndexes 9

Please help support the tcl command which really belong to protocol analyzer in order to build regression(9001523346).
Thanks.",Verdi,Transaction Debug,Protocol Browser,N/A
P10049895-134189,Remove env for pliAppEnvAutoflushCBFunc(),Enhancement,The workaround is no longer used. We can remove it.,Verdi,Dumper,N/A,N/A
P10049895-134187,Wrong variant of generic interface array in vega2 flow,Bug,"I'm build the regression for P10049895-133429, and I find that the variant recorded in scopeTree seems strange in vega2 flow.
{code:none}
module top;
  Intf intf_arr[4] ();
  defparam intf_arr[0].P = 0;
  defparam intf_arr[1].P = 1;
  defparam intf_arr[2].P = 2;
  defparam intf_arr[3].P = 3;

  A a1(intf_arr[2:1]);
endmodule

module A (interface intfs[2]);
endmodule


interface Intf;
  parameter P = 0;
  NestIntf #(P) nest_intf();
endinterface


interface NestIntf;
  parameter P = 0;
endinterface
{code}
ScopeTree log:
{code:none}
Update ScopeTree: top.intf_arr[0] : Intf(@1) 0xdeaea40
Update ScopeTree: top.intf_arr[0].nest_intf : NestIntf(@1) 0xdeae240
Update ScopeTree: top.intf_arr[1] : Intf(@2) 0xdeaeac8
Update ScopeTree: top.intf_arr[1].nest_intf : NestIntf(@2) 0xdeae2d0
Update ScopeTree: top.intf_arr[2] : Intf(@3) 0xdeaeb38
Update ScopeTree: top.intf_arr[2].nest_intf : NestIntf(@3) 0xdeae348
Update ScopeTree: top.intf_arr[3] : Intf(@4) 0x7ffff7fbd400
Update ScopeTree: top.intf_arr[3].nest_intf : NestIntf(@4) 0x7ffff7fbc400
Update ScopeTree: top.a1.intfs[0] : Intf(@3) 0xdeaeb38
Update ScopeTree: top.a1.intfs[1] : Intf(@3) 0xdeaeb38
Update ScopeTree: top.a1.intfs[0].nest_intf : NestIntf(@3) 0xdeae348
Update ScopeTree: top.a1.intfs[1].nest_intf : NestIntf(@3) 0xdeae348
{code}
The variant of top.a1.intfs[0] & top.a1.intfs[1] and top.a1.intfs[0].nest_intf & top.a1.intfs[1].nest_intf SHOULD NOT be the same.
 ",Verdi,Compiler (UFE flow),N/A,N/A
P10049895-134186,Failed to import EDF library. inconsistent EDF reader in install library,Bug,"User updated Zebu to 2020.03-SP1-2 package (include vcs, verdi)

When using Verdi to open EDF (invoke clock browser) , it's failed to import EDF library.

It seems the EDF reader of Zebu and Verdi are inconsistent at package 2020.03-SP1-2.

 

 ",Verdi,Integration,N/A,N/A
P10049895-134185,Verdi dumper library for 202206,Enhancement,"Please help build dumper library for 2022.06.
1. Add new dumper lib
2. Add dumper lib of SC (Felix)
3. Ask infa add lib to release struct and remove 2003 lib.
4. Enable regression (ChiaChien)
5. Remove dumper code of 2003
6. XA and finsim lib (Jason)
7. Z01X (Phoebe)
8. Modify lib selection code.",Verdi,Dumper,VCS,N/A
P10049895-134181,[verdiPlay] add dump function for regression ,Enhancement,"Some regression cases use snapshot and golden images,
the golden images are sensitive to the font/ window size/ os/ layout,
these would make regression fail easily and we need a lot of effort to update golden.

[Solution]
 # replace image with dump function
 # snapshot on more specific widget",Verdi,VIA,N/A,N/A
P10049895-134177,[NSArray] incorrect level for static var with level dumping,Enhancement,"With code review, the fileObj is incorrect assignment to static var level dumping.

We use the JIRA to fix the incorrect.",Verdi,Dumper,VCS,N/A
P10049895-134175,Add RapidFuzz lib to RDA Python ,Enhancement,"Include RapidFuzz ([https://github.com/maxbachmann/RapidFuzz)] library in RDA Python libs

RapidFuzz is a library for string matching, providing Levenshtein distance calculation for a variety of tasks. It's MIT license library ([https://github.com/maxbachmann/RapidFuzz/blob/main/LICENSE)]

The library is needed for TD development.",Verdi,RDA,N/A,N/A
P10049895-134174,[DA] ZWD+R group support for bus dumping,Enhancement,"When both ZWD+R group and bus dumping enabled, it is possible that a full bus in partition 1 and a bit-level form bus in partition 2 due to it is a part of struct or array.

We need DA to choose the full bus when the situation happened.

The same issue we might need to handle in NPI?",Verdi,Data Agent,N/A,N/A
P10049895-134173,SARC:  SP Environment problems with exclusions,Bug,"A user at SARC is reading in an exclusion file, and causes multiple problems:

1). After accepting the exclusions and recalculating, the tool is showing 8 U bins in the Summary pane for a coverpoint, but is showing only 2 U bins in the covDetail pane

2). Once the exclusions from step #1 are accepted and then an updated exclusion file is saved, if all exclusions are cleared, and then new exclusion file is read in, in shows *all* the coverpoints as fully excluded. 

Testcase is in the SARC cage machine at:

/vvlan/vcs/user/dstrouphauer/CASES/gpu.sp.priyank.20210908.tar.gz

There is a README that explains the steps. If you do not have cage access, let me know and I will setup a zoom call and give you control. 

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-134170,[HAPS] crash for opening TFV at time with signal value change,Bug,"This is a HAPS-Verdi case.
 Opening the first TFV for a signal at value-change time tend to make Verdi crash.

Please refer to PCI_TFV_crash.PNG.
 At 40 ns, opening TFV for pci.enable_delayed[1:0] crashes.
 Opening TFV for pci.enable_delayed[1:0] at 0 ns first, then opening TFV for it at 40 ns does not crash.

Opening TFV for pci.enable_delayed[1:0] at 41 ns does not crash.

 

case:
     ~stars/testcases/3880165/
 steps:
     1. % cd runtime_path/system/verdi 
     2. %  ./pci_run_verdi -fsdbtop pci -fsdb /slowfs/vgverdiautorca1/meijunw/test_haps_replayr2/run_dir/run_root/case37/runtime_path/system/verdi/../readback/PnR.fsdb -fsdbtype verilog
     3. make cursor time 40 ns on nWave
     4. open TFV for pci.enable_delayed[1:0]
        -> select 'continue' to load CRDB
     
 Thread 1 (Thread 0x7ffff7f8a380 (LWP 103100)):
 #0  0x00007fffef3df193 in _IO_proc_close@@GLIBC_2.2.5 () at /lib64/libc.so.6
 #1  0x00007fffef3ea1dc in __GI__IO_file_close_it () at /lib64/libc.so.6
 #2  0x00007fffef3dd1f8 in fclose@@GLIBC_2.2.5 () at /lib64/libc.so.6
 #3  0x000000000a415ed9 in _sys_pclose ()
 #4  0x000000000a3b214a in system ()
 #5  0x000000000a39f906 in sysiCrash ()
 #6  0x000000000a39fd95 in actUnexpectAction ()
 #7  0x000000000a39fddf in catchSignalCB ()
 #8  0x00007fffef3a5400 in <signal handler called> () at /lib64/libc.so.6
 #9  0x0000000006bee7dd in DrawBackAnnotate(SCHDsgWnd_C*, unsigned char, dbPoint*, char*, int, dbBBox*, SignalValueType_E, int, int, char, char) ()
 #10 0x0000000006bf0573 in SCHDrawHdl_C::HandleStateVar(SCHDsgWnd_C*, dbInst*, dbShapeRec*) ()
 #11 0x0000000006cd46fb in SCHDrawDelegateHdl_C::DrawFSMDelayInCellNameLayerCB(SCHDsgWnd_C*, dbShapeRec*, dwDrawObjCallData*) ()
 #12 0x0000000006be2305 in SCHDrawHdl_C::_DrawObjByCBList(dbHierInfo*, dbShapeRec*, char*) ()
 #13 0x0000000006bfe44e in SCHDrawHdl_C::_DrawObjCB(dbHierInfo*, dbShapeRec*, char*) ()
 #14 0x0000000006be1825 in SCHDrawHdl_C::DrawObjCB(dbHierInfo*, dbShapeRec*, char*) ()
 #15 0x000000000775a199 in dwiDoShape(dbHierInfo*, dbShapeRec*) ()
 #16 0x0000000009c249be in HandleShapeListFull_onlyShift(exFig*, exFig*, dbTraveLevel*) ()
 #17 0x0000000009c2738a in TraverseFull_onlyShift(dbTraveLevel*) ()
 #18 0x0000000009c26abc in HandleInstListFull_onlyShift(exInst1*, exInst1*, dbTraveLevel*) ()
 #19 0x0000000009c2733c in TraverseFull_onlyShift(dbTraveLevel*) ()
 #20 0x0000000009c2a02d in dbTraverseForSelect ()
 #21 0x000000000775788e in DrawObj::drawArea(dbBBox, dwDrawObjCallData*) ()
 #22 0x0000000006c03b89 in SCHDrawHdl_C::_RedrawAreaIn(dbBBox const&) ()
 #23 0x0000000006c03dd1 in SCHDrawHdl_C::RedrawArea(dbBBox const&) ()
 #24 0x0000000006c0a8d9 in SCHDrawHdl_C::_RedrawIn(dbBBox const&, char) ()
 #25 0x0000000006c0a9d5 in SCHDrawHdl_C::Redraw(dbBBox const&, char) ()
 #26 0x0000000006c03911 in SCHDrawHdl_C::Redraw(dbBBox const&) ()
 #27 0x0000000006c09d55 in SCHDrawHdl_C::Redraw() ()
 #28 0x0000000005d85a09 in SCHDebAppDsgWnd_C::TimeChangeCB(EventInfo_C) ()
 #29 0x0000000005d7a971 in EventStub1_C<SCHAppDsgWnd_C, EventInfo_C>::Forward(EventInfo_C) ()
 #30 0x0000000006d9cd33 in SCHSubjectCenter_C::TriggerEvent(int, EventInfo_C*) ()
 #31 0x0000000006c32cdb in schFFSynCB(ffSync::CallbackReason, ffSync*, SCHDsgWnd_C*, void*) ()
 #32 0x00000000074d3081 in ffSync::call_callback(ffSync::CallbackReason, void*) ()
 #33 0x00000000074d3ef1 in ffSync::updateSignalValue() ()
 #34 0x0000000003506320 in sdaEnforceDebussyRefresh() ()
 #35 0x00000000035234e3 in sda_de_setup(CArgv*, daFile_C*, char, char, char) ()
 #36 0x00000000035239ee in sda_de_if_restore_de_setup_icb(daFile_C*, sda_sync_e) ()
 #37 0x0000000003523f0b in sda_sync_CB(ffSync::CallbackReason, ffSync*, void*, void*) ()
 #38 0x00000000074d3081 in ffSync::call_callback(ffSync::CallbackReason, void*) ()
 #39 0x00000000074d7d40 in ffSync::_twDataAgentCB(twDataAgent_C::CallbackReason, twDataAgent_C*, void*, void*) ()
 #40 0x0000000008c9c11d in twDataAgent_C::_call_callback(twDataAgent_C::CallbackReason, void*) ()
 #41 0x0000000008c9c569 in twDataAgent_C::_open_file_by_name(char const*, daFileExtraData_C*, int, char, char*, char*, twLicenseRule_C*) ()
 #42 0x0000000008c9c6a4 in twDataAgent_C::open_file_by_name(char const*, int, char, char*, char*, twLicenseRule_C*) ()
 #43 0x00000000054cd634 in twDataBox_C::open_file_by_name(char const*, int, char, char*, char*, char, char*) ()
 #44 0x0000000005505b4f in auto_open_any_file(twMainWindow_C*, char*, char*, char, char, char, char) ()
 #45 0x0000000005506b1d in waveEnvOpenDirFile(void*) ()
 #46 0x0000000005508857 in twMainWindow_C::waveParseEnvFile(_IO_FILE*) ()
 #47 0x00000000055089ac in twMainWindow_C::waveParseEnvFile(char*) ()
 #48 0x0000000005511094 in twMainWindow_C::YankCutFromFile(char*, char) ()
 #49 0x0000000005511c68 in twMainWindow_C::restore_signal_from_file(char**, int, char, char, char) ()
 #50 0x000000000536f681 in turboWave_C::turboWave_reload_end(char) ()
 #51 0x000000000536fdcb in turboWave_C::turboWave_reload(char) ()
 #52 0x0000000005533cdc in twMainWindow_C::wave_reload(char, char) ()
 #53 0x000000000527f1d6 in new_waveReload(char) ()
 #54 0x000000000527f321 in waveReload(char) ()
 #55 0x0000000003509698 in sda_sync_save_restore_nWave_signals(sda_de_cntr_t*) ()
 #56 0x0000000003523d35 in sda_de_done_inference_CB(void*, void*) ()
 #57 0x0000000008bf1c16 in fu_freg_call_back(fu_freg_e, void*, int) ()
 #58 0x000000000333ece1 in virtual_netlist_t::vda_infer_design(impFileIO*, char**, int, dnl_attr_t*, int) ()
 #59 0x0000000003348227 in vda_inference(virtual_netlist_t*, int, char**, vnl_tbe_action_e, impFileIO*, char**, int, dnl_attr_t*, char (*)(char*), vdaPara_t&, dfg_bdb_action_e) ()
 #60 0x0000000002e58e47 in virtual_netlist_t::vnci_time_based_exp(vdo_container_t*, int, char**, vnl_tbe_action_e) ()
 #61 0x0000000002e594e5 in vnc_time_based_schema(vdo_container_t*, virtual_netlist_t*, int, char**) ()
 #62 0x0000000002fb9e29 in tsCmdGenerate_t::action() ()
 #63 0x0000000002ee3f1e in tsCmd_t::execute(CArgv*) ()
 #64 0x0000000002e337b5 in vsuTsGenerateCMD(CArgv*, void*) ()
 #65 0x0000000002e3dc6f in vsuTsAllCMD(CArgv*, void*) ()
 #66 0x000000000a0a449d in CCmdObj::Command(void*, Tcl_Interp*, int, char**) ()
 #67 0x000000000a167ca5 in TclInvokeStringCommand ()
 #68 0x000000000a16c6f7 in TclNRRunCallbacks ()
 #69 0x000000000a16e715 in TclEvalEx ()
 #70 0x000000000a16ecb7 in Tcl_EvalEx ()
 #71 0x000000000a16ecd6 in Tcl_Eval ()
 #72 0x000000000a0a08af in CCmdObj::CallCommand(char const*, char**) ()
 #73 0x0000000002e2ea38 in vsuCallCommandInt2(char*, char, char**) ()
 #74 0x0000000002e3e0d1 in vsuCallCommand(char*, char**) ()
 #75 0x000000000309eaf7 in vgtsSetupTFV_t::EventHandler(int, NCallbackReason, void*) ()
 #76 0x000000000313ba13 in verdiGen_t::bringup(char*, char*, char*) ()
 #77 0x000000000313bc3d in verdiGen_t::bringup(char*) ()
 #78 0x0000000003087d68 in vgtsBringupForm(_wtWindowRec*, int) ()
 #79 0x00000000030ace8f in tsSrcActionAfterPrefSetup(_wtWindowRec*, tsSrcAction_e, tsUiInvokeSrc_e) ()
 #80 0x00000000030ad467 in tsSrcActionBeforePrefSetup(_wtWindowRec*, tsSrcAction_e, tsUiInvokeSrc_e) ()
 #81 0x00000000030ad520 in tfvNTNewTfvWindowUI(_wtWindowRec*, int, char**, void*) ()
 #82 0x000000000a09ae61 in cmdiMapFunc ()
 #83 0x000000000a09aeed in cmdMapFunc ()
 #84 0x00000000078feba6 in qBaseWindow_V::dispatchFuncUI(char*, int, char**, void*) ()
 #85 0x00000000078fe341 in qBaseWindow_V::_invokeUI() ()
 #86 0x000000000791c95c in qBaseWindow_V::qt_static_metacall(QObject*, QMetaObject::Call, int, void**) ()
 #87 0x00007ffff564701b in QMetaObject::activate(QObject*, QMetaObject const*, int, void**) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #88 0x00007ffff5b65a82 in QAction::triggered(bool) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #89 0x00007ffff5b65c60 in QAction::activate(QAction::ActionEvent) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #90 0x00007ffff5f16ecd in QMenuPrivate::activateCausedStack(QList<QPointer<QWidget> > const&, QAction*, QAction::ActionEvent, bool) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #91 0x00007ffff5f1c931 in QMenuPrivate::activateAction(QAction*, QAction::ActionEvent, bool) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #92 0x00007ffff5bb1c38 in QWidget::event(QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #93 0x00007ffff5f1daab in QMenu::event(QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #94 0x00007ffff5b6a9fc in QApplicationPrivate::notify_helper(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #95 0x00007ffff5b6e8d5 in QApplication::notify(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #96 0x0000000007bb7cb2 in QwApplication::notify(QObject*, QEvent*) ()
 #97 0x00007ffff5633f7e in QCoreApplication::notifyInternal(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #98 0x00007ffff5b6b793 in QApplicationPrivate::sendMouseEvent(QWidget*, QMouseEvent*, QWidget*, QWidget*, QWidget**, QPointer<QWidget>&, bool) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #99 0x00007ffff5bd61a2 in QETWidget::translateMouseEvent(_XEvent const*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #100 0x00007ffff5bd509d in QApplication::x11ProcessEvent(_XEvent*) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #101 0x0000000007b35ab0 in qmotif_event_dispatcher(_XEvent*) ()
 #102 0x00007ffff0a5b9f9 in XtDispatchEvent () at /lib64/libXt.so.6
 #103 0x00007ffff0a675ce in XtAppProcessEvent () at /lib64/libXt.so.6
 #104 0x0000000007b34e50 in QtMotif::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) ()
 #105 0x00007ffff5632e2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #106 0x00007ffff56330c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #107 0x00007ffff5636e3c in QCoreApplication::exec() () at /remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #108 0x0000000007b0e813 in QwApplication::exec() ()
 #109 0x0000000002b8a806 in FUNC_DEBMAIN_LOOP() ()
 #110 0x0000000002b92aef in main ()",Verdi,Behavior Analysis,Temporal Flow View,N/A
P10049895-134166,some arrary value are not written in fsdb,Bug,"case: /u/stars/testcases/3650869/fsdb_comp

steps: 
 # run_s1.csh
 # grep different fsdb_comp.log

           => many array signals value differ (fsdb_comp.png)",Verdi,Dumper,N/A,N/A
P10049895-134165,AMD-Verdi/21.09: PS:  Specify index showing range only 1-2 value of integer variable in for loop,Bug," 

While dumping on the issue with Verdi/2021.09-Beta, We are seeing an issue where we are not able to set the index to a specific value.

Here Index: i is integer type and MDA signal is [15:0][6:0]. But the Value range is shown to only 1 and 2.

This expression is very huge and we need to debug each index for the related issue, it is consuming a lot of time to do the manual computation.

I have tried the same module in a small test case, But it is working fine and I do not see any range mentioned in the index,

Can you please look into this issue and let me know your comment? Let me know if it is a bug and can have Jira for this issue.",Verdi,nTrace,N/A,N/A
P10049895-134164,assertion failed when invoke hwsw debug,Bug,"assertion failed when invoke hwsw debug.
Test case: /slowfs/vgpv6/daphnew/VC/VCcase/HWSW/dhrystone_td
To reproduce:
0. % setenv VCS_HOME /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx
   % set path = ( /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx/bin $path ) ; rehash
   % setenv VERDE_HOME /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
   % set path = ( /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin $path ) ; rehash
1. % make verdi
2. Signal > Get Signals
   Choose verdiHwswDebugTop.cpu0.instruction.*
3. Tools > Invoke HW SW Debug
   ==> assertion fail. 
       java: /builddir/build/BUILD/oxygen-gtk2-1.3.4/src/animations/oxygencomboboxdata.cpp:87: void Oxygen::ComboBoxData::setButton(GtkWidget*): Assertion `!_button._widget' failed.


[PV note]
The workaround:
 https://solvnetplus.synopsys.com/s/article/Why-do-I-get-Java-error-java-builddir-build-BUILD-oxygen-gtk2-1-3-4-src-animations-oxygencomboboxdata-cpp-87-void-Oxygen-ComboBoxData-setButton-GtkWidget-Assertion-button-widget-failed-when-invoking-hwsw-debug-on-a-RHEL7-machine

P.S. R&D have plan to fix this issue.
",Verdi,HW/SW Debug,N/A,N/A
P10049895-134160,[BMFlow] AlcatelSpace_nospec_debugpp vega2 elabcom memory increase,Bug,"*[Description]*

 There is a memory increase of benchmark design 'AlcatelSpace_nospec_debugpp' in 2020.12 SP2-2 for elabcom in vega2 flow. When compare the 2020.12 SP2-2 results with 2020.12 SP2-1 results, can see a memory degradation in 2020.12 SP2-2.

2020.12 SP2-2 Delta memory increase when compared with vega 1 flow of same release is 24% and delta memory increase when compared with 2020.12 SP2-1 is around 37%

 

Patch Comparison (2020.12 SP2-2 vs 2020.12 SP2-1)

!image-2021-09-15-12-28-52-313.png!

 

Vega 1 and vega 2 flows comparison of 2020.12 SP2-2 :

!image-2021-09-15-12-29-09-518.png!

*[How to reproduce]*

% cp /SCRATCH/susanjee/BM_flow/AlcatelSpace_nospec_debugpp

% copy the script runBM.sh from  /SCRATCH/susanjee/BM_flow/runBM.sh , inside the folder AlcatelSpace_nospec_debugpp

% ./runBM.sh

Select continue and select AlcatelSpace_nospec_debugpp.",Verdi,Compiler (UFE flow),unielab,N/A
P10049895-134159,[3-TIER-BOF] Verdi crash after specify PSS Design Setup,Bug,"Verdi crash after specify PSS Design Setup
 Test case:/u/stars/testcases/3878990/252issuewithphantomactions/vcps/sv_vcs_uvm
 To reproduce:
 0. % setenv SNPSLMD_LICENSE_FILE 27020@odcphy-vg-1293 
 1. % setenv VERDI_PSS_ENABLE 1
 2. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -lca&
 3. select nTrace->Tools->PSS Debug
 a. set VCPS Top directory as chaining_vcps_dir
 b. press OK button
 c. press invoke button
 ==> crash

P.S. 2021.09 nightly version works fine.

Novas: dsl_design.cc:247: void DslScheduler::Design::traversePackages(const dslProtobuf::DesignMsg&): Assertion `kind == 'component'' failed.
 catch signal 6 (Aborted)
 ---------------
 Thread 9 (Thread 0x7fffebf1e700 (LWP 2352)):
 #0 0x00007fffef92c85d in nanosleep () at /lib64/libc.so.6
 #1 0x00007fffef92c6f4 in sleep () at /lib64/libc.so.6
 #2 0x00000000083bae00 in LicenseCheckUtility ()
 #3 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #4 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #5 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 8 (Thread 0x7fffe64d2700 (LWP 2773)):
 #0 0x00007fffef95c9a3 in select () at /lib64/libc.so.6
 #1 0x000000000a983650 in NotifierThreadProc ()
 #2 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #3 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #4 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 7 (Thread 0x7fffe54d1700 (LWP 7519)):
 #0 0x00007ffff6481a35 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0
 #1 0x00007ffff52a8b7b in QWaitCondition::wait(QMutex*, unsigned long) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #2 0x00007ffff5d096ce in QFileInfoGatherer::run() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #3 0x00007ffff52a8661 in QThreadPrivate::start(void*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #4 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #5 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #6 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 6 (Thread 0x7fffe44d0700 (LWP 7520)):
 #0 0x00007ffff6481a35 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0
 #1 0x00007ffff52a8b7b in QWaitCondition::wait(QMutex*, unsigned long) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #2 0x00007ffff5d096ce in QFileInfoGatherer::run() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #3 0x00007ffff52a8661 in QThreadPrivate::start(void*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #4 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #5 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #6 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 5 (Thread 0x7fffe34cf700 (LWP 7521)):
 #0 0x00007fffef95c9a3 in select () at /lib64/libc.so.6
 #1 0x00007ffff53ab133 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #2 0x00007ffff53adffc in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #3 0x00007ffff53aeb22 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #4 0x00007ffff5383e2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #5 0x00007ffff53840c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #6 0x00007ffff52a5e33 in QThread::exec() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #7 0x00007ffff5369e3f in QInotifyFileSystemWatcherEngine::run() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #8 0x00007ffff52a8661 in QThreadPrivate::start(void*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #9 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #10 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #11 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 4 (Thread 0x7fffe24ce700 (LWP 7522)):
 #0 0x00007fffef95c9a3 in select () at /lib64/libc.so.6
 #1 0x00007ffff53ab133 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #2 0x00007ffff53adffc in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #3 0x00007ffff53aeb22 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #4 0x00007ffff5383e2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #5 0x00007ffff53840c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #6 0x00007ffff52a5e33 in QThread::exec() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #7 0x00007ffff5369e3f in QInotifyFileSystemWatcherEngine::run() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #8 0x00007ffff52a8661 in QThreadPrivate::start(void*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #9 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #10 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #11 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 3 (Thread 0x7fffe14cd700 (LWP 29016)):
 #0 0x00007ffff6481a35 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0
 #1 0x00007ffff46fc675 in WTF::TCMalloc_PageHeap::scavengerThread() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtWebKit.so.4
 #2 0x00007ffff46fc6c9 in () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtWebKit.so.4
 #3 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #4 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #5 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 2 (Thread 0x7fffe03cc700 (LWP 29017)):
 #0 0x00007fffef95c9a3 in select () at /lib64/libc.so.6
 #1 0x00007ffff53ab133 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #2 0x00007ffff53adffc in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #3 0x00007ffff53aeb22 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #4 0x00007ffff5383e2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #5 0x00007ffff53840c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #6 0x00007ffff52a5e33 in QThread::exec() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #7 0x00007ffff52a8661 in QThreadPrivate::start(void*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #8 0x000000000a9e1c06 in sdp_wrap_start_routine ()
 #9 0x00007ffff647dea5 in start_thread () at /lib64/libpthread.so.0
 #10 0x00007fffef9658dd in clone () at /lib64/libc.so.6
 Thread 1 (Thread 0x7ffff7ed73c0 (LWP 2342)):
 #0 0x00007fffef92c4b9 in waitpid () at /lib64/libc.so.6
 #1 0x00007fffef8a9f62 in do_system () at /lib64/libc.so.6
 #2 0x00007fffef8aa311 in system () at /lib64/libc.so.6
 #3 0x000000000aa6ed86 in sysiCrash ()
 #4 0x000000000aa6f293 in actUnexpectAction ()
 #5 0x000000000aa6f2db in catchSignalCB ()
 #6 0x00007fffef89d400 in <signal handler called> () at /lib64/libc.so.6
 #7 0x00007fffef89d387 in raise () at /lib64/libc.so.6
 #8 0x00007fffef89ea78 in abort () at /lib64/libc.so.6
 #9 0x00007fffef8961a6 in __assert_fail_base () at /lib64/libc.so.6
 #10 0x00007fffef896252 in () at /lib64/libc.so.6
 #11 0x00007ffff770c241 in DslScheduler::Design::traversePackages(dslProtobuf::DesignMsg const&) () at /remote/vginterfaces2/verdi_thirdparty/third/VCS_SLT_HANDOFF/TD/latest/linux64/libpsslanguage.so
 #12 0x00007ffff770dbec in DslScheduler::Design::loadDesign(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) () at /remote/vginterfaces2/verdi_thirdparty/third/VCS_SLT_HANDOFF/TD/latest/linux64/libpsslanguage.so
 #13 0x00007ffff7702c23 in libpss::DesignImpl::loadDesign(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) () at /remote/vginterfaces2/verdi_thirdparty/third/VCS_SLT_HANDOFF/TD/latest/linux64/libpsslanguage.so
 #14 0x00007ffff76f143f in loadModel () at /remote/vginterfaces2/verdi_thirdparty/third/VCS_SLT_HANDOFF/TD/latest/linux64/libpsslanguage.so
 #15 0x000000000ac0895d in sltMetaData::setSltRootDirPath(QString&) ()
 #16 0x000000000ab9db53 in pssSltMainWnd_C::setNewDirPath(QString&) ()
 #17 0x000000000abab9ce in g_pssSltWndImportTests(CArgv*, void*) ()
 #18 0x000000000abac5cb in pssSltMainWnd_C::setImportTestDir(QString const&, char, QString const&) ()
 #19 0x000000000ab72677 in pssImportMainDialog_C::slotInvolkeClicked() ()
 #20 0x000000000ab78266 in pssImportMainDialog_C::qt_static_metacall(QObject*, QMetaObject::Call, int, void**) ()
 #21 0x00007ffff539801b in QMetaObject::activate(QObject*, QMetaObject const*, int, void**) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #22 0x00007ffff5e5f1d2 in QAbstractButton::clicked(bool) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #23 0x00007ffff5bf999e in QAbstractButtonPrivate::emitClicked() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #24 0x00007ffff5bfae1b in QAbstractButtonPrivate::click() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #25 0x00007ffff5bfb06c in QAbstractButton::mouseReleaseEvent(QMouseEvent*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #26 0x00007ffff5902c38 in QWidget::event(QEvent*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #27 0x00007ffff58bb9fc in QApplicationPrivate::notify_helper(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #28 0x00007ffff58bf8d5 in QApplication::notify(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #29 0x0000000008292d37 in QwApplication::notify(QObject*, QEvent*) ()
 #30 0x00007ffff5384f7e in QCoreApplication::notifyInternal(QObject*, QEvent*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #31 0x00007ffff58bc793 in QApplicationPrivate::sendMouseEvent(QWidget*, QMouseEvent*, QWidget*, QWidget*, QWidget**, QPointer<QWidget>&, bool) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #32 0x00007ffff5927769 in QETWidget::translateMouseEvent(_XEvent const*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #33 0x00007ffff592609d in QApplication::x11ProcessEvent(_XEvent*) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtGui.so.4
 #34 0x0000000008212550 in qmotif_event_dispatcher(_XEvent*) ()
 #35 0x00007ffff0e599f9 in XtDispatchEvent () at /lib64/libXt.so.6
 #36 0x00007ffff0e655ce in XtAppProcessEvent () at /lib64/libXt.so.6
 #37 0x000000000821183d in QtMotif::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) ()
 #38 0x00007ffff5383e2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #39 0x00007ffff53840c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #40 0x00007ffff5387e3c in QCoreApplication::exec() () at /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
 #41 0x00000000081eb619 in QwApplication::exec() ()
 #42 0x0000000002dae071 in FUNC_DEBMAIN_LOOP() ()
 #43 0x0000000002db64f0 in main ()
 ---------------
 branchName=Verdi_S-2022.06-Alpha cnlDate=-- Tue Sep 14 03:02:49 PDT 2021 cnlEnv=Linux.0/64bit
 uname(Linux odcphy-vg-1306 3.10.0-1127.10.1.el7.x86_64 #1 SMP Wed Jun 3 14:28:03 UTC 2020 x86_64)
 ---------------
 Process Size: 1885900800 bytes
 verdi detected abnormal termination.
 Log information written to
 /remote/testcases/TC101/062021/3754865/252issuewithphantomactions/vcps/sv_vcs_uvm/novasLog/sysinfo_Sep14_2020.tar.
 Please send this file to customer support.
dsl_design.cc",Verdi,License,N/A,N/A
P10049895-134155,Enhance SMdump to support selective dump,Enhancement,"SMdump is used to dump raw disk data of _oharch and the dumped result is very informative. However, the informative result becomes a headache when we debug on the customer's design because the dumped result is too large to check and upload to SNPS network.

 

The purpose of this enhancement is to support selective dump on one specified hurd.

 ",Verdi,Compiler,Diagnostics,N/A
P10049895-134154,Different ei fn may share the same idcode,Enhancement,"In P10049895-124879, dumper will use the same idcode for different ei/fn to reduce memory usage. We need writer/reader to support this usage. Please check if it's doable and estimate the effort.",Verdi,FSDB,Reader/writer,N/A
P10049895-134150,Enable 'Show Waived Properties' by default for all VC Formal Apps,Enhancement,"This JIRA ticket is for the request to enable 'Show Waived Properties' by default for all VC Formal Apps.

!image-2021-09-14-19-38-49-435.png|width=652,height=429!

It is located under 'Customize View Settings -> General'.",Verdi,VC Static,Formal,N/A
P10049895-134147,[Nvidia-GPU] Verdi enhancement request to cleanup all the absolute paths in KDB database,Enhancement,"This is an enhancement request to clean up all the absolute paths under KDB database. 

The back ground of this request is, customer does VCS compile with KDB and then relocate/clone the simulation database (simv.daidir, simv, csrc) for multiple users accessibility later on. Prior to the clone/relocation, they will replace all the absolute paths to the relative in the simulation database. This is required because, once the original compile database is relocated, it will be cleaned up and any absolute paths referring to the source location in the cloned database creates problems later. 

In VCS, the absolute paths problem is addressed in 2020.12 versions, so users are not required to do any replacements in simv database. However, the problem remains in KDB database. So, this needs extra effort again to replace these paths in KDB database and this process currently taking longer time as the flow is required to replace large number of paths.
 
On a tiny inhouse example, this is what I see:
 
% grep 'slowfs' simv.daidir/* -R | grep kdb
Binary file simv.daidir/kdb.elab++/_libFileMap matches
Binary file simv.daidir/kdb.elab++/work.lib++/tdc.sdb matches
simv.daidir/simv.kdb:COMPILE_PATH=/slowfs/vgmvsim2/ganeshk/Nvidia/DFT_mux_gates_timing_sim_bug
 
Ideally, we do not want customer to touch the database as it may cause unnecessary problems later on. So, the request here is to clean these up all the absolute paths in KDB database.",Verdi,Compiler,N/A,N/A
P10049895-134145,[IDX] binary / warning/ error / info /help message WaveReplay->IDX,Enhancement,"JIRA to make changes from “WaveReplay” to “IDX”.

 

This is ticket for clean up 
 * Executable name: (as-is: wavrep, to-be: idx)
 * Help/Info/Warning/Error messages

 

We can keep two wrapper idx&wavrep for a few patch release while cleaning up the warning/error messages/usage & documents. This leave time for existing customer to migrate. We can phase out wavrep when customer, tool and documents are ready.",Verdi,WaveReplay,N/A,N/A
P10049895-134143,incorrect UPF line pointed for power_state cover groups,Bug,"*+Power_state behavior+*

*+UPF+*

*+Top.upf+*

           load_upf middle.upf -scope M1

 

*+middle.upf+*

           load_upf child.upf -scope L1

            add_power_state L1/PD_CHILD.primary -state CSOC \{-supply_expr {power == `{FULL_ON, 1.3}} -simstate CORRUPT_STATE_ON_CHANGE }

 

*+child.upf+*

             set VAR CHILD

             create_power_domain PD_CHILD

             set_domain_supply_net PD_CHILD -primary_power_net VDD -primary_ground_net VSS

             add_power_state PD_CHILD.primary -state CSOC_${VAR} \{-supply_expr {power == `{FULL_ON, 0.3}} -simstate NORMAL}

             add_power_state PD_CHILD.primary -state OFF_CHILD \{-supply_expr {power == `{OFF , 0.0}} -simstate CORRUPT}

 

+*Behavior1 :*+

Verdi cannot point the correct UPF line when a state defines from a different scope.

In the example CSOC define for M1/L1/ PD_CHILD.primary from M1 scope.

  !image-2021-07-05-14-05-31-170.png!

 

*Behavior2:*

When state name is define using a variable  , Verdi cannot point the correct UPF line.

In the example CSOC_CHILD define as below.

 

_set VAR CHILD_

_add_power_state PD_CHILD.primary -state CSOC_${VAR} \{-supply_expr {power == `{FULL_ON, 0.3}} -simstate CORRUPT_STATE_ON_CHANGE}_

 

So Verdi don’t point the correct UPF line.

 

!image-2021-07-05-14-07-15-003.png!

!image-2021-07-05-14-07-35-680.png!

 

PATH : ~stars/testcases/3761062/power_state

How to run : make run

 theses issue found while doing LP coverage validation for SPRSP design

 

 

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-134141,Finesim config 'finesim_subckt_dup_rule' is not recognized,Bug," 

 Finesim has own configuration to define  the rule.

One of rule is to define its preceedence

when there are multiple subckt definitions.

 

In default behavior simulator (finesim) takes the last one

but Verdi takes the first one.

 

 

Issue is same as P10049895-74480 , but this customer use Finesim (not XA)

Configuration looks to be different from XA.

 

< Reproduce step >

~stars/testcases/<star no>",Verdi,AMS,N/A,N/A
P10049895-134140,port_map ( * => snps_by_name ) is not recognized,Bug,"Verdi connection is different from simulation behavior

if 'snps_by_name'  is defined.

Connection on nSchema is not correct

and it causes the wrong trace on nTrace  as well.

 

Issue is similar to P10049895-133106

 

< Reproduced step >

~stars/testcases/<star no>

 

% module load verdi vcs finesim

% make

 ",Verdi,AMS,N/A,N/A
P10049895-134139,Enhancement on 'Get FanOut Register' VCAPP to show module name and driver,Enhancement,"requesting the below to be added
 1. The module name of the fan-out register
 2. What is the actual port this is being driven by the signal for the trace.

 

-----------------comments from RnD -----------------------------
 # The module name of the fan-out register

It’s doable. But please note that the register being found is “system.i_cpu.i_PCU.\PC_reg[0] .FD2:Always1#Always0:108:112:Reg”

While customer is requesting the module name of its scope “system.i_cpu.i_PCU.\PC_reg[0]”

This feature seems suitable for gate level design, not for RTL. So “In Module: FD2” might be better description than “Module Name: FD2”

 
 # What is the actual port this is being driven by the signal for the trace.

Also doable. It can be as default feature if needed. Key words can be: “Fan-Out Port Driven” / “Fan-in Port Driver”

 ",Verdi,VIA,N/A,N/A
P10049895-134137,[nWave] UVM_ERROR is still there after reverse and discarding sim status in future,Bug,"After UVM_ERROR happen, use reverse to go back the timepoint before UVM_ERROR. 

Then, doing some actions and running simulation which doesn't generate any UVM_ERROR.

But the previous icon for UVM_ERROR are still in nWave. (They shouldn't be, right?)

 

The attached video shows how to reproduce it.",Verdi,nWave,N/A,N/A
P10049895-134135,Broadcom: Enh to add aggregate struct to waves from struct member variable,Enhancement,"Here is an enhancement request from the Broadcom customer.

With the below code,  from the source pane line #8, they select the packed struct member st1.a and they add it to waves.  It will add st1.a content  to waves.  Which is good.

Now, from the same line they want to select only the struct handle 'st1' (excluding .a) and likes to add the whole packed struct contents to waves.  Currently this is not possible with Verdi. But the same is available with DVE.

 

So, customer likes to have this DVE feature with Verdi. Please see if this can be prioritized.

 
{code:java}
  1 module tb;
  2     struct packed {bit a, b, c;} st1;
  3     bit [3:0] arr[3:0];
  4     int i;
  5 
  6     initial begin
  7         repeat(20) begin
  8             #1 st1.a = $urandom;
  9             #1 i++;
 10             #1 arr[0] = $urandom;
 11         end
 12     end
 13 endmodule

{code}
 ",Verdi,nWave,N/A,N/A
P10049895-134134,Warnings,Bug,Code check compiler warning,Verdi,FSDB,N/A,N/A
P10049895-134133,Broadcom: Enh to add aggregate array to waves from array member.,Enhancement,"Here is an enhancement request from the Broadcom customer. 

With the below code,  from the source pane line 10, they select arr[0] and they add it to waves.  It will add arr[0] to the waves.  Which is good.

Now, from the same line they want to select aggregate array  'arr' (excluding [0]) and likes to add the whole array contents to waves.  Currently this is not possible with Verdi. But the same is available with DVE.

 

So, customer likes to have this DVE feature with Verdi. Please see if this can be prioritized.

 

 
{code:java}
  1 module tb;
  2     struct packed {bit a, b, c;} st1;
  3     bit [3:0] arr[3:0];
  4     int i;
  5 
  6     initial begin
  7         repeat(20) begin
  8             #1 st1.a = $urandom;
  9             #1 i++;
 10             #1 arr[0] = $urandom;
 11         end
 12     end
 13 endmodule
 
{code}
 ",Verdi,nWave,N/A,N/A
P10049895-134132,[RDA][EMAN] probe integration,Enhancement,https://synopsys.sharepoint.com/:p:/r/sites/AutoRCA/_layouts/15/guestaccess.aspx?e=yeTKI8&share=EdGP2oJ6GGRPnOrwS-odTwIBUr5gpJmsXCsRnL6JzNqDUw&PreviousSessionID=885b0e5c-62f9-dea3-b142-f06292ff7b4f,Verdi,Behavior Analysis,N/A,N/A
P10049895-134131,Formal LPCC: Show UPF Source for Instrument Objects,Enhancement,"Create this Jira to track the enhancement request (from Yogi) of show UPF source for UPF-only objects from LPCC Schematic.

 

*From:* Bliss Guo <blissguo@synopsys.com> 
 *Sent:* Tuesday, September 14, 2021 3:07 PM
 *To:* Jinnan Huang <jnhuang@synopsys.com>
 *Cc:* Fangzhen Xiao <fangzhen@synopsys.com>; Winston Hwang <chhwang@synopsys.com>; Nasser Lin <nasserl@synopsys.com>
 *Subject:* RE: P10049895-133782 (Name overlapping)

 

Jinnan,

 

If so, we can enhance current flow to bind source information for these instrumented cells.

Need a Jira for this requirement.

 

Best Regards,

Bliss

Tel: +86-5923012451

 

*From:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]> 
 *Sent:* 2021年9月14日 14:59
 *To:* Bliss Guo <[blissguo@synopsys.com|mailto:blissguo@synopsys.com]>
 *Cc:* Fangzhen Xiao <[fangzhen@synopsys.com|mailto:fangzhen@synopsys.com]>; Winston Hwang <[chhwang@synopsys.com|mailto:chhwang@synopsys.com]>; Nasser Lin <[nasserl@synopsys.com|mailto:nasserl@synopsys.com]>
 *Subject:* RE: P10049895-133782 (Name overlapping)

 

HI Bliss,

  When users select an object in the schematic, they might want to show source for it.

  Ideally instrumented power switch/supply net/res-function etc. have corresponding UPF commands.

  Users may want to use RMB menu to show source for it (e.g. Display Source Code, or some new entry like Display UPF Source).

 

  This is a feedback from today’s discussion with Formal AE.

 

Thanks,

Jinnan  

 

*From:* Bliss Guo <[blissguo@synopsys.com|mailto:blissguo@synopsys.com]> 
 *Sent:* Tuesday, September 14, 2021 2:49 PM
 *To:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]>
 *Cc:* Fangzhen Xiao <[fangzhen@synopsys.com|mailto:fangzhen@synopsys.com]>; Winston Hwang <[chhwang@synopsys.com|mailto:chhwang@synopsys.com]>; Nasser Lin <[nasserl@synopsys.com|mailto:nasserl@synopsys.com]>
 *Subject:* RE: P10049895-133782 (Name overlapping)

 

Jinnan,

 

Currently, Formal can instrument power switch/power port/res-function cell and any net they want to connect to.

I don’t quite understand what UPF source object would be you talk here, maybe you can give some detail example.

And yes, we can enhance current API to bind UPF source information to do cross-probe.

 

Best Regards,

Bliss

Tel: +86-5923012451

 

*From:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]> 
 *Sent:* 2021年9月14日 14:29
 *To:* Bliss Guo <[blissguo@synopsys.com|mailto:blissguo@synopsys.com]>
 *Cc:* Fangzhen Xiao <[fangzhen@synopsys.com|mailto:fangzhen@synopsys.com]>; Winston Hwang <[chhwang@synopsys.com|mailto:chhwang@synopsys.com]>; Nasser Lin <[nasserl@synopsys.com|mailto:nasserl@synopsys.com]>
 *Subject:* RE: P10049895-133782 (Name overlapping)

 

Hi Bliss,

  Thanks! It’s great that we already support #2.

  Can you start the discussion with Vijay on the Formal backend support for an “invisible” source object for UPF-only net that doesn’t have driver instance?

  This should help us draw a better schematic for LPCC to overcome the overlapping.

 

  By the way, do we support show UPF source for the UPF-only object added in LPCC schematic?

  If not, can we enhance the current API to add UPF source location to enable cross-probe to UPF?

 

Thanks,

Jinnan",Verdi,VC Static,Formal,N/A
P10049895-134127,Fix string to hex convert fail due to sscanf behavior changed ,Bug,"Due to the VCS team changed the behavior of sscanf() to meets current Verilog IEEE standard.
(Related jira: https://jira.internal.synopsys.com/browse/P80000979-146130 )

UVM side need to do the corresponding modification when using sscanf to doing base or type conversion.
For now, the base prefix ''h' will not be regarded as the part of '%h', and will not be handle automatically, which need to specify it explicitly in sscanf().

e.g.
logic unsigned addr[31:0];
sscanf( '1A' , '%h', addr);  //ok
sscanf( '1A', ''h%h', addr);  //fail, addr get 0
sscanf( ''h1B' , '%h', addr);  //fail, addr get 0
sscanf( ''h1B' , ''h%h', addr);  // ok",Verdi,Transaction Debug,N/A,N/A
P10049895-134121,[HDBTS] SDB Patching at Initialization,Enhancement,"h3. Overview

During HDBTS initialization, some features like dynamic configuration and DTL need to patch SDB data model for runtime modification. Therefore, we would like to design a framework which can handle such patching requests in a modular way.",Verdi,nTrace,N/A,N/A
P10049895-134120,[MTK][Verdi] fsdbSwitchDumpfile is disabled. Unable to switch FSDB file,Enhancement,"Hi Expert,

At MTK, I got an issue at my customer’s end that fsdbSwitchDumpfile is disabled. 
After checking with Allen, it looks like that fsdb auto switch function cannot support
transaction dumping.

fsdbSwitchDumpfile and fsdbAutoSwitchDumpfile should support transactions dump.
Please enhance it. Thanks

 !image-2021-09-14-09-46-09-415.png|thumbnail! 

 !image-2021-09-14-09-46-23-211.png|thumbnail! ",Verdi,FSDB,N/A,N/A
P10049895-134118,IDX (previously wavereplay) Customer Presentation/ Demo Case,Enhancement,"IDX (Intelligent Debug Xcelerator) - (previously WaveReplay)  to be productized. 

Place Holder for IDX customer presentation / demo.",Verdi,WaveReplay,N/A,N/A
P10049895-134116,Change verdi object search priority for view_sch -inst from net-then-inst to inst-then-net,Enhancement,"See images for clarification.

Problem statement: view_schematic -instance can sometimes bring up a schematic that is overly complex, thus polluting the debug process. This is because 1) nets and instance names may be the same, and 2) since VC static doesn't pass the object type to verdi, it searches the name by the priority net > Instance. 

This should be changed to priority instance -> net.

As you can see in image #1, I use view_schematic -instance to point to the instance I want to see. But as you can see in instance #2, verdi finds the net and displays all logic connected to it.

Since debug is generally MUCH more instance than net driven, priority should be given to instance.",Verdi,VC Static,N/A,N/A
P10049895-134115,QCOM - Virtual FSDB creation for unfinished simulation,Enhancement,"QCOM wants to create virtual FSDB for FSDBs that are not finished generating yet during the simulation. They are actually using split mode when generating FSDB, so they have different hierarchies in each FSDB and same time with same simulation. Allen Hsieh confirmed that the enhancement can be made in this scenario to support virtual file generation.",Verdi,FSDB,N/A,N/A
P10049895-134114,[SKH] add expanded and collapse button in VC RDC GUI.,Enhancement,"Currently, Expanded and collapse button only control by mouse click by click.

It's uncomfortable about many groups violation control.

So SKH want to expand and collapse button for all group violation control.

SKH wants the export csv file function to work in conjunction with the above behavior.

Please refer to the Sepc file for details

[^spec_v1.docx]",Verdi,VC Static,RDC,N/A
P10049895-134111,remove top hierarchy for zwd waveform,Enhancement,"*From:* Archie Feng <archief@synopsys.com> 
 *Sent:* Thursday, September 9, 2021 12:42 AM
 *To:* Ying Fang <yinf@synopsys.com>; Youcef Qassid <youcefq@synopsys.com>
 *Cc:* Lei Wang <leiwang@synopsys.com>; David Reynier <dreynier@synopsys.com>; Mu Lu <mulu@synopsys.com>
 *Subject:* RE: verdi can remove top hierarchy from hw_top

 

Hi Ying,

 

There is a utility – fsdbedit for FSDB but we don’t have existing utility for ZWD yet.

Could you please open a JIRA with customer logo to ask similar utility for ZWD? I will follow up with R&D.

 

Thanks

Archie

 

 

*From:* Ying Fang <[yinf@synopsys.com|mailto:yinf@synopsys.com]> 
 *Sent:* Tuesday, September 7, 2021 8:08 PM
 *To:* Youcef Qassid <[youcefq@synopsys.com|mailto:youcefq@synopsys.com]>; Archie Feng <[archief@synopsys.com|mailto:archief@synopsys.com]>
 *Cc:* Lei Wang <[leiwang@synopsys.com|mailto:leiwang@synopsys.com]>; David Reynier <[dreynier@synopsys.com|mailto:dreynier@synopsys.com]>; Mu Lu <[mulu@synopsys.com|mailto:mulu@synopsys.com]>
 *Subject:* verdi can remove top hierarchy from hw_top

 

Hi Youcef, Archie,

 

We need transfer waveform outside from customer network to SNPS,  but customer refuse to transfer it because it include hierarchy for their path

 

Like hw_top.i_btv.xxxx.xxx

 

They want only DWC_pcie_ctrl_000 as the TOP .

 

Have use zwd+r with –zxf option in zSimzilla, and inside –zxf option, I use -I hw_top.i_btv.i_pcie_ss_wrapper.i_pcie_ss.i_pcie.u_pcie_ctrl_top_0.u_pcie_core

 

After that, we can have the waveform only under u_pcie_core, but the whole hierarchy is still there, can’t accept by customer .

 

 

 

 

Thanks

Ying",Verdi,FSDB,N/A,N/A
P10049895-134109,CLONE - Values of the signals (which are in the vhdl code) are wrong when load mixed design with strength ‘type3’,Bug,"Issue mentioned in this STAR is found from the testing done for the â€œ[Intel-DDG-TGLS-P0] DVE and Verdi waveform strength representation are differentâ€.

 

Vcs versions used in testing: (2018.09-SP2-11, 2019.06-SP2-2, 2020.03, TD)

----------------------------------------

Verdi versions used in testing: (2018.09-SP2-11, 2019.06-SP2-2, 2020.03, TD)

----------------------------------------

 

How to reproduce:

--------------------------
 # Compile & simulate the mixed design

/slowfs/vgpv6/ashanwi/Stars/Star_11_verdi_and_DVE_waveform_strength/Stars/Star_3

source run.csh
 # Set Verilog strength type info to 'tupe 3' (preference option: Waveform->View Options->Value Pane->Display Verilog Strength Info by > type 3 > Apply > Ok)
 # Go to the scope 'top_1' in the 'Instance Pane'
 # Add signals in the top_1 to the nWave (drag from signals from signal; list to the nwave.) and set cursor time (let 50)
 # Add signals which are in the Verilog code to the nWave (let 'tb')
 # Select a signal in the nWave let 'clk1'
 # Covert it to the analog (Analog > Convert to analog)

 ** 

*Issue 1:*

 ** 

*In step 4,* The values of the signals in the vhdl code are wrong. (Capture1.png)

In the dve (Capture2.png) >>> simv -gui=dve &

 

Note

---------------------

Values of the Verilog signals are correct when load mixed design.

This issue is not there for pure vhdl design

 

*Issue 2:*

 ** 

*In step 7,* Digital signal is not converted to the analogue. (Capture3.png)

 

Note

-----------------------

This issue is not related only for mixed designs. This is a common scenario for any design.",Verdi,nWave,N/A,N/A
P10049895-134108,[LogToWave] RMB in the middle layout is not available ,Enhancement,"Reproduce flow:
1. Verdi version: TD version
2. Case path: /remote/us01home38/momochen/SHARE/for_jason/log_to_wave
3. copy and enter the directory
4. clean novas.rc
5. verdi -smlog ./cycle/sim.log -smlog_partition ./cycle/par_rule.rc -pureLog
6. Press the second button of toolbar to switch to structure view
7. Press menu <Tool>-><Preference>
    a. Go to page 'SmartLog'->'Search' and uncheck 'Structure View Search: Hide Blocks...'
8. Find keyword 'payload' in unified find entry. 
9. In the line of first found result,  select word ''d183' and press RMB 'log-to-wave' -> 'From value...'
10. Press ok on dialog. 
11. The RMB is not available in the middle pane but the it is available in right pane. ",Verdi,SmartLog,N/A,N/A
P10049895-134105,[MTK] vericom compile hanging ,Bug,"1.Here is the original running command :

!image-2021-09-13-13-28-34-015.png!

And the issue is caused by “-comment_transoff_regions” option, with this option it takes around 54413 sec. and has 2773 compile error, without this option it just takes 1163 sec and just has 13 compile errors.

2. Here is the collect profile which generated with “-comment_transoff_regions” option :

!image-2021-09-13-13-29-17-684.png!

Below is the collect profile which generated without “-comment_transoff_regions” option :

!image-2021-09-13-13-29-52-545.png!

 

 ",Verdi,Compiler,vericom,N/A
P10049895-134103,"CLONE - Values are overlapped in ‘nSchema’, in a transient when the strengths are dumped",Bug,"Issue mentioned in this STAR is found from the testing done for the ['Intel-DDG-TGLS-P0] DVE and Verdi waveform strength representation are different'.

Vcs versions used in testing: (2018.09-SP2-11, 2019.06-SP2-2, 2020.03, TD)

----------------------------------------

Verdi versions used in testing: (2018.09-SP2-11, 2019.06-SP2-2, 2020.03, TD)

---------------------------------------- 

How to reproduce:

--------------------------
 1.Compile & simulate the design

/slowfs/vgpv6/ashanwi/Stars/Star_11_verdi_and_DVE_waveform_strength/Stars/Star_2

source run.csh
 2.Open nSchema. (using 'New Schematic' tool bar icon)
 3.Switch on the active annotation in the nSchema. (Schematic > Active Annotation)
 4.Open the 'X' module in the nSchema. (Double click 'X')
 5.Set Verilog strength type info to 'tupe 3' (preference option: Waveform->View Options->Value Pane->Display Verilog Strength Info by > type 3 > Apply > Ok)
 6.Look at nSchema

 ** 

*Issue 1:*

*In step 4 & 6,* The values in the nSchema pane are overlapped.

Capture1.png - step 4

Capture2.png  - Step 6

 Note 

-------------------

This issue is there only when the values of the signals have a transient.

This issue is not there if the strengths are not dumped. (when doesn't use '+fsdb+strength' in the simulation command)

 ",Verdi,nSchema,N/A,N/A
P10049895-134102,[PureLog][TraverseMsg] Enhance search engine and filter engine,Enhancement,It should allow the proxy model to use the filter engine and use the new parsing engine to search key-value.,Verdi,SmartLog,N/A,N/A
P10049895-134101,[PureLog][TraverseMsg] Enhance Old GUI,Enhancement,"We need to add a toolbar above the old GUI and we need to implement to following:
 * Enhance the old tree view
 * Create a proxy model to filter items

 ",Verdi,SmartLog,N/A,N/A
P10049895-134099,[PureLog][TraverseMsg] Create dialog GUI on the old GUI,Enhancement,"We want to allow users to change the following:
 * Settings
 * Filter",Verdi,SmartLog,N/A,N/A
P10049895-134097,[PureLog][TraverseMsg] Create parsing engine that can input manual regular expressions,Enhancement,"Our parsing engine should allow users to customize any of the following regular expressions:
 * Key (e.g., {{\w+}})
 * Value (e.g., {{\d+}})
 * Separator between keys and values (e.g., {{[:=]}})
 * Separator between key-value pairs (e.g., {{[, ]}})

 ",Verdi,SmartLog,N/A,N/A
P10049895-134088,With VERDI_UNIFIED_FIND search window for source view adds signal index along with name giving incorrect results,Enhancement,"I am seeing this new issue.

 

when adding a signal to the search it also adds the width, for example it I have wire [5:0] a;

In the search for a I will see in the search window a[5:0] and off course that will not find anything and so I have to remove the [5:0].

 

Tushar

 

Hi Tushar,

Thanks for the remind. I checked the issue. Yes, I can repeat *and it is a real issue in 2109*.

But this is not related to Unified Debug. It’s not even related to VC Formal. Any source window in Formal has such problem. (a general source window issue).

I also tried with 2012, without VERDI_UNIFIED_FIND, Ctrl+F works and no such problem.

 

So It is a bug introduced by VERDI_UNIFIED_FIND.  I suggest you file a JIRA and assign to R&D of unified find R&D.

 

[@Jinnan Huang|mailto:jnhuang@synopsys.com]  who should be assigned for this issue?

 

 

 

 

 ",Verdi,VC Static,Formal,FPV App
P10049895-134079,[WaveReplay] Merged FSDB contains 'NF' in 2020.12,Bug,"====== Description Begin (by Felix) ======
 * Problem
 ** In wavrep merge flow, some signal in the dumped FSDB showed NF.
 ** This only happens in Verdi2020.12 (Verdi2020.03 has no this issue)
 ** Result is similar to the wave below

                       |-----------|-------------------------|-----------------|
                BAD       NF                       NF                            1
                OK           1                         1                             1
  
 * Analysis
 ** This should be dumper/writer issue. Needs to debug it.

 
 * Progress
 ** 20210910
 *** Marty helped to do the tests below
 **** Test01: VERDI_HOME = 2012, FSDB_DUMPER_NAME=2003
 ***** NF issue was gone.
 **** Test02: setenv FSDB_NO_PARALLEL 1
 ***** Issue is still there.
 **** Test03: Pure simulation (without wavrep)
 ***** Issue was gone.
 **** Test04: FSDB_DUMPER_NAME=2109
 ***** NF issue is still there.
 *** Will provide a 2012 sandbox to Marty. If the issue is still there, debug it then.
 **** *(not yet)*

 
 * Regression
 ** *(not yet)*

 
 * Code ckin
 ** VERDI2020.12-SP2-4: *(not yet)*

 

====== Description End    (by Felix) ======

 

Merged FSDB contains 'NF' in 2020.12, but 2020.03 has no issue.",Verdi,WaveReplay,N/A,N/A
P10049895-134071,[ZWD2] Correct lib path to foundation path and remove unstable test cases of storage layer,Bug,"(1) to correct lib path of CMLP SDK

(2) to remove unstable test cases of storage layer connecting to CMLP cluster",Verdi,Dumper,N/A,N/A
P10049895-134068,[AssertProd] Let user know the given file number exceeds limit for 'assToolBuildVirFile',Bug,"For Tcl command 'assToolBuildVirFile', assertProd has a hard limit to only allow at most 50 FSDB files.

We should show an error message to let users know why this Tcl command not working properly when they give a large number for option '-fileNum'.

 

Note: this condition shouldn't happen unless user manually modifies the Tcl command logged by our tools.",Verdi,Assertion Debug,N/A,N/A
P10049895-134067,Intel:[GNR] (not-determined) NF for signal,Bug,"In one of the GNR model, Customer sees the reason code as (not-determined) NF for signal.
Please see the email communication for more details.

================================


Ok, Thanks Archi.  Youcef, please take a look at when you get time, customer is already files HSD on their side to track. Thanks.

Regards
Rajan

From: Archie Feng <Archie.Feng@synopsys.com> 
Sent: Thursday, September 2, 2021 9:50 AM
To: Sankaranarayanan, RajanX <rajanx.sankaranarayanan@intel.com>; Ribhu Mittal <Ribhu.Mittal@synopsys.com>; Youcef Qassid <Youcef.QASSID@synopsys.com>
Cc: Pattadakal, TarakeshwarX S <tarakeshwarx.s.pattadakal@intel.com>; Jason Chen <Jason.Chen@synopsys.com>
Subject: RE: (not-determined) NF

Hi Rajan,

This may need Youcef to help. Verdi just shows the result from the waveform.

Regards
Archie


From: Sankaranarayanan, RajanX <rajanx.sankaranarayanan@intel.com> 
Sent: Thursday, September 2, 2021 9:28 AM
To: Archie Feng <archief@synopsys.com>; Ribhu Mittal <ribhum@synopsys.com>; Youcef Qassid <youcefq@synopsys.com>
Cc: Pattadakal, TarakeshwarX S <tarakeshwarx.s.pattadakal@intel.com>; Jason Chen <jasonc@synopsys.com>
Subject: RE: (not-determined) NF

Hi Archie,
Thanks for the response, When I clicked further the composite signal, I did not see any change in the reason code and no value on the signal.
Please see the snap shot, can I file a JIRA?

 


Regards
Rajan

From: Archie Feng <Archie.Feng@synopsys.com> 
Sent: Thursday, September 2, 2021 9:01 AM
To: Sankaranarayanan, RajanX <rajanx.sankaranarayanan@intel.com>; Ribhu Mittal <Ribhu.Mittal@synopsys.com>; Youcef Qassid <Youcef.QASSID@synopsys.com>
Cc: Pattadakal, TarakeshwarX S <tarakeshwarx.s.pattadakal@intel.com>; Jason Chen <Jason.Chen@synopsys.com>
Subject: RE: (not-determined) NF

Hi Rajan,

The “not-determined” signal are following the below SPEC: STAR: 9001433255- SPR 4D: Verdi seg fault while searching signal in signal List
'Verdi will limit the reason code annotation in signal list for huge composite signals to some limit (1k). All other elements of the composite signals will have “UNDERTERMINDED” reason code in signal list. When any of these elements are dragged in waveform for computation, signal list will also be updated with correct reason code.'

Thanks
Archie

From: Sankaranarayanan, RajanX <rajanx.sankaranarayanan@intel.com> 
Sent: Thursday, September 2, 2021 8:58 AM
To: Ribhu Mittal <ribhum@synopsys.com>; Archie Feng <archief@synopsys.com>; Youcef Qassid <youcefq@synopsys.com>
Cc: Pattadakal, TarakeshwarX S <tarakeshwarx.s.pattadakal@intel.com>; Jason Chen <jasonc@synopsys.com>
Subject: RE: (not-determined) NF

Hi Youcef,
Please let us know if you get a chance to look at this. Thanks.

Regards
Rajan

From: Ribhu Mittal <Ribhu.Mittal@synopsys.com> 
Sent: Tuesday, August 31, 2021 4:38 PM
To: Sankaranarayanan, RajanX <rajanx.sankaranarayanan@intel.com>; Archie Feng <Archie.Feng@synopsys.com>; Youcef Qassid <Youcef.QASSID@synopsys.com>
Cc: Pattadakal, TarakeshwarX S <tarakeshwarx.s.pattadakal@intel.com>; Jason Chen <Jason.Chen@synopsys.com>
Subject: RE: (not-determined) NF

+Youcef.

Hi Rajan,
Typically, NF is considered a software issue. I don’t have crisp debug steps to find details. We’ll end up triaging..
Adding Youcef to see if he has a better method to debug the source of NF.

Regards,
Ribhu 


From: Sankaranarayanan, RajanX <rajanx.sankaranarayanan@intel.com> 
Sent: Tuesday, August 31, 2021 2:51 PM
To: Archie Feng <archief@synopsys.com>
Cc: Ribhu Mittal <ribhum@synopsys.com>; Pattadakal, TarakeshwarX S <tarakeshwarx.s.pattadakal@intel.com>; Jason Chen <jasonc@synopsys.com>
Subject: (not-determined) NF

Hi Archie, 
What is the (not-determined) NF  reason code in Verdi means?
Please see the below snapshot

 
",Verdi,Integration,ZeBu Integration,N/A
P10049895-134066,Google - Verdi 2021.09 crashing is using vdb from 2020.12 version,Bug,"Google reported that using a vdb from 2020.12-SP2-1 VCS version on Verdi 2021.09 results in segmentation fault.

catch signal 11 (Segmentation fault)
---------------
Thread 2 (Thread 0x7fdd1237b700 (LWP 1163)):
#0  0x00007fdd16f088ed in nanosleep () from /lib64/libc.so.6
#1  0x00007fdd16f08784 in sleep () from /lib64/libc.so.6
#2  0x00000000022fb276 in LicenseCheckUtility ()
#3  0x00000000050dc3c8 in sdp_wrap_start_routine ()
#4  0x00007fdd18fa0ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fdd16f419fd in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fdd1db054c0 (LWP 1147)):
#0  0x00007fdd16eb3223 in _IO_proc_close@@GLIBC_2.2.5 () from /lib64/libc.so.6
#1  0x00007fdd16ebe26c in __GI__IO_file_close_it () from /lib64/libc.so.6
#2  0x00007fdd16eb1288 in fclose@@GLIBC_2.2.5 () from /lib64/libc.so.6
#3  0x0000000003e7b049 in _sys_pclose ()
#4  0x0000000003e1a0d7 in system ()
#5  0x0000000003e08c66 in sysiCrash ()
#6  0x0000000003e09173 in actUnexpectAction ()
#7  0x0000000003e091bb in catchSignalCB ()
#8  0x000000000359de7a in _anrep_handler_signal ()
#9  <signal handler called>
#10 0x00007fdd16fb27b1 in __strlen_sse2_pminub () from /lib64/libc.so.6
#11 0x0000000004e4aaa1 in ag::planDBMgr::planDBMgr() ()
#12 0x0000000004e4ab05 in ag::planDBMgr::instance() ()
#13 0x0000000004715ea0 in ag::hvpDetailViewWidget::hvpDetailViewWidget(ag::wndHvp*, QWidget*, char const*, QFlags<Qt::WindowType>) ()
#14 0x000000000455f72d in ag::wndHvpDetail::wndHvpDetail(QWidget*, char const*) ()
#15 0x0000000001981952 in vdCovWnd_C::initUiSlot() ()
#16 0x00007fdd1bb8a01b in QMetaObject::activate(QObject*, QMetaObject const*, int, void**) () from /workspace/mnt/synopsys-verdi-2021-09/platform/LINUXAMD64/lib/Qt/libQtCore.so.4
#17 0x0000000004481aa8 in ag::ovaAppInst::startGuiSession(int&, char**) ()
#18 0x000000000196bbb3 in main ()
---------------
branchName=Verdi_S-2021.09 cnlDate=-- Sun Aug 29 20:50:37 PDT 2021 cnlEnv=Linux.0/64bit
uname(Linux smart-873 4.19.112+ #1 SMP Sat Oct 10 13:45:37 PDT 2020 x86_64)
---------------
Process Size: 480374784 bytes
vdCov detected abnormal termination.
Log information written to
/workspace/vdCovLog/sysinfo_Sep09_1035.tar.
Please send this file to customer support.
",Verdi,Coverage Debug,Coverage,N/A
P10049895-134065,License error message is displayed  in gui mode,Bug,"Hi VCF support team

The license error message is displayed in GUI mode.(See attached file)
I attached image file of the error message.
It looks pseudo error, because VCF work well in GUI mode.

I reproduce the environment at the following directory.
/remote/us01home50/jueda/work/vcf_gui_2021.09

% ./run.csh

Could you please check it?

Thanks,
Ueda",Verdi,VC Static,Formal,N/A
P10049895-134061,[Micron DEG] Remove license control for Micron A2D option in nWave.,Enhancement,"Preference option 'Interpolate When Analog to Digital' is under control by license before, since we are treating this option as a basic function in nWave now,  we should remove the license control and it’s not proper to control an option of existing feature with special license key. That is, it should be also available in Verdi-Base or Verdi-Elite(for 21.09) 
and Verdi-SX or Verdi(for 20.12).",Verdi,nWave,N/A,N/A
P10049895-134060,[ChipInt] failed to evaulate dimemsion for the port defined with $clog2,Enhancement,"Case: /slowfs/vgpv6/willsky/myreproduce/01232167
input logic [$clog2(DW)-1:0] param_port ;
it report below error:
=== Begin of Operation: Port Import/Export ====
*Error* Failed to evaluate dimension for top.inst_clog2.param_port.
Valid types: operation, constant, parameter, hierarchical reference and system function($clog2)

*Error* Failed to import/export from 'top.inst_clog2.param_port' to 'top.param_port'
=== End of Operation: Port Import/Export ====",Verdi,VIA,N/A,N/A
P10049895-134059,[iCSA] Make enum signal expandable.,Enhancement,"Hi,

 

In iCSA flow, we created the {color:#de350b}enum{color} signal by following 2 DA API, and they’re {color:#de350b}not expandable{color} in nWave.

 

daSignalInfo_C* daSignalInfoMgr_C::create_bit_vector_signal_info(daDT2Type_E dt_type, int msb, int lsb, daSignalType_E sig_type, daPowerSigType_E power_sig_type)

daSignalInfo_C* daSignalInfoMgr_C::create_null_enum_signal_info(daSignalInfo_C* base_info, daSignalType_E sig_type)

 

The requirement is from PV testing.

Please help make runtime enum expandable.

 

Thanks

Cliff Lai",Verdi,Data Agent,N/A,N/A
P10049895-134058,Solver DB diff is not generated when run tbAutorca flow,Bug,"Verdi versions used in testing: (S-2022.06-ALPHA) -------------------------------------------
/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
 Vcs versions used in testing: (S-2022.06-Alpha_Full64) -------------------------------------------
/remote/vtgimages/SAFE/linux64_TD/release-structure/vcs-mx

How to reproduce: ------------------------------------------------
 Path - ~stars/testcases/<star_id>

1.source the sourceMe file (source sourceMe) 
2.go to ‘ubus_driver/example’ folder , compile and simulate (make all1)
3.go to ‘ubus_driver_error_constraint/example’ folder , compile and simulate (make all1)
4. go to ‘compare’ folder & run ‘tbAutorca -cfg ../run.yaml’
5. get ‘solver db diff report’ manually. (go to ~stars/testcases/<star_id> & run ‘solver_diff --trace ubus_driver/examples/simv.cst/randomize/trace_db ubus_driver_error_constraint/examples/simv.cst/randomize/trace_db’)

--------------------------------------------------------
Issue 1:
Step 4, solver db diff report is not generated. when  run tbAutorca flow.

Note
--------------
If get solver db diff report manually it shows the diff. ( step 5 - ~stars/testcases/<star_id>/trace_diff.txt)
For simulation, ‘+ntb_solver_diff=trace’ is used.
",Verdi,RDA,TB-RCA,N/A
P10049895-134056,[QACG][modtreefile] Verdi message is not correct when loading VDBs merged with different modtreefiles,Bug,"[Description]

Verdi message is not correct when loading VDBs merged with different modtreefiles

[Is it a bug in new feature or a long-term issue or a side-effect]

bug in new feature

[Version]

/remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi

[Testcase]

~stars/testcases/3872569/

[Reproduce]

1. % verdi -cov -covdir day1/merged_MP.vdb day2/merged_PM.vdb

  (day1/merged_MP.vdb was created with day1/simv.vdb and modtreefile day1/MP.cfg

   day2/merged_PM.vdb was created with day2/simv.vdb and modtreefile day2/PM.cfg)

 

in tests tab of summary pane or export test list dialog, the test was not loaded from day2/merged_PM (due to the module tree error)

!image-2021-09-09-14-23-38-342.png!

 

but the message shows it was loaded from day2/merged_PM successfully

!image-2021-09-09-14-24-40-923.png!",Verdi,Coverage Debug,Coverage,N/A
P10049895-134054,[QACG][modtreefile] color and tooltip of module-tree merged instances are not correct after save test and load test,Bug,"[Description]

color and tooltip of module-tree merged instances are not correct after save test and load test

[Is it a bug in new feature or a long-term issue or a side-effect]

bug in new feature

[Version]

/remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi

[Testcase]

~stars/testcases/3872569/

[Reproduce]

1. % verdi -cov -covdir day1/merged.vdb day2/merged.vdb &

  (day1/merged.vdb was created with day1/simv.vdb and modtreefile day1/M.cfg

   day2/merged.vdb was created with day2/simv.vdb and modtreefile day2/M.cfg)

2. Click File Menu>Save Test and save current tests to 'save_test.vdb'

!image-2021-09-09-13-46-31-584.png!

!image-2021-09-09-13-46-37-905.png!

3. Click File Menu>Close Database and click OK

4. Click FIle Menu>Open/Add Database and select 'save_test.vdb' as the Design Hierarchy/Testbench Location and click OK to load

!image-2021-09-09-13-47-03-694.png!

5. Expand design hierarchy and will see the color and tooltip of those module-tree merged instances are missing

!image-2021-09-09-13-47-17-442.png!

 ",Verdi,Coverage Debug,Coverage,N/A
P10049895-134053,[Verdi][LP] Integrate Analysis DB,Enhancement,"We need to integrate analysis DB to get strategy association information from signal.

1. Need to initialize upfim when -power=analysis_db is specified.",Verdi,Low Power Debug,N/A,N/A
P10049895-134050,[RegisterMap] radix setting doesn't apply to value-to-waveform,Bug,"[Reason]

The signal added by value-to-waveform should have same radix format with register map",Verdi,SmartLog,N/A,N/A
P10049895-134048,Apple: vericom doesn't support synenc (DC encryption),Enhancement,"Hi,

Apple uses encryption from DC (synenc) and it looks like Verdi doesn't support it.

Attached is a working example,

Once extracted run as

%make vcs_kdb

You get a clean compile for KDB

CPU time: .181 seconds to compile
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)

 

Now use vericom

%make vericom_kdb

Here errors are generated,

Linking... 0 error(s), 0 warning(s)
Total 0 error(s), 1 warning(s)
---Any error or warning message, please refer to '/global/gtsna_benchmark3/karan/apple/verdi_example/vericomLog/compiler.log'---
elabcom -top system -lib work.lib++
logDir = /global/gtsna_benchmark3/karan/apple/verdi_example/elabcomLog
elabcom - A KDB elaborator to generate elaborated Verdi database, Release Verdi_R-2020.12-SP2-1 (RH Linux x86_64/64bit) -- Mon Jul 19 03:18:54 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

Total 2 error(s), 0 warning(s)
---Any error or warning message, please refer to '/global/gtsna_benchmark3/karan/apple/verdi_example/elabcomLog/compiler.log'---

 

Apple would like vericom to also support synenc since it seems to cause other issues in their flow.

You can regenerate the encrypted file by running this command

%make gen_svp

Thanks

Karan",Verdi,Compiler,N/A,N/A
P10049895-134043,OSVVM : Crash with -kdb,Bug,"OSVVM Crash with -kdb 

Test case path : ~stars/testcases/3872241/Synopsys/

To run the scripts.
1:  Go to the sim directory.

2:  Start tclsh

3:  Start the OSVVM environment in tcl:
source ../OsvvmLibraries/Scripts/StartVCS.tcl

4:  Build the OSVVM Library
build ../OsvvmLibraries/osvvm

5:  Build OSVVM Component library

build ../OsvvmLibraries
build ../OsvvmLibraries/RunAllTests.pro

Stack Trace : 

#0  0x00007ffff6fa546c in waitpid () from /lib64/libc.so.6
#1  0x00007ffff6f22f62 in do_system () from /lib64/libc.so.6
#2  0x0000000000998cfe in tracker::StackAnnotator::getGdbOutput(char const*, char const*, char const*, char const*) ()
#3  0x00000000009992e0 in tracker::StackAnnotator::dumpStackByGdb(char const*, char const*) ()
#4  0x000000000099a7fe in tracker::StackAnnotator::dumpProcessStack(unsigned int, char const*, char const*) ()
#5  0x000000000098aba1 in dumpStackTraceInternal.part.0 ()
#6  0x00000000007deafe in verr_dump_stack_backtrace ()
#7  0x00000000007deb8c in ih_sim_fault_handler ()
#8  0x000000000093c04d in ih_real_handler ()
#9  0x0000000000aa4598 in _anrep_handler_signal ()
#10 <signal handler called>
#11 0x00007ffff5f0498b in g_GetScopeParent(sir_Data*, char) [clone .localalias] () from /remote/vtgimages/SAFE/linux64_VCS2021.09_Engineer/release-structure/vcs-mx//linux64/lib/libnz4w_r.so
#12 0x00007ffff5ef8525 in siru_Hash::Insert(sir_Decl*) () from /remote/vtgimages/SAFE/linux64_VCS2021.09_Engineer/release-structure/vcs-mx//linux64/lib/libnz4w_r.so
#13 0x00007ffff5f108bf in sir_RecordTypeDef::InsertAElementDecl(sir_ElemDecl*) () from /remote/vtgimages/SAFE/linux64_VCS2021.09_Engineer/release-structure/vcs-mx//linux64/lib/libnz4w_r.so
#14 0x00007ffff5f2b06a in srwi_RecordTypeDef_CopyElem(sir_RecordTypeDef*, sir_DeclList*) () from /remote/vtgimages/SAFE/linux64_VCS2021.09_Engineer/release-structure/vcs-mx//linux64/lib/libnz4w_r.so
#15 0x00007ffff5f2db2d in srw_RecordTypeDef_Create_v08 () from /remote/vtgimages/SAFE/linux64_VCS2021.09_Engineer/release-structure/vcs-mx//linux64/lib/libnz4w_r.so
#16 0x00000000006fcf93 in s_post_create_record_subtype_ind_08.part ()
#17 0x00000000006fe1a0 in s_post_subtype_ind_wrap ()
#18 0x00000000006ff674 in vhca_post_process_alias_decl ()
#19 0x000000000063f053 in dp_alias_decl.isra ()
#20 0x00000000006472a9 in dp_declarative_part ()
#21 0x000000000062bd63 in cs_process_stmt ()
#22 0x000000000062dead in cs_set_of_statements ()
#23 0x000000000068598e in sp_process_semantics ()
#24 0x00000000006b45a7 in post_libunit ()
#25 0x00000000006b9dbc in ieeevhdl_yyparse ()
#26 0x0000000000895065 in parse_vhdl_file ()
#27 0x000000000089aae8 in VtOpenBackendParse ()
#28 0x00000000005e8fda in main ()

",Verdi,Compiler (UFE flow),vhdlan,N/A
P10049895-134041,Support 2 versions of FSDB format for merged FSDB in VCS&CS and a way to select,Enhancement,"*Dialog requesting support for 2 versions of fsdb dumpers in VCS AMS, same request as in P10049895-7977.*

We are promoting VCS AMS users to move to merged fsdb and Verdi-AMS.

However our user base requests the support for 2 versions of fsdb dumpers. The latest and one version back.
This is supported in CustomSim standalone (and thus with VCS AMS using split fsdb) for a long time. The user
can pick the dumper version via a CustomSim config command.

The request is to enhance Verdi
- so that each release supports the latest fsdb version and the one before.
- to provide a mechanism for VCS and CustomSim to pick one of the 2 supported fsdb versions.",Verdi,Dumper,N/A,N/A
P10049895-134040,Column configuration issue in HVP XML,Bug,"Problem summary: 
Configuring the columns and saving them in Word XML Report, does not save the filtered list.

Detailed Analysis: 
Configuring the columns and saving them in Word XML Report, does not save the filtered list. Rather all the items are seen in the word XML.
I have selected only the “description” column but I see that milestone, testexpected , delta time and goal also being included in the XML report.

As discussed over the call, this seems to be a bug. I will file a B-STAR and share the details in sometime.

Location : /slowfs/vgcaerelease1/chandani/cases/01226069/soc_vplan.hvp

Steps :
Column Congfigure -> Plan -> Report -> Check selected column and Word XML and Export.

Testcase Path: 
~stars

Steps To run: 
./run.csh

Expert Analysis: 
AE Qiaohui Jin asked to file a B-STAR.

Workaround : 
NA",Verdi,Coverage Debug,N/A,N/A
P10049895-134039,[Intel-PCH-LNL] Elaboration time increase with -kdb=common_elab,Bug," This Jira is to track elaboration time increase with -kdb=common_elab where 28% increase in time is coming from stitching and elaboration 

 
|*Flow*|*Elaboration time*| |
|Only “-kdb”|8267sec| |
|“-kdb=common_elab”|11593sec|28% increase vs only -kdb|
|“-kdb=common_elab” =>with sandbox|9556sec|13.5% increase vs only -kdb|
 ",Verdi,Compiler (UFE flow),unielab,N/A
P10049895-134038,[QACG][modtreefile] some exclusions are wrongly saved when saving tree/objects in hierarchy tab,Bug,"[Description]

some exclusions are wrongly saved when saving tree/objects in hierarchy tab

[Is it a bug in new feature or a long-term issue or a side-effect]

bug in new feature

[Version]

/remote/vtgimages/SAFE/linux64_VERDI2020.12/release-structure/verdi

[Testcase]

~stars/testcases/3870867/

[Reproduce]

1. % verdi -cov -covdir day1/simv.vdb/ day2/simv.vdb/ -modtreefile M.cfg -elfile b.el in.el y.el &

2. In Hierarchy tab, select instance test.x and click RMB>Save Exclusions for Selected Objects/Trees and save to save1.el

3. Select instance test.M1 and click RMB>Save Exclusions for Selected Objects/Trees and save to save2.el

!image-2021-09-08-16-01-45-677.png|width=700,height=618!

4. Expand all exclusions in Exclusion Manager

!image-2021-09-08-16-01-53-510.png|width=700,height=454!

Toggle : b[0] and Toggle : b[1] in test.x are not the exclusions in tree test.M1 so should not be saved to save2.el in step 3 ",Verdi,Coverage Debug,Coverage,Exclusion
P10049895-134037,[LogToWave] Dump signal with bit vector if it is 0 or positive integer number,Enhancement,"For now, log-to-wave signal can't be transferred between digital and analog waveform. 
It is not rational to have this limitation for those signals which could be represented in digital type. 
Let's think of dumping signal with bit vector its all value are 0 or positive integer number. ",Verdi,SmartLog,N/A,N/A
P10049895-134036,[3-TIER-BOF] parallelWaveExpand -licOrder 2109_FIRST will check out VERDI-SX even no Verdi-1-Base-Pkg available,Bug,"parallelWaveExpand -licOrder 2109_FIRST will check out VERDI-SX even no Verdi-1-Base-Pkg available
 Please refer to 50.gif
 Test case:/u/stars/testcases/3870931
 To reproduce:
 1. % setenv SNPSLMD_LICENSE_FILE 27000@odcphy-vg-1305
 2. % parallelWaveExpand vcs.fsdb -t 15 -o b.fsdb -base -licOrder 2109_FIRST
 – It will check out 2 (VERDI-BASE+Verdi-1-Base-Pkg) and 2 VERDI-SX.
 P.S. We don't have old license VERDI-SX in the license file.
 But it will check out VERDI-SX even no Verdi-1-Base-Pkg available.",Verdi,License,N/A,N/A
P10049895-134035,Quasi_static is defined in user tcl file but verdi is unable to locate it in schematic,Bug,"Below create_static constraint is defined the user constraint file, but somehow verdi is unable to show the annotation sign to locate the start point of net from where quasi_static constraint is further propagating in the schematic, due to which it make debugging tough as we see the quasi_static net but missing the start point or the exact constraint which makes the signal as static.


create_static -name [get_ports snps_device_wrap_i/pcie_wrap_regs_apb_slave_i/o_pcie_wrap_phy_cfg_*] 

 

Adding snippet for the reference, this issue is observed in Western Digital design.

Also sharing the design details here:

*Path: /global/gtseu03/netanel/WD/pcie_wrap*

*Command:* *vc_static_shell -f run_cdc.tcl*

 ** 

*Reports available at:* /global/gtseu03/netanel/WD/pcie_wrap/vc_setup/*.log

Adding the snippet of violation referred here.",Verdi,VC Static,CDC,N/A
P10049895-134028,JAMA: Support for 'Verification' item,Enhancement,"Hi,

Currently the support for JAMA is restricted to the item type 'HVP_feature'. SG projects are using the item type 'verification' to link between requirements and verification plan. Python scripts are available (using the REST API) to support either the JAMA2HVP or HVP2JAMA flow. It is of course better to have this natively support in Verdi (RM).",Verdi,Coverage Debug,Planner,N/A
P10049895-134023,[3-TIER-BOF] invoke HWSW Debug from Verdi will show warning message when setenv VERDI_LIC_ORDER,Bug,"invoke HWSW Debug from Verdi will show warning message when setenv VERDI_LIC_ORDER
     Test case:/u/stars/testcases/3869510/dhrystone_td
     Please refer to 48.gif
     1. % setenv VERDI_HOME /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
     2. % set path = ( /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin $path ) ; rehash
     3. % setenv VCS_HOME /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx
     4. % set path = ( /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx/bin $path ) ; rehash
     5. % setenv SNPSLMD_LICENSE_FILE 27020@odcphy-vg-1293:27000@odcphy-vg-1305
     6. % setenv VERDI_LIC_ORDER 2109_ONLY
     7. % verdi -ssf hwsw.fsdb -elite&
     8. select nTrace->Tools->invoke HW/SW Debug
        -- pop-up message: When invoke tool, user's vc license arguments will be skipped: -licOrder 2109_ONLY",Verdi,License,N/A,N/A
P10049895-134018,Select First Preload Instance in AP,Enhancement,"h3. Overview

If we follow normal mode 2.0, then the instance tree should select the first preloaded instance after Verdi startup.",Verdi,nTrace,N/A,N/A
P10049895-134017,[3-TIER-BOF] -licOrder can't work in HW-SW-HW “ping-pong” flow,Bug,"-licOrder can't work in HW-SW-HW “ping-pong” flow
Test case: /u/stars/testcases/3869084
    Please refer to 49.gif
     1. % setenv VERDI_HOME /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
     2. % set path = ( /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin $path ) ; rehash
     3. % setenv VCS_HOME /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx
     4. % set path = ( /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx/bin $path ) ; rehash
     5. % setenv SNPSLMD_LICENSE_FILE 27020@odcphy-vg-1293:27000@odcphy-vg-1305
     6. % verdi -ssf hwsw.fsdb -elite -licOrder 2109_ONLY &
          -- check out Verdi-2-Elite-Pkg + VERDI-ELITE
     7. select nTrace->Tools->invoke HW/SW Debug
        a. press ok button
        b. press Debug button on Debug Configurations form
           -- check out Verdi_HWSWDebug
     8. cloase Verdi
     9. launch verdi again from the toolbar of HWSW Debug
        -- check out Verdi license key
           ==> the expected result is check out Verdi-2-Elite-Pkg + VERDI-ELITE",Verdi,License,N/A,N/A
P10049895-134015,[AbnormalAnalysis] replace ModuleNotFound ,Enhancement,"[Reason]

User would see the following message if they don't set PYTHONPATH correclty

{code:java}
ModuleNotFoundError: No module named 'verdilearn'
{code}
[Solution]

Replace error message with more helpful message",Verdi,SmartLog,N/A,N/A
P10049895-134013,Enable -kdb=common_elab by default with -kdb in vlogan,Enhancement,"As we want to let our customers migrate to Vega2 flow gradually, the first step we can take is to enable -kdb=common_elab by default with -kdb in vlogan. The difference between vlogan -kdb and vlogan -kdb=common_elab is we dump two extra tiny files named v2omap.sdb and atrp.sdb  in AN.DB.

 

We can evaluate the increased ratio on disk size comparing -kdb=common_elab and -kdb on different BMs.

 

Changes need to be done for this enhancement,
 # modify vlogan script to pass '-kdb=common_elab' to vlogan1 when '-kdb' is in used.
 # add an option, -kdb=common_elab:off, to shut off common_elab

 ",Verdi,Compiler (UFE flow),vlogan,N/A
P10049895-134011,UQT : COVERITY : VERDI2021.09 : 2 assignments updated (vh_entity.cpp),Bug,"Dear men,

timwang ( timwang ) has assigned 2 coverity defects to you on UQT page on 2021-09-06 for VERDI2021.09.


||New Assignee|men|
||Status|Assigned|
||Component|VERDI-MISC|
||Comments|Hi Anderson, Could you help to check is real issue or not? Thanks Tim|

 
||CID||Checker||Function||File Name||Change List||Old Assignee||
|[61457|http://odcphy-vg-0014:8080/query/defects.htm?stream=VERDI&cid=61457]|CHECKED_RETURN|vhInitIdListEngine::InitAllGetIdListByEntity|bt/kdb/src/imp/svhWrap/vh_entity.cpp|NULL| |
|[61460|http://odcphy-vg-0014:8080/query/defects.htm?stream=VERDI&cid=61460]|CHECKED_RETURN|vhInitIdListEngine::vh_initViewGetIdListByEntity|bt/kdb/src/imp/svhWrap/vh_entity.cpp|NULL| |






 
h1. How to:
 # You can view the source code by clicking on Coverity ID (CID). [*Use your windows/intranet credentials to login.*]
 # You can view your changelist by clicking on Changelist number.
 # In order to re-assign/accept, please go to your assignments page at: https://scewebserv/uqt/?assignee=men&show=detail&type=cov
 ## You can re-assign, if the errors are caused by others.
 ## You can also mark the error as 'Recommend Accept', if the error is not a real issue.
 ## Need more help? Please use [How To?] tab.",Verdi,nTrace,HDB,N/A
P10049895-134010,UQT : COVERITY : VERDI2021.09 : 1 assignments updated (ohWrap.cpp),Bug,"Dear men,

timwang ( timwang ) has assigned 1 coverity defects to you on UQT page on 2021-09-06 for VERDI2021.09.


||New Assignee|men|
||Status|Assigned|
||Component|VERDI-MISC|
||Comments|Hi Anderson, Could you help? Tim|

 
||CID||Checker||Function||File Name||Change List||Old Assignee||
|[63562|http://odcphy-vg-0014:8080/query/defects.htm?stream=VERDI&cid=63562]|CHECKED_RETURN|::GetMasterByOhRegisterObject(void *, int, void **)|bt/kdb/src/imp/ohWrap/ohWrap.cpp|NULL| |






 
h1. How to:
 # You can view the source code by clicking on Coverity ID (CID). [*Use your windows/intranet credentials to login.*]
 # You can view your changelist by clicking on Changelist number.
 # In order to re-assign/accept, please go to your assignments page at: https://scewebserv/uqt/?assignee=men&show=detail&type=cov
 ## You can re-assign, if the errors are caused by others.
 ## You can also mark the error as 'Recommend Accept', if the error is not a real issue.
 ## Need more help? Please use [How To?] tab.",Verdi,nTrace,HDB,N/A
P10049895-134009,UQT : COVERITY : VERDI2021.09 : 1 assignments updated (ohFileObj.cpp),Bug,"Dear men,

timwang ( timwang ) has assigned 1 coverity defects to you on UQT page on 2021-09-06 for VERDI2021.09.


||New Assignee|men|
||Status|Assigned|
||Component|VERDI-MISC|
||Comments|Hi Anderson, Could you help? Tim|

 
||CID||Checker||Function||File Name||Change List||Old Assignee||
|[61786|http://odcphy-vg-0014:8080/query/defects.htm?stream=VERDI&cid=61786]|BAD_FREE|ohHdbJumpTbl::allGetIdListByAnyDoc|bt/kdb/src/imp/ohWrap/ohFileObj.cpp|NULL| |






 
h1. How to:
 # You can view the source code by clicking on Coverity ID (CID). [*Use your windows/intranet credentials to login.*]
 # You can view your changelist by clicking on Changelist number.
 # In order to re-assign/accept, please go to your assignments page at: https://scewebserv/uqt/?assignee=men&show=detail&type=cov
 ## You can re-assign, if the errors are caused by others.
 ## You can also mark the error as 'Recommend Accept', if the error is not a real issue.
 ## Need more help? Please use [How To?] tab.",Verdi,nTrace,HDB,N/A
P10049895-134007,[Intel-IL-LNC] Parameter value is wrong for some of the instances,Bug,"This STAR is a continues to CASE: 01229833

We are seeing very strange behavior in LNC core level simulation for one of the core modules called idi_bist_ctrl.

The module takes one parameter:
.DEPTH($bits(t_idi_u2c_reqrsp_bilbo))

For each instance out of the five, parameter is calculated based on a different struct, all structs defined in the same package.
Our bug is that for one out of the 5 cases, the parameter value is not interpreted and default value of 1 remains.

This happens for the instance pm_te.pm.mlbtrs.pmfgf_fil.mlbgfc.mlbgfctrld.mlbgfctrld_core.idi_bist_ctrl_mclk_shared_rsp

 ",Verdi,nTrace,HT,N/A
P10049895-134006,UQT : COVERITY : VERDI2021.09 : 1 assignments updated (ie.cpp),Bug,"Dear men,

timwang ( timwang ) has assigned 1 coverity defects to you on UQT page on 2021-09-06 for VERDI2021.09.


||New Assignee|men|
||Status|Assigned|
||Component|VERDI-MISC|
||Comments|Hi Anderson, Please help. Tim|

 
||CID||Checker||Function||File Name||Change List||Old Assignee||
|[64055|http://odcphy-vg-0014:8080/query/defects.htm?stream=VERDI&cid=64055]|TAINTED_SCALAR|_ieProcessIeRptFile|bt/kdb/src/imp/ieWrap/ie.cpp|NULL| |






 
h1. How to:
 # You can view the source code by clicking on Coverity ID (CID). [*Use your windows/intranet credentials to login.*]
 # You can view your changelist by clicking on Changelist number.
 # In order to re-assign/accept, please go to your assignments page at: https://scewebserv/uqt/?assignee=men&show=detail&type=cov
 ## You can re-assign, if the errors are caused by others.
 ## You can also mark the error as 'Recommend Accept', if the error is not a real issue.
 ## Need more help? Please use [How To?] tab.",Verdi,AMS,nTrace (Source Viewer),N/A
P10049895-134005,supply nets cannot be loaded to waveform when the supply_net define from a different scope,Bug,"*UPF:*

create_supply_net VDD_RET

#create_supply_net SW_top_out

create_power_domain PD_TOP -include_scope

create_power_domain PD_CHILD -scope MIDDLE/MIDDLE/CHILD -elements MIDDLE/MIDDLE/CHILD

create_supply_net SW_top_out -domain MIDDLE/MIDDLE/CHILD/PD_CHILD

create_supply_net VDD_RET -domain MIDDLE/MIDDLE/CHILD/PD_CHILD

 ** 

 ** 

Here Note that
 # SW_top_out/VDD_RET supply_nets created from power-top scope but created for  MIDDLE/MIDDLE/CHILD scope
 # VDD_RET supply_net created for power top scope also

 

MIDDLE/MIDDLE/CHILD/SW_top_out couldn’t be loaded to wave form . But MIDDLE/MIDDLE/CHILD/VDD_RET could be loaded to waveform . It seems like for Verdi  , there should be a matching supply_net in power top scope also to load a supply_net of a child scope to waveform . This limitation is a bug .

 

!image-2021-09-06-21-50-16-391.png!

 

Note that even hierarchy mentioned in the message also point to power-top .

This issue could be reproduced with both FSDB(post processing) and interactive debug as well.

This issue could be reproduced with TD/2021.09/2020.12/2020.03.

PATH :  ~stars/testcases/<STAR no>

How to run : make run",Verdi,Low Power Debug,PA-nWave,N/A
P10049895-134004,incorrect Verdi KDB elaboration errors with generic retention,Bug,"*UPF:*

set_retention RET -domain PD_TOP -retention_power_net VDD_RET  -retention_ground_net VSS_RET -save_condition \{!UPF_GENERIC_CLOCK && !UPF_GENERIC_ASYNC_LOAD} -restore_condition \{!UPF_GENERIC_CLOCK && !UPF_GENERIC_ASYNC_LOAD}  -elements \{output_ret2}

set_retention_control RET -domain PD_TOP -save_signal \{restore low} -restore_signal \{restore high}

 

When  generic retention is used and generic element bind checkers are used  , below Verdi KDB elaboration errors are generated.

*_Verdi KDB elaboration done and the database successfully generated: 3 error(s), 0 warning(s)_*

*_Please look at this Verdi elaboration log file for details: simv.x.daidir/elabcomLog/compiler.log_*

 *__* 

*simv.x.daidir/elabcomLog/compiler.log:*

*Error* failed to find identifier RET_2_.instRetAtDesignNormal.save_condition

'child.v', 1:

 

*Error* failed to find identifier RET_2_.instRetAtDesignNormal.restore_condition

'child.v', 1:

 

*Error* failed to find identifier RET_2_.instRetAtDesignNormal.retention_condition

'child.v', 1:

 

Testcase only has one retention policy  and name of the policy is RET .

So these messages are incorrect.

 

This issue can be reproduced with TD/2021.09/2020.12/2020.03

 

PATH : ~stars/testcases/<STAR no>

How to run : make run",Verdi,Low Power Debug,PA-KDB,N/A
P10049895-134003,supply nets inside escaped generate blocks cannot be loaded to wave form,Bug,"*Design:*

module system(input clk);

generate begin: \sram@ 

                              receiver rx(thru0,clk);

end

endgenerate

endmodule

 

*UPF:*

set_scope sram@/rx

create_power_domain PD_TB -include_scope

create_supply_net VDD

create_supply_net VSS

set_scope

 

 

VDD/VSS is inside an escaped generate block . these supply nets cannot be loaded to wave form.

 

!image-2021-09-06-21-14-04-440.png!

 

I found this issue while analyzing  P80000979-145148 issue  . This issue could be observed with both FSDB(post processing) and interactive debug . Verdi R&D already fixed the FSDB issue for TD/2020.03  .   Interactive debug issue is yet to address . For tracking purposes  , I am filing this issue  .

Since complete fix of  P80000979-145148 is not integrated to 2021.09/2020.12 , supply_nets are not dumped even to  signal plane with  2021.09/2020.12. Hence this issue cannot be reproduced with 2021.09/2020.12 . 

PATH : ~stars/testcases/<STAR no>

How to run :
 * supply_nets inside escaped generate block : make run
 * supply_nets inside non-escaped generate block : make non
 * fsdb : make fsdb",Verdi,Low Power Debug,PA-nWave,N/A
P10049895-134002,#NAME?,Bug,"when view_schematic -module <module_name> -save <file_name>

{color:#333333}or{color}

{color:#333333}view_schematic -instance <instance_name> -save <file_name>{color} 

option is used, it is expected to save the schematic to a file. but it simply hangs and no file is saved.

 

TC Path :-/remote/vgrnd99/gesu/BMURT/unit_TECH/Unified/AMD_GC_SPI_S_T

run command:

*setenv RUN VCLINT ; source comp.csh*

 

restarting command:

invoke following command from vc_static_shell

*restart_session -session session_1*

*vc_static_shell >* view_schematic -module gc_spi_s_t -save t1",Verdi,VC Static,Lint,N/A
P10049895-134001,Verdi is  hanged when loading  NLP instrumented variables inside escaped generate block instance,Bug,"*Design:*

_module middle_leaf(clk , reset, input_iso , input_ret , iso_ctrl , psw_ctrl,restore, output_iso1 ,output_iso2, output_ret1 , output_ret2 ,ack );_

_generate begin : \GEN@_ 

                              _child CHILD (clk , reset, input_iso , input_ret , iso_ctrl , psw_ctrl,restore, output_iso1 ,output_iso2, output_ret1 , output_ret2 ,ack );_

               _end_

               _endgenerate_

_endmodule_

 __ 

*UPF:*

_load_upf child.upf -scope MIDDLE/MIDDLE/GEN@/CHILD_

 

*child.upf:*

_set_isolation ISO -domain PD_CHILD -isolation_power_net VDD_ISO_net -isolation_ground_net VSS_ISO_net -elements \{input_iso} -clamp_value 0  -location self -isolation_signal iso_ctrl -isolation_sense high_

NLP instrument input_iso_UPF_ISO signal to implement isolation logic.

 

!image-2021-09-06-19-48-06-948.png!

 

When I tried to load this variable to wave form  , Verdi is hanged .

Here,
 # This issue happened only with interactive debug . with FSDB(post processing) , this issue was not happened
 # If input_iso_UPF_ISO was the first variable loaded , then this issue was not happened . This issue was happened only when input_iso_UPF_ISO was loaded after one or more other variables loaded
 # This issue could be reproduced with TD/2021.09/2020.12/2020.03
 # Same issue could be observed with retention shadow register(save register) as well.

PATH : ~stars/testcases/<STAR no>

How to run :
 * input_iso_UPF_ISO is the second variable loaded : make CMD=verdi.cmd.1 idebug
 * input_iso_UPF_ISO is the first variable loaded : make CMD=verdi.cmd.2 idebug
 * fsdb:make fsdb",Verdi,Low Power Debug,PA-nWave,N/A
P10049895-133999,"With app_var lint_functional_mode set to true, tree view switches to Instance tab after check_lint (should remain on activity tree tab)",Enhancement,"PROBLEM
With app_var lint_functional_mode set to true, tree view switches to Instance tab after check_lint (should remain on activity tree tab)


TESTCASE
To see this that tree view switches to Instance tab after check_lint instead of remaining on activity tree tab, type ...
	%> cd vc
	%> runme -gui &
To see that this does not happe when lint_functional_mode is not set to true, type ...
	%> gvim test.tcl
	Comment out line 'set_app_var lint_functional_mode true'
	Click restart button in toolbar

Note that the file 'vc/seg_fault.log' is a stack trace from one of the restarts as I was creating this testcase.
I have been unable to reproduce it, but I left it there for inspection, anyway.

Also note that subdirectory sg is of no consequence for this problem and is simply an artifact of my testcase infrastructure.
",Verdi,VC Static,Lint,N/A
P10049895-133997,convergence violation schematic issue in given walker testcase.,Bug,"TCP :- unit_MONET/NLDMWALKER/NGCDC/PV/TD/stars/2019.06_SP2_10/3429273/RENESAS-CONFIGURATION/case241/case241.vgt

Hi Please check above testcase the testcase contain DW Components 

for convergence violation, violation having convergence point out/D[0],out/D[1],out/D[2] and out/D[3] the schematic is reported as connectivity issue.

CDC_COMBCONV_FVUNCHECKED: 46 (Pass=42, Connectivity issues=4)
SETUP_DOMAIN_INFER: 2 (Pass=2)
SETUP_PORT_CONSTRAINED: 2 (Pass=2)
SETUP_PORT_UNCONSTRAINED: 8 (Pass=8)
SYNCCDC_CTRLPATH_FULL: 8 (Pass=8)
Violation count details by Tag:
Walker_summary_report


Please fix the issue
 ",Verdi,VC Static,N/A,N/A
P10049895-133994,CLONE - CLONE - Unaligned buttons in transaction debug mode when global font is applied,Bug,"Issue mentioned in this STAR was found in Protocol Analyzer while validating the project 6000025621 - Support global font.

Verdi versions used in testing: (O-2018.09-Beta and O-2019.06-Alpha)
/remote/vtgimages/SAFE/linux64_VERDI2018.09/release-structure/verdi
/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi

How to reproduce:
--------------------------
1. Invoke Verdi using the following command
             Verdi

2. Use the following command to enter the Transaction debug mode.
            [nTrace] -> Window -> Transaction Debug Mode

3. Use the following command
            [tProtocolAnalyzer] -> Stream -> Create Virtual Stream

4. Use the following command to change the global font
            [nTrace] -> Tools -> Preferences -> General -> Font

5. Increase the application font to 26

6. Use the following command
         [tProtocolAnalyzer] -> Stream -> Filter/Colorize

7. Invoke Cache and Memory Protocol Analyzer by the following command
         [Tools] ->Transaction Debug -> Cache and Memory Protocol Analyzer

8. Invoke the 'Set Search Attribute' form
         [tCacheMemoryProtocolAnalyzer] -> Memory -> Search Transaction

Issue 1:
‘Import’ and ‘Clear’ buttons are not aligned with the rest of the buttons in the ‘Create Virtual Stream’ form, ‘Filter/Colorize’ form, and 'Set Search Attribute' form.

Refer virtualstream.JPG, filtercolor.JPG and setsearchattribute.JPG


Issue 2:
The tables at the top of the form are hidden in ‘Create Virtual Stream’ form and ‘Filter/Colorize’ form. The table can only be viewed if the form is enlarged.

Refer virtual.JPG",Verdi,Transaction Debug,Protocol Browser,N/A
P10049895-133992,[Verdi_forces] : requesting to add '^' symbol for FRD signals in source code pane for iSImzilla ,Enhancement,"Hi ,
in the following scenario,  we would like to request to add, '^' symbol for FRD signals in source code pane for iSImzilla after reconstruction. ideally, we could see '^' symbol for the signals after extracting the waveform in fsdb and then re-invoking fsdb using 'verdi -dbdir <simv.diadir> -ssf <fsdb>'.   But we would like to see '^' symbol for FRD signals using 'verdi -emulation --zebu.work ../zcuiUC.work/zebu.work/ --input db/dump.ztdb/ &'

*+Snippet of iSimzilla  :+*
 !image-2021-09-06-13-31-54-224.png|thumbnail! 


zebu.work :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/zcui.work/zebu.work/

ztdb :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/rundir_FRD_compile_wrapper_part3/db/force_release_release_release_inject.ztdb/
iSImzilla WF :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/extractSignal.fsdb
zSImzilla WF :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/rundir_FRD_compile_wrapper_part3/ZWD_SIM_dir/force_release_release_release_inject.zwd/
Could you please look into the issue and let us know if we are missing anything


Thanks,
-ravi ",Verdi,Integration,ZeBu Integration,N/A
P10049895-133991,[3-TIER-BOF] hwsw_debug can't recognize -licOrder,Bug,"hwsw_debug can't recognize -licOrder
     Please refer to 47.gif
     Test case:/u/stars/testcases/3868046/dhrystone_td
     To reproduce:
     1. % setenv VERDI_HOME /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
     2. % set path = ( /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin $path ) ; rehash
     3. % setenv VCS_HOME /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx
     4. % set path = ( /remote/vtgimages/SAFE/linux_RH6_EM64T_TD_mode64/release-structure/vcs-mx/bin $path ) ; rehash
     5. % setenv SNPSLMD_LICENSE_FILE 27020@odcphy-vg-1293:27000@odcphy-vg-1305
     6. % hwsw_debug -base -ssf hwsw.fsdb -licOrder 2109_ONLY &
     7. press Dubug button
        -- can't recognize -licOrder",Verdi,License,N/A,N/A
P10049895-133988,[Verdi_forces] : requesting to add 'search for any change' by FRD for iSimzilla  after reconstruction of waveform ,Enhancement,"Hi ,
in the following scenario, we would like to request to add FRD option in 'search for any change'. ideally we can see FRD change only after extract to fsdb and re-invoking verdi -dbdir <simv.diadir> -ssf <extracted.fsdb>. 

 *+Snippet of iSimzilla  :+*

 !image-2021-09-06-13-23-00-253.png|thumbnail! 


{noformat}
zebu.work :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/zcui.work/zebu.work/

ztdb :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/rundir_FRD_compile_wrapper_part3/db/force_release_release_release_inject.ztdb/
iSImzilla WF :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/extractSignal.fsdb
zSImzilla WF :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_basic_fwc_FRD_UTF/SIMZ/test_wrapper_part3_run/rundir_FRD_compile_wrapper_part3/ZWD_SIM_dir/force_release_release_release_inject.zwd/
{noformat}

Could you please look into the issue and let us know if we are missing anything 

 ",Verdi,Integration,ZeBu Integration,N/A
P10049895-133986,make FSDB_MSV_SKIP_EMPTY_SPICE_SCOPES default,Enhancement,"Making FSDB_MSV_SKIP_EMPTY_SPICE_SCOPES default on.
It will skip dumping empty spice scope if user sepcify msv off. ",Verdi,Dumper,N/A,N/A
P10049895-133984,VCF GUI: Making it clickable on signals in a tcl property in tcl file shown in src pane,Enhancement,"*{color:#172b4d}Testcase:{color}*

*{color:#172b4d}/remote/testcases/TC101/092021/3867864/FPV/run{color}*

Find tcl_wrong_ast which is falsified in GoalList:

!image-2021-09-06-14-53-34-986.png!

Click on 'tcl_wrong_ast' in the name column to open the src tcl script in the src pane. The related tcl command is highlighted 
 !image-2021-09-06-14-54-30-512.png!

It's good these signals in the property definition are clickable for better usability.

 

Thanks,
 Kazu

--------------

Hi Kazu/Jinnan,

 

Yes, we have space to improve.

Is it possible to get a test case for reproducing the problem. If so, I can file an E-star to trace it.

 

Regards,

Zeno

 

*From:* Kazu Toguchi <[kazunobu@synopsys.com|mailto:kazunobu@synopsys.com]> 
 *Sent:* Wednesday, August 25, 2021 9:48 AM
 *To:* Zeno Zheng <[zenozy@synopsys.com|mailto:zenozy@synopsys.com]>; Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]>
 *Cc:* Yi Wu <[wyi@synopsys.com|mailto:wyi@synopsys.com]>; Jay Lin <[jaylin@synopsys.com|mailto:jaylin@synopsys.com]>
 *Subject:* RE: VCF GUI: tcl assertion shown in src pane, it doesn’t support to click on sig in the property to show more info

 

Hi, Zeno,

 

Thank for the info. This improves the user experience definitely, but it’s minor compared to others. I was thinking to request this only if it is simple. So I checked it with you folks. Let’s forget about it.

 

Thanks,

Kazu

 

 

*From:* Zeno Zheng <[zenozy@synopsys.com|mailto:zenozy@synopsys.com]> 
 *Sent:* Wednesday, August 25, 2021 10:39 AM
 *To:* Kazu Toguchi <[kazunobu@synopsys.com|mailto:kazunobu@synopsys.com]>; Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]>
 *Cc:* Yi Wu <[wyi@synopsys.com|mailto:wyi@synopsys.com]>; Jay Lin <[jaylin@synopsys.com|mailto:jaylin@synopsys.com]>
 *Subject:* RE: VCF GUI: tcl assertion shown in src pane, it doesn’t support to click on sig in the property to show more info

 

+Jay.

 

Hi Jinnan,

 

I think there is no easy way to achieve this, we didn’t handle similar requirement before.

 

Regards,

Zeno

 

*From:* Kazu Toguchi <[kazunobu@synopsys.com|mailto:kazunobu@synopsys.com]> 
 *Sent:* Tuesday, August 24, 2021 7:48 PM
 *To:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]>; Zeno Zheng <[zenozy@synopsys.com|mailto:zenozy@synopsys.com]>
 *Cc:* Yi Wu <[wyi@synopsys.com|mailto:wyi@synopsys.com]>
 *Subject:* RE: VCF GUI: tcl assertion shown in src pane, it doesn’t support to click on sig in the property to show more info

 

Hi, Jinnan,

 

If it’s not a low hanging fruit, then that’s fine. We have more important things.

 

Thanks,

Kazu

 

*From:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]> 
 *Sent:* Tuesday, August 24, 2021 7:14 PM
 *To:* Kazu Toguchi <[kazunobu@synopsys.com|mailto:kazunobu@synopsys.com]>; Zeno Zheng <[zenozy@synopsys.com|mailto:zenozy@synopsys.com]>
 *Cc:* Yi Wu <[wyi@synopsys.com|mailto:wyi@synopsys.com]>
 *Subject:* RE: VCF GUI: tcl assertion shown in src pane, it doesn’t support to click on sig in the property to show more info

 

Hi Kazu,

  The TCL script is a plain text, which doesn’t support signal identifying and cross-probe.

  It may not be easy to support double click to trace or other operations for signals in TCL file.

 

Hi Zeno,

  Is there a way to identify signals in a TCL script? (e.g. generate textDoc on the fly? Or create hyperlinks using regex as smartlog view does?)

 

Thanks,

Jinnan

 

*From:* Kazu Toguchi <[kazunobu@synopsys.com|mailto:kazunobu@synopsys.com]> 
 *Sent:* Tuesday, August 24, 2021 4:01 PM
 *To:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]>
 *Subject:* VCF GUI: tcl assertion shown in src pane, it doesn’t support to click on sig in the property to show more info

 

Hi, Jinnan,

 

A question.

 

Today, when assertion is added by tcl command in a tcl file and it fails, its source pain is showing the source in the tcl file but it doesn’t accept a click on the signal in the fvassert command:

!image-2021-09-06-14-43-58-493.png!

Workaround is showing its CEX and drag the sig from there and drop in the src pane from the view below. Do you think it’s a good enhancement to support which is low hanging fruit? If you think it’s good, then I will file a jira request. What do you think? It must improve the usability especially for those who are not familiar with VCF/Verdi and cannot think of this workaround.",Verdi,VC Static,N/A,N/A
P10049895-133983,[ZWDPR] Fake idcode is not handling well in ffrLoadSignalArray,Bug, User get error when doing ffrLoadSignalArray() with fakeidcode.,Verdi,FSDB,Reader/writer,N/A
P10049895-133982,License sharing has problem in nCompare,Bug,"====== Description Begin (by Felix) ======
 * Problem
 ** The current license sharing mechanism doesn't work when invoke nCompare.
 *** Get the message below
Command Line: Unrecognized command line option <-fdNum>.
 ** Refer to Attachment for more detail.

 
 * Branch (I only tested Verdi2022.06. Below branches also need to be taken care)
 ** VERDI2022.06
 ** VERDI2021.09-1
 ** VERDI2020.12-SP2-3

 

====== Description End    (by Felix) ======",Verdi,nCompare,N/A,N/A
P10049895-133981,request for addition of bounding region to extracted features in gui_hvp_spec_dump_sections api,Enhancement,"gui_hvp_spec_dump_sections provides feature, page and 
 highlighted text information for extracted features
 
 please add bounding region info for highlighted text ,",Verdi,Coverage Debug,N/A,N/A
P10049895-133980,request for Api for conversion from text line format to bounding region format,Enhancement,"gui_hvp_spec_select needs sp : ep format for selecting text in page
 ( start page, end page, start line, endline, start word, end word format)
 
 need api to convert sp ep info to bounding region format( will be used in inhouse tool to 
 select the region on page)",Verdi,Coverage Debug,N/A,N/A
P10049895-133979,[VC Formal][Console] Adding 'copy' in the RMB menu for VC Formal Console,Enhancement,"Hi, Kazu,

 

Let me double confirm your request to make sure I don’t misunderstand anything.

Sounds like your request is to add one more RMB action like “Copy”, am I right?

If yes, please file a Jira to us to follow up.

 

Regards

 

*From:* Kazu Toguchi <[kazunobu@synopsys.com|mailto:kazunobu@synopsys.com]> 
 *Sent:* Thursday, August 26, 2021 8:47 PM
 *To:* Jinnan Huang <[jnhuang@synopsys.com|mailto:jnhuang@synopsys.com]>; Momo Chen <[momochen@synopsys.com|mailto:momochen@synopsys.com]>; Karl Lin <[karllin@synopsys.com|mailto:karllin@synopsys.com]>
 *Subject:* RE: VCF: GUI question - copy a message in VC Formal Console log in gui

 

 

Hi, Jinnan,

 

I am talking about “copy” a message here. Ctrl+C seems to be working. I think this will do, but it may be nice to a user if we have “copy” option in the menu
!image-2021-09-06-13-35-16-129.png!",Verdi,VC Static,N/A,N/A
P10049895-133977,New option for specifying the length shown in the Tips on Caught Messages,Enhancement,"To sync with nWave enhance (P10049895-133783 [nWave]Tooltip of UVM error indicator is too small), also add a preference option of TnPA to specify the showing length of Tips on Caught Message:
 # if specifying value =0, means no limit (the message tip length will equal to the setting of runtime option, UVM_MESSAGE_LENGTH_LIMIT) 
 # if specifying value >= UVM_MESSAGE_LENGTH_LIMIT, the message tip length will equal to the setting, UVM_MESSAGE_LENGTH_LIMIT
 # if specifying value <= UVM_MESSAGE_LENGTH_LIMIT, the message tip length will equal to the setting of the value

 ",Verdi,Transaction Debug,N/A,N/A
P10049895-133976,Fix Coverity issues in VERDI for R-2020.12,Bug,For Coverity.,Verdi,Compiler (UFE flow),N/A,N/A
P10049895-133975,Please help to support interface to query module body located in multiple files,Enhancement,"Hi Jack,

This enhancement request is from Samsung. They have Verilog module body separated into multiple files with macro directives control. We need to support such usage by traversing  multiple module bodies with NPI (VC Apps) interfaces.

Please kindly help to arrange resource to support this.

Thank you.",Verdi,VIA,VIA-Apps,N/A
P10049895-133974,[nTrace] Same lineNo results are being merged for instrumented object.,Enhancement,"Currently trace engine seems to merge trace results by lineNo, but for instrumented object, results may belong to same lineNo, then only one results will be shown.

We need to enhance to show multiple results for same lineNo.

[Case]
/remote/vgrnd103/chialih/testcases/JIRA/P10049895-133974

make comp
verdi -dbdir simv.daidir
Trace load for 'tb.top_psw_ctrl'

Two tracing results for 'Internal Connection', but only showing one, refer to attachement.",Verdi,nTrace,N/A,N/A
P10049895-133967,[nSchema] color configuration for MVDS switch control signal,Enhancement,To provide a special color for MVDS switch control signal to distinguish it from other signals,Verdi,nSchema,N/A,N/A
P10049895-133965,[Intel-Israel][EPG] [DVCHV047] Cannot open the current item while  attribute overriding in hvp subplan.,Bug,"User is facing “Cannot open the current item, because no source is matched” while using attribute overriding in hvp subplan.
We have reproduced the issue in inhouse testcase.

Please take a look and share your inputs on why we see this error &  solution to pass this.


Testcase: /slowfs/vgcs14/sraghu/COVERAGE/Verification_Planner

Verdi version used : Verdi_P-2019.06-SP2-5

Steps to follow:
% cd Verification_Planner/VerificationPlanner_Tutorial/memsys/solution/hvp_flow
% make
% verdi -cov -covdir simv.vdb/ -plan ../../plans/memsys_plan.hvp

Initially, it shows “no matching region”

 <IMAGE 1>

Then load the h.mod file using “Load modifiers”
 
<IMAGE 2>
Once you load h.mod file, root_mod should get overridden and region should be successfully mapped like below,

 <IMAGE 3>

But, when you double click on the region, it reports the same message,

 <IMAGE 4>",Verdi,Coverage Debug,Planner,N/A
P10049895-133964,POTENTIAL_SYNCRST_QUALIFIER reason-code not shown in schematic ,Bug,"The schematic is not shown corresponding to this reason-code
 !image-2021-09-03-15-04-07-732.png|thumbnail! 

vc_static_shell -f case1.tcl 
open the schematic for SYNCCDC_DATAPATH_PARTIAL with reason-code as POTENTIAL_SYNCRST_QUALIFIER

Thanks & Regards,
Lokesh ",Verdi,VC Static,CDC,N/A
P10049895-133963,Schematic issue ,Bug,"Please see the following schematic 
 !image-2021-09-03-14-28-09-219.png|thumbnail! 


2 issues can be seen :- 
1) CK2 connection is crossing the module name 
2) Some encrypted message in db cell 

To reproduce :- 
vc_static_shell -f case2.tcl 

Open the schematic for SYNCCDC_UNSYNC_NOSCHEME
And back-trace enable pin and clock pins.

Thanks & Regards,
Lokesh ",Verdi,nSchema,N/A,N/A
P10049895-133959,Verdi window cannot pin to a fixed Desktop,Bug,"Verdi window keeps following the active window in unix until the last window pane and stops there.
Machine type: Linux
Machine OS version: 3.0.101-108.108-default
Verdi version: R-2020.12-1 linux 64",Verdi,GUI/QT,N/A,N/A
P10049895-133958,[RM_INTEG] Inappropriate wrong message when click sync to RM without BU key,Bug,"[Description]

Inappropriate wrong message when click sync to RM without BU key.

Current behavior will show:

!image-2021-09-03-13-09-49-007.png!

 

But I think it should show like

!image-2021-09-03-13-10-25-249.png!

 

[How to Reproduce]

Prepare

1) %>setenv ENABLE_RM_INTEG 1

2) %>setenv SNPSLMD_LICENSE_FILE 27020@odcphy-vg-1306

Reproduce

1) create a new plan

2) click 'Sync to Requirement Manager -> Sync Requirement Manager'

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-133957,[QACG][modtreefile] syntax error when copy exclusions to a tree with different sub-trees,Bug,"[Description]

syntax error when copy exclusions to a tree with different sub-trees

this example is in module-tree merged view functional spec 2.5

[Is it a bug in new feature or long-term issue or side-effect]

bug in new feature

[Version]
 20.12-SP2-2

[Testcase]
 ~stars/testcases/3866957/

[How to reproduce]

1. % vcs -sverilog test.v -cm line+tgl -R

2. % setenv VDCOV_COPY_EXCL_TREE_ENABLED 1

3. % verdi -cov -covdir simv.vdb -modtreefile M.cfg -elfile de.el &

4. In Hierarchy tab of Summary pane, click RMB>Expand all and select instance test.x.M1

5. Click Exclusion Menu>Copy Exclusions

  - check Copy for: All Instances in the Entire Tree

  - make sure the target instance test.M2 or test.x.M2 is selected

!image-2021-09-03-12-19-01-301.png|width=727,height=448!

6. Click OK

!image-2021-09-03-12-20-25-987.png|width=616,height=328!",Verdi,Coverage Debug,Coverage,Exclusion
P10049895-133955,[NewScopeTree] 2x performance slowdonw on BM fsdb_gate_t88_cicsub_basic_testcase,Bug,"Need to figure out a way to cut the performance gap between new and old scopetree.
[http://vgwebserv/bmr2r/perf_explorer.cgi?testcase=fsdb_gate_t88_cicsub_basic_testcase&tag=VERDI_FSDB_AP64&platform=linux&version=TD.VERDI&debug=1&show_events=yes&type=rtime]",Verdi,Compiler (UFE flow),elabcom,N/A
P10049895-133952,[QLPAC+Save_Restore]:[restore_session]iso or ret cells are missing in schematic during restore when 'set_app_var enable_vcf_lpcc_kdb true' is disabled,Bug,"Hi,

iso or ret cells are missing in schematic during restore when 'set_app_var enable_vcf_lpcc_kdb true' is disabled.

*Steps to reproduce the issue:*

1.vcf -f bad_clamp_0.tcl -verdi &
2.vcf -f test.tcl -verdi &



Please find the images attached for the same.

Please find the testcase in the utp.

 

Thanks,

Chandan",Verdi,VC Static,Formal,N/A
P10049895-133951,[QLPAC+Save_Restore]:[-restore] iso/ret cells are missing in schematic during restore when 'set_app_var enable_vcf_lpcc_kdb true' is disabled,Bug,"Hi,

iso/ret cells are missing in schematic during restore when 'set_app_var enable_vcf_lpcc_kdb true' is disabled.

*Steps to reproduce the issue:*

1.vcf -f bad_clamp_0.tcl -verdi &
2.vcf -restore -session <> -verdi &
3.source test.tcl

Please find the images attached for the same.

Please find the testcase in the utp.

 

Thanks,

Chandan",Verdi,VC Static,Formal,N/A
P10049895-133950,Ports listed in VERDI “Power State Table” and “nWave” are wrong,Bug,"Issue: Version: 2020.12
There is one input power port VDD_VAR present in design hierarchy( top/chip/viper)
at some lower hierarchy  top/chip/viper/u_ihost_top/u_ihost/u_maia/ucpu3  we have another VDD_VAR  connected to a different port  top/chip/viper/VDD_VAR_IHOST. 

at top/chip/viper  level they have connect_supply_net VDD_VAR  being connecting to multiple internal supplies ( scope looks fine)

However for command create_pst present in top/chip/viper scope, 
create_pst { VDD_VAR  <others> }   : the scope refers to  top/chip/viper/u_ihost_top/u_ihost/u_maia/ucpu3/VDD_VAR in VERDI GUI waveform.

We looked into the compile reports generated under mvsim_native_reports and lpconnect.ev but couldn’t find anything wrong w.r.t net/port connections and scope references. 

Further we tried to create a new pst with similar port references and still observed the issue in VERDI GUI waveform on VDD_VAR listed in this PST. 

Tried latest 2020.12-sp1-1 but still issue is present.

It looks like VERDI issue in referring this VDD_VAR. 

Original testcase access is available through VNC. I can share in a zoom session if needed.
Small TC is not reproducing the issue. 
TC path: /remote/vgrnd109/silpa/MVSIM_NATIVE_DEMO
% cd LP
% make",Verdi,Low Power Debug,N/A,N/A
P10049895-133949,[QLPAC+Save_Restore]:iso/ret cells are missing in schematic during restore when 'set_app_var enable_vcf_lpcc_kdb true' is enabled,Bug,"Hi,

iso/ret cells are missing in schematic during restore when 'set_app_var enable_vcf_lpcc_kdb true' is enabled.

*Steps to reproduce the issue:*

1.vcf -f test.tcl -verdi &
 2.vcf -restore -session <> -verdi &
 3.source test_1.tcl

Please find the images attached for the same.

Please find the testcase in the utp.

 

Thanks,

Chandan",Verdi,VC Static,Formal,N/A
P10049895-133948,[QLPAC+Save_Restore]:KDB Error during restore when 'set_app_var enable_vcf_lpcc_kdb true' is disabled,Bug,"Hi,

Getting KDB Error during restore when 'set_app_var enable_vcf_lpcc_kdb true' is enabled in the 2nd tcl file.

*Steps to reproduce the issue:*

1.vcf -f test.tcl -verdi &
 2.vcf -restore -session <> -verdi &
 3.source test1.tcl

Please find the images attached for the same.

Please find the testcase in the utp.

 

Thanks,

Chandan",Verdi,VC Static,Formal,N/A
P10049895-133947,[QLPAC+Save_Restore]:KDB Error during restore when 'set_app_var enable_vcf_lpcc_kdb true' is enabled,Bug,"Hi,

Getting KDB Error during restore when 'set_app_var enable_vcf_lpcc_kdb true' is enabled in the 2nd tcl file.

*Steps to reproduce the issue:*

1.vcf -f bad_clamp_0.tcl -verdi &
 2.vcf -restore -session <> -verdi &
 3.source test.tcl

Please find the images attached for the same.

Please find the testcase in the utp.

 

Thanks,

Chandan

 ",Verdi,VC Static,Formal,N/A
P10049895-133946,"[QLPAC+Save_Restore]:Instance hierarcy pane is empty, when 'set_app_var enable_vcf_lpcc_kdb true' is enabled",Bug,"Hi,

1)With var “set_app_var enable_vcf_lpcc_kdb true” enabled, “instance hierarchy” pane is empty, but if we disable this variable, it is working fine.

*Steps to reproduce the issue:*

1)vcf -f fvlp.tcl -verdi &

Please find the image attached for the same.

 

Thanks,

Chandan",Verdi,VC Static,Formal,N/A
P10049895-133937,[Verdi_forces] :  discrepancy between  fsdbreport and zwdutils,Enhancement,"Hi ,
in the following case, we see the discrepancy between fsdbreport and zwdutils in ZEBU2020.03.  this issue in not observed in TD. Itseems timescale reporting is bit different in fsdbreport vs zwdutils

*+Snippet of fsdbreport vs zwdutils :+* 
 !image-2021-09-02-17-00-18-830.png|thumbnail! 



{noformat}
fsdb :   /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_generate_UTF/SIMZ/Verdi_forces_generate_qiwc_iSimzilla_run/rundir_basic_qiwc_iSimzilla_vgzeburtdc50/iSimzilla.fsdb
fsdbreport :   /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_generate_UTF/SIMZ/Verdi_forces_generate_qiwc_iSimzilla_run/rundir_basic_qiwc_iSimzilla_vgzeburtdc50/isim_report.txt

zwd:   /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_generate_UTF/SIMZ/Verdi_forces_generate_qiwc_iSimzilla_run/rundir_basic_qiwc_iSimzilla_vgzeburtdc50/../run_gold/dump.zwd/
zwdutils :  /slowfs/vgzebupv5/kravit/scratch/Aug_31st/log_files_verdi/r_32261_kravit_vginthw141_20210830113958/tsvlog/zebu__default__ORION/unit_ZEBU/qa_zebu/Verdi_forces_generate_UTF/SIMZ/Verdi_forces_generate_qiwc_iSimzilla_run/rundir_basic_qiwc_iSimzilla_vgzeburtdc50/zwdutils_gold.txt
{noformat}

Many testcases are failing with this difference.  
Could you please look into the issue and please let me know if i'm missing anything 

Thanks,
-RAvi 
",Verdi,Integration,ZeBu Integration,N/A
P10049895-133936,[Intel-SDG-10nm] [VEGA2] mesh: Vega2 kdb dumping memory increase,Bug,"{color:#0747a6}*[Description]*{color}

In Intel 10nm testing of 2020.12-SP2-2; mesh designs' compilation, vega2 flows' kdb dumping memory increases more than 15% compared to 2019.06-SP2-12 for two models.

These memory figures are also higher than vega1 compilations' elabcom memory usage with the same build.

This increase was not seen in 2020.12-SP2-1 build.

Model: spr_2q

    Total memory

        2012SP2-2 vega2: {color:#de350b}2277.95{color} MB

        1906SP2-12 vega2: 1913.74 MB

        2012SP2-2 vega1: 1999.91 MB

Model: spr_mini_2q

    Total memory

        2012SP2-2 vega2: {color:#de350b}1943.68{color} MB

        1906SP2-12 vega2: 1675.65 MB

        2012SP2-2 vega1: 1816.82 MB

Logs:

2012SP2-2 root: /nfs/sc/disks/sdg74_2220/irathnax/Verdi_RnD/mesh_elabMem_inc/mesh-srvr10nm-19ww38b_R-2020.12-SP2-2_VEGA2

    2012SP2-2 vega2: ./target_vega2/mesh/vcs_4value/\{spr_2q,spr_mini_2q}/elabcomLog/turbo.log

    2012SP2-2 vega1: ./target_vega1/mesh/vcs_4value/\{spr_2q,spr_mini_2q}/elabcomLog/turbo.log

    1906SP2-12 vega2: /nfs/sc/disks/sdg74_3191/SNPS_VERDI_REGR/LOGS/Compilation_NETBATCH/P-2019.06-SP2-12_VEGA2/mesh-srvr10nm-19ww38b_P-2019.06-SP2-12_VEGA2/target/mesh/vcs_4value/\{spr_2q,spr_mini_2q}/spr_2q.simv.daidir/kdbintegerLog/turbo.log

 

{color:#0747a6}*[How to reproduce]*{color}

Note: Design is in customer's environment

% cd /nfs/sc/disks/sdg74_2220/irathnax/Verdi_RnD/mesh_elabMem_inc/mesh-srvr10nm-19ww38b_R-2020.12-SP2-2_VEGA2

% source run_vega1.csh or source run_vega2.csh",Verdi,Compiler (UFE flow),unielab,N/A
P10049895-133935,Verdi VCS inconsistency in handling config setup,Bug,"Hi ,

Project: GNRD (INTEL)

Version:

zCui version = Q-2020.03-SP1-1

zCui Build Date = Jun 16 2021 - 00:44:47

+++ 

Compiler version = VCS Q-2020.03-SP2-4-Z_Full64

VCS Build Date = Jun 15 2021 20:47:08 

+++

Product version = Verdi_Q-2020.03-SP2-4 (RH Linux x86_64/64bit)

BT version = Verdi_Q-2020.03-SP2-4 (RH Linux x86_64/64bit)

Product Build Date = Wed Mar 3 03:00:37 PDT 2021

+++

 

We are observing an inconsistency at VCS elaboration V/S verdi kdb DB.

Due to which user is confused on their setup/RTL analysis.

Please find the below observation:
 # User has 'rwcsrvr' RTL module.
 # 'rwcsrvr' module has two definition and analyzed/parsed in two different library:
+++      

: rwc_cpu_tile.*rwc_cpu_tile*.analyze.log

/nfs/site/disks/...../sip/rwc_cpu_tile/src/rtl/rwcsrvr.sv

                                             

: rwc_core_core_spi_lib.*rwc_core_core_spi_lib*.analyze.log

/nfs/site/disks/....../vip/rwc_core/target/core_server/gen/rwcsrvr.v

           +++

3. With the use of config rule , At elaboration the module is picked from below library:

instance:  HW_TOP.cv_top.xi_core

'/nfs/site/disks/......../cv_top.sv', 1729

         rule:  instance HW_TOP.cv_top.xi_core use rwcsrvr

               ;          '/nfs/site/disks/......./gnrc_core_cfg.v', 3

       module:  *RWC_CPU_TILE*.rwcsrvr            '/nfs/site/disks/..../sip/rwc_cpu_tile/src/rtl/rwcsrvr.sv', 1

 

3. But when user load the KDB as 'verdi -dbdir zcui.work/vcs_splitter/simv.daidir/'

'HW_TOP.cv_top.xi_core' : xi_core instance of module 'rwcsrvr' is picked from below file:

/nfs/site/disks/..../vip/rwc_core/target/core_server/gen/rwcsrvr.v

i.e from *rwc_core_core_spi_lib* library.

 

4. Here the VCS elaboration and verdi loaded file is not same.

 

Could you suggest us on this issue ?

Please let us know if you need more input...

With Regards

Mrinal",Verdi,Compiler (UFE flow),elabcom,N/A
P10049895-133933,[RDA] no effect for TCL rcaSmvSelect with pass/unknown bucket ,Bug,"TCL rcaSmvSelect is for bucket selection in RCA Manager.
It does not take effect for pass/unknown bucket.

% autorca -cfg /remote/testcases/TC101/082021/3860277/run_case_cmp/f332/runrca_used_test/run.yaml -show_report -play /remote/testcases/TC101/082021/3860277/run_case_cmp/f332/runrca_used_test/summary.cmd",Verdi,RDA,N/A,N/A
P10049895-133932,[PureLog] Provide another predefined hyperlink rule set without design ,Enhancement,"PureLog is the debug platform without design information. 
It also means that we don't have nTrace in current flow. 
Some predefined hyperlink rules depend on nTrace TCLs to open file. 
Let's think of replacing them with SmartLog TCLs. ",Verdi,SmartLog,N/A,N/A
P10049895-133931,[LogToWave] Dump Wave from log to different nWave window,Enhancement,"For now, logToWave can't dump wave to new nWave window. 
It means that users can't dump waveform from log to the new empty nWave. 
Let's think of the whether it is needed to support that. 
If yes, what is the best spec for users?",Verdi,SmartLog,N/A,N/A
P10049895-133930,Assert in regression in 32-bit sdb dump,Bug,"There is an assert in regression which happens only in 32bit sdb dump.

Cases:
 unit_BT/kdbreg_ufe/Verilog_ufe/tool/litev/sanity.vgt
 unit_BT/kdbreg_ufe/Verilog_ufe/tool/litev_share/sanity.vgt

 

ts.verify -M bt_td_cos7_32_default__vega -product bt -d unit_BT/kdbreg_ufe/Verilog_ufe/tool/litev_share/sanity.vgt

Assertion failed, file ohPriGen.cpp, line 2924
 #0 0xf7fd9430 in __kernel_vsyscall ()
 #1 0xf7b748ab in read () from /lib/libc.so.6
 #2 0xf7afd67b in __GI__IO_file_underflow () from /lib/libc.so.6
 #3 0xf7afe81c in __GI__IO_default_uflow () from /lib/libc.so.6
 #4 0xf7afe529 in __uflow () from /lib/libc.so.6
 #5 0xf7af0ffa in __GI__IO_getline_info () from /lib/libc.so.6
 #6 0xf7af1137 in __GI__IO_getline () from /lib/libc.so.6
 #7 0xf7aeff11 in fgets () from /lib/libc.so.6
 #8 0xf2a12343 in _sys_fgets () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #9 0xf29ddddc in sysGetCallStack () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #10 0xf29e1fcb in sysWalkStkFrame () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #11 0xf29f0fcd in sysErrorVaList () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #12 0xf29f0ff0 in sysError () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #13 0xf29de123 in sysAssert () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #14 0xf29de352 in sysCnlAssert () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #15 0xf1d3940e in ohFastNextAnyNet(void*) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #16 0xf1cd6ad4 in ohHdbJumpTbl::nextGenClassObject(void*, int, void**) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #17 0xf1dd1dbe in SDBW::ClassVarTrav_C::_Next() () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #18 0xf1dd2114 in SDBW::SdbIdStartGenTrav_V::Next() () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #19 0xf1dc3ca6 in SDBW::PurePagesSdbIdTrav_TC<SDBW::FlatSdbIdTblPurePage_C, SDBW::SdbIdVector_C>::SaveSdbIds(SDBW::SdbIdTravIter_V&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #20 0xf1dbbf99 in SDBW::FlatSdbIdBuilder_C::SaveSdbIds(SDBW::SdbIdTravIter_V&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #21 0xf1dbc6d3 in SDBW::FlatMasterBuilder_C::_AddMasters(SDBW::ScopeTravIter_C&, SDBW::Pos&, void*, char) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #22 0xf1dbcaa2 in SDBW::FlatMasterBuilder_C::_AddMasters(SDBW::ScopeTravIter_C&, SDBW::Pos&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #23 0xf1dbccea in SDBW::FlatMasterBuilder_C::AddMaster(SDBW::ScopeTravIter_C&, SDBW::Pos&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #24 0xf1dd59b6 in SDBW::BufferBuilder_C::AddMaster(SDBW::ScopeTravIter_C&, SDBW::Pos&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #25 0xf1dbb295 in SDBW::FlatPageInst_C::_Add(SDBW::ScopeTravIter_C&, SDBW::BufferPage_V*) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #26 0xf1dd56d9 in SDBW::BufferPage_V::Add(SDBW::ScopeTravIter_C&, SDBW::BufferPage_V*) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #27 0xf1dd64ef in SDBW::BufferPageVector_V::Add(SDBW::ScopeTravIter_C&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #28 0xf1dd47ef in SDBW::InstBuilder_V::TravScopeCb(SDBW::ScopeTravIter_C&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #29 0xf1dd19bc in SDBW::ScopeTravIter_C::CheckScope(hdbHierTreeNode&, char&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #30 0xf1a93bd3 in hdbHierTravImp::NextScope(char) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #31 0xf1a93c2c in hdbHierTrav::NextScope(char) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #32 0xf1dd2465 in SDBW::ScopeTravIter_C::Next() () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #33 0xf1dd5eab in SDBW::InstBuilder_V::AddInsts(SDBW::ScopeTravIter_C&, SDBW::Pos&) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #34 0xf1dd9cae in SDBW::BufferBuilder_C::AddInsts() () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #35 0xf1dd9f18 in SDBW::BufferBuilder_C::SaveDB() () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #36 0xf1ddc662 in SDBW::sdbwSaveDB_C::Save(char*) () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #37 0xf15fda3c in sdbwSave () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/bin/../lib/libsdbw.so
 #38 0xf6b7cd55 in z4w_dump_elabDB () from /remote/vgssn6/NIGHTLY/TD.VERDI/linux_TD.VERDI.0/bt/kdb/lib/libnz4w_r.so
 #39 0x080c5c3c in main ()",Verdi,Compiler (UFE flow),N/A,N/A
P10049895-133928,INTEL-XPG-GRR: Issue with simcopy and  -kdb=postelab,Bug,"Intel GNR has reported at TC issue when they used -kdb=postelab. Please find the small testcase which re-produces the same. Let me know your feedback on the use model.

Location of the testcase: 
 ~stars/testcases/3835960/Sharedlib1

Command 1:

% cat comp_test1.csh 
 #!/bin/csh -f

vlogan -kdb -sverilog ./tb/pkg1.v ./tb/pkg2.v ./tb/intf1.v ./tb/test1.v ./rtl/dut1.v ./rtl/dut2.v +v2k -timescale=1ns/1ns -full64 -kdb=common_elab -lca
 vlogan -kdb -sverilog ./rtl/top.v topcfg.v +v2k -timescale=1ns/1ns -full64 -kdb=common_elab -lca

vcs -kdb -lca -sverilog -partcomp topcfg -partcomp_dir=./partitionlib1 -simcopy -kdb=postelab -kdb=common_elab -full64

Command 2:

#!/bin/csh -f

cp -r partitionlib1/ partcomp_sharedlib; rm -rf csrc simv* partitionlib1; //user is copying data of partitionlib1 to partcomp_sharedlib

vlogan -sverilog ./tb/test2.v +v2k -timescale=1ns/1ns -kdb -kdb=common_elab -kdb -full64 -lca

vcs -lca -sverilog -partcomp topcfg -partcomp_sharedlib=./partcomp_sharedlib -partcomp_dir=partitionlib2 -simcopy -kdb -kdb=common_elab -lca -kdb=postelab -full64

rm -rf partcomp_sharedlib // user deleted the partcomp_sharedlib because all data is expected to go inside simv.daidir direcoty

vcs -lca -sverilog -partcomp topcfg -kdb=exec_postelab -full64 // command fails because -kdb=exec_postelab is trying to look for data inside partcomp_sharedlib

Warning-[LCA_FEATURES_ENABLED] Usage warning
 LCA features enabled by '-lca' argument on the command line. For more 
 information regarding list of LCA features please refer to Chapter 'LCA 
 features' in the VCS Release Notes

Doing common elaboration 
 Chronologic VCS (TM)
 Version P-2019.06-SP2-12-T-20210730_Full64 – Thu Aug 5 11:21:55 2021
 Copyright (c) 1991-2019 by Synopsys Inc.
 ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
 and may be used and disclosed only as authorized in a license agreement
 controlling such use and disclosure.

Verdi KDB elaboration done and the database not generated

*Error* Fail to load partial ADRT at diadir path '/remote/vtghome11/nisarg/intel_SNPS/10nm/TC_Sharedlib_two/Sharedlib1/partcomp_sharedlib/top_5Zzwnd/libvcspc_top_5Zzwnd.so.daidir'!
 au time 0.299008 0.034225 0.063229 delta 79343616 79343616 total 192282624 192282624",Verdi,Compiler (UFE flow),elabcom,N/A
P10049895-133925,Need open FSM viewer through FSM ID ,Enhancement,"In Spyglass Av-lint rule : *Av_complexity01*, there is a report called *'Av_complexity01_fsm.csv*'.  In this CSV report, there is *FSM ID* filed, which specifies a unique tag number for FSM. When you click this cell and then click the FSM button, the FSM Viewer window appears.

 

We need to implement same feature in VC_STATIC lint. ",Verdi,VC Static,N/A,N/A
P10049895-133924,Searching violation fails with cryptic message,Bug,"Searching language check message from GUI fails with a cryptic message.

Steps to reproduce with the testcase:

Step1 : Run test.tcl script

% vc_static_shell -f test.tcl

This will run lint check and start GUI.

Step2: Click Languag_Check-Stage stage from Lint/Open/warning of the Activity Tree
 !activity_tree.png|width=301,height=369!

Step3: Type 'fft' to the search field and press ENTER key
 !search.png|width=793,height=176!

This will show following an error dialog with below message.

'unrecognized token: '#' Unable to execute statement'

!error.png|width=381,height=126!

The same message appears on the Console.

NOTE:
 If you select Languag_Check-Stage from error sub tree, the search for 'fft' works fine.",Verdi,VC Static,N/A,N/A
P10049895-133922,[NLDM Walker] New setup cases combined with namewalker not completing properly,Bug,"Hi Prantanu/Ashish,

 

I have changed setup for 1000 CDC NLDM Walker cases and fired a regrun.

 

Script adds a symlink to the central Tcl file, removes all walker related lines from the existing Tcl and adds ‘source walker.tcl’ to the Tcl ( /remote/vgatr_nxtrelease/dilinim/WalkerTD/unit_MONET/NLDMWALKER/common/scripts/walkerRegression/modifyTclFile.sh).

 

+Central Tcl file content:+

(unit_MONET/NLDMWALKER/common/walker.tcl)

{{after 15000 {}}

 

{{walk_schematic_views -this_proc -clean -*namewalker* -summary_file walker_summary.log -reflog report_walker.log -exit_after_run}}

{{}}}

 

(Cases were taken from list of VGTs available in nightly snapshot regardless of the status (pass, fail, dontrun), final expectation is to modify all cases in regression.)

 

Here is the summary. Keeping aside the dontrun cases, we have only 1 pass and all others are failing including timeout.

 

RUN: 1000

PASSES: 1

FAILED: 180

ANALYZED: 61

UNANALYZED: 119

DONTRUN: 721

SYSTEM_FAILURE: 98

CRASHES: 2

CRASHES_ANALYZED: 0

CRASHES_UNANALYZED: 2

SPURIOUS: 0

TIMEOUT: 144

TIMEOUT_ANALYZED: 59

TIMEOUT_UNANALYZED: 85

 

As I reported one case earlier in chat as well, I think we should check why the setup is not getting the cases ended properly even though the NLDM Walker run seems completed. Can you please analyze a few cases and share feedback?

 

+The list of failing cases:+

*/remote/vgatr_nxtrelease/dilinim/WalkerTD/diffs_List_cdc_1000/us01odcvde22059diffs_unanalyzed*

 

+Run logs:+

I had run regrun with log files saved. The logs for each testcase are available in following path.

*/remote/vgatr_nxtrelease/dilinim/WalkerTD/logs_List_cdc_1000/*unit_MONET/..

 ** 

+Local Path for testcases:+

*/remote/vgatr_nxtrelease/dilinim/WalkerTD*

 

Thanks,

Dilini

 ",Verdi,VC Static,N/A,N/A
P10049895-133912,Errors/warnings on converting Neoverse N2 trace,Bug,"Following errors/warnings are reported on converting a Neorvese N2 trace. The unknown register warnings are reported after working around the errors of unmatched lines.

 

+*[Errors of unmatched lines]*+

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:3: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.IL 00
 Please check the pattern file. The line will be ignored.

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:4: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.EL 03

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:5: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.DAIF 0f

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:6: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.SPSel 01

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:7: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.DIT 00

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:8: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.SSBS 00

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:9: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.PAN 00

Error-[HwSwDbgUnmatchedLine] In line cpu_no_pattern.log:10: of core 'cpu0':
 There was no pattern matching for the following line:
 R PSTATE.UAO 00

 

The above errors can be reproduced with testcase/command below:

/u/ntyeh/testcases/for_kai/test_perseus

Command: hwsw_debug_convert clockPeriod=1ns cpuType=Cortex-A57-64 -i cpu.log -o -

 

+*[Warning of unknown registers]*+

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:129: Unknown register 'Z0'  found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:131: Unknown register 'Z1' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:133: Unknown register 'Z2' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:135: Unknown register 'Z3' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:137: Unknown register 'Z4' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:139: Unknown register 'Z5' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:141: Unknown register 'Z6' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:143: Unknown register 'Z7' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:145: Unknown register 'Z8' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:147: Unknown register 'Z9' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:149: Unknown register 'Z10” found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:151: Unknown register 'Z11' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:153: Unknown register 'Z12' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:155: Unknown register 'Z13' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:157: Unknown register 'Z14' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:159: Unknown register 'Z15' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:161: Unknown register 'Z16' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:163: Unknown register 'Z17' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:165: Unknown register 'Z18' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:167: Unknown register 'Z19' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:169: Unknown register 'Z20' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:171: Unknown register 'Z21' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:173: Unknown register 'Z22' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:175: Unknown register 'Z23'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:177: Unknown register 'Z24'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:179: Unknown register 'Z25'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:181: Unknown register 'Z26'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:183: Unknown register 'Z27'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:185: Unknown register 'Z28'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:187: Unknown register 'Z29'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:189: Unknown register 'Z30'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:191: Unknown register 'Z31'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:208: Unknown register   'ACTLR_EL3' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:210: Unknown register   'ACTLR_EL2' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:212: Unknown register   'ACTLR_EL1' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:214: Unknown register   'AMAIR_EL3' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:216: Unknown register   'AMAIR_EL2' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:218: Unknown register   'AMAIR_EL1' found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:403: Unknown register 'P3'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:998: Unknown register 'P5'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:14371: Unknown register 'P4'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:25666: Unknown register 'P6'   found, ignoring it.

Warning-[HwSwDbgUnkReg] In line tarmac.cpu0.log:49237: Unknown register 'P9'   found, ignoring it.",Verdi,HW/SW Debug,N/A,N/A
P10049895-133911,Assertion failed on converting Neoverse N2 trace,Bug,"When converting a Neoverse N2 trace, following assertion failure occurred:

----

Fatal-[HwSwDbgASSERT] Assertion failed:

  LongValue.cpp:137: b.bitWidth() should have been == this->bitWidth(), however

  32 == 64 is FALSE.

----

 

This was found to be caused by the trace below:

R X0   --------

 

Reproduce case: /ntyeh/testcases/for_kai/test_perseus

Execute 'run.csh' to reproduce.",Verdi,HW/SW Debug,N/A,N/A
P10049895-133910,[3-TIER-BOF] fsdb2saif can't work with -licOrder,Bug,"fsdb2saif can't work with -licOrder 
 Test case: /u/stars/testcases/3865042
 To reproduce:
 0. % setenv SNPSLMD_LICENSE_FILE 27000@odcphy-vg-1305:27020@odcphy-vg-1293
 1. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/fsdb2saif ius.fsdb -o ius.fsdb.saif -elite -licOrder 2109_ONLY
 ==> can't generate ius.fsdb.saif
*WARN* Unrecongnized option 2109_ONLY",Verdi,License,N/A,N/A
P10049895-133908,TR/SETUP takes too long in cosim fsdb dumping,Enhancement," in P10000070-31666, an IFX issues was investigated about va as a vsrc slowing down the performance. 
A side issue was found by JIm on the excessive long time in TR/SETUP, see that Jira log
             James Bair added a comment - 07/15/2021 12:19 PM,


there is a big overhead (10x) in TR/SETUP compared to TR/ENGINE.
Look into the /remote/testcases/TC100/032021/3603331/krukov/sram2/ak2/co_sim.log
=> TR/SETUP SUMMARY: Memory increase = 0 K, Time taken = 1665 sec, Wall time = 415 sec
=> TR/ENGINE SUMMARY: Memory increase = 0 K, Time taken = 178 sec, Wall time = 41 sec
And standalone XA TR/SETUP  takes much shorter time. Something is not right in cosim TR/SETUP, presumably in the probing setup.
",Verdi,Dumper,VCS,N/A
P10049895-133902,Verdi 'covergroup debug' feature not documented correctly,Bug,"There is an article in solvnet that describes how to use the Verdi debug interactive feature for debugging covergroups, but the instructions are incorrect.  The link is here:

[https://solvnetplus.synopsys.com/s/article/Covergroup-Debug-in-Verdi-1576023928541]

This article needs to be fixed and documentation of this feature needs to be added to the Verdi user guide.

Opening this star to track the issue.  We'll have to assemble the correct instructions to fix the documentation.

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-133900,Placement of attribute text inside a transaction,Enhancement,"Customer complains about the placement of attribute text inside a transaction.
The attribute text starts outside of the viewable range of the transaction, see screenshot-2.png.

The requested behavior is to left-align the attribute text inside the viewable range of the transaction, see transaction_text.png.

In DVE this is working as expected, see dve.png.

Please fix the behavior.",Verdi,Transaction Debug,N/A,N/A
P10049895-133896,[ChipInt] Error Message of Illegal Format of create module,Enhancement,"As for creating module operations, the legal format require first line to describe column name as below
===========================================================
#Module Name,File Name,Library Cell
new_ip1,new_ip1.v,0
new_ip2,new_ip2.v,1
===========================================================
However, users may miss the first line and have different error results. 

==== Error case1: with only one line ============
new_ip1,new_ip1.v,0
====================================
It'd show error message '0 data recoreds loaded'

==== Error case2: with only one line ============
new_ip1,new_ip1.v,0
new_ip2,new_ip2.v,0
====================================
It'd only do operation on second line and ignore first line. 

Another concern is that 'recoreds' seems the typo. 

",Verdi,VIA,VIA-Apps,N/A
P10049895-133894,Verdi Coverage is slow when code is more than million lines,Enhancement,"Background:

Originally found in MediaTek, using any coverage app (FCA, Property Density, OA, Signoff dashboard), it took several minutes to launch verdi coverage or change hierarchy in verdi coverage.

We are able to reproduce in house with a file of 12928765 lines of code, where the top is set to a small block (traffic example).

[command]

module load vcstatic (2020.12-SP2-1)

vcf -f run1.tcl -gui &",Verdi,VC Static,Formal,Coverage App
P10049895-133893,Missing Driver in VCF Generated database,Bug,"RUNDA : m1659 requried. 

We're seeing an issue in Intel where driver tracing works in VCS but not in VCF generated database. 

Instance : scf_gnr_maxi_rwc_mini_compute_3.scf_gnr_maxi_sector_mini_compute_rwc_sr1_sc0.scf_gnr_maxi_memtile_c0_r5.cms_sa_cms_pld.sa_cms_pld_under.x_egrsbctls.rsegrctls.x_cmsegrctls

Signal : CringInUnnnH_h2v_thr

file : cms_cmsegrctls.binc.vs line: 112

 

Debug info from Ellie Zheng:

 

   The TypeDecl is 0 For signal        'scf_gnr_maxi_rwc_mini_compute_3.scf_gnr_maxi_sector_mini_compute_rwc_sr1_sc0.scf_gnr_maxi_memtile_c0_r5.cms_sa_cms_pld.sa_cms_pld_under.x_egrsbctls.x_sbctl.sbehadctl.sbeh_ad_ctl.CringOutU132H_h2v_thr'   

We can get the UdtypeId of the signal by z4Register_port::getUdType(). But the typeId’s typedecl is 0.

 

  The kdb is compiled with -kdb=common_elab by 2020.12 version.

 ",Verdi,Compiler (UFE flow),unielab,N/A
P10049895-133892,Verdi AMS: performance issue when only dump digital waveform,Bug,"Based on one Micron case, the MSV run takes around 30min, but dump digital waveform only could take around 16min to traverse, need Verdi team to check further.

The case is on Micron secure server, as we already granted access permission for you, you may log onto one of below machines:
fsei209
fsdi704
fsei726
fsei727

Then to access below case path:
/remote/micron/DG_micronflash/micronflash/Users/xnshi/perf/testcase_2021_07_23_cosim_Synopsys

Can copy the case to your own directory on Micron server and run with script run_xavcs, it does not use merge fsdb, disabled unified dump by '-msv off', but still takes long time in fsdb dumping traverse:
* w/o FSDB_MSV_NO_D2D, traverse time ~ 26 min
* w/ FSDB_MSV_NO_D2D, traverse time ~ 16 min
* Total simulation time ~ 30 min

Please help investigate whether can improve more. Thanks a lot!

Best regards,
Xiaonan",Verdi,AMS,N/A,N/A
P10049895-133887,Coordinate points are missing in analog waveforms when using vcd2fsdb.,Bug,"A customer from Socionext reported a difference in analog waveforms converted by vcd2fsdb utility in between latest Verdi 2020.12 version and old Verdi (2018.09) versions.

After comparing generated FSDB waveforms, we can see that, in Verdi 2020.12, some coordinate points are missing during vcd2fsdb converting, that makes this difference in PWL drawing style.
We can clearly see number of coordinate points are missing after changing drawing style to points.

Please refer the attached .vcd file to reproduce this issue.
----- Use Verdi 2018.09-SP2-5, then
     %> vcd2fsdb aa.vcd -o 2018.09.fsdb
----- Use Verdi 2020.12-SP1
     %> vcd2fsdb aa.vcd -o 2020.12.fsdb

Please note that this is an URGENT issue at customer end due to Verdi migration.",Verdi,FSDB,Utility,vcd2fsdb
P10049895-133886,update the question dialog to be a disable dialog when close PA window.,Bug,"In eh1.png (P90111555-3169), user is forced to closed 2nd question dialog of transaction analyzer after closing 1st question dialog from container.

According to the [comment|https://jira.internal.synopsys.com/browse/P90111555-3169?focusedCommentId=9323319&page=com.atlassian.jira.plugin.system.issuetabpanels:comment-tabpanel#comment-9323319], file this ID to address this problem. ",Verdi,Transaction Debug,Protocol Browser,N/A
P10049895-133885,window name in question dialog when closing container,Bug,Please refer to eh1.png (P90111555-3169) and more discussion in attached email,Verdi,GUI/QT,N/A,N/A
P10049895-133883,[NLP][LP_XML_PC] No highconn connected for instrumented cells,Bug,"Reproduce steps:

% ts.verify -M bt_td_cos7_64_default__vega -product bt -l log unit_BT/kdbreg_ufe/nlp/nlp2/partcomp/partcomp_test_retention_4_iso/hier.hlc.vgt -d

% cd <log_dir> ; source env.csh

% verdi -dbdir simv.daidir

Open nSchema for 'testbench.myTop' or 'testbench.myTop.regfile_inst', found there's no connection for ports of iso cells.

!image-2021-09-01-10-44-55-077.png!",Verdi,Low Power Debug,N/A,N/A
P10049895-133882,[stitch type virtual FSDB] Support SystemC scope contained FSDB,Enhancement,"Customer use HW/SW debug with the design which contains SystemC scope.

They can't load virtual FSDB which is consists of this signal FSDB

and CPU instruction FSDB  with the following error.

 

1>The source file /path/to/testname.fsdb is system C enabled. It is not supported by virtual FSDB engine. Skipped.

2>1 files in the virtual file are skipped.

1 files in the virtual file are succesffully load.

 ",Verdi,nWave,N/A,N/A
P10049895-133881,SW debugger selection  is not applied ,Bug,"SW Debugger can be selected on Preference 

but this information is not applied before Verdi is terminated.

 

< Reproduce step >

% rm novas.rc

% verdi -ssf foo.fsdb 

 - Open Preferences -> HW/SW Debug and choose 'Multi'

 - Click OK

 - Tools -> Invoke HW/SW Debug 

     => Eclipse is going to be opened

 - Open Preferences -> HW/SW Debug 

    => Selection is back to the deafult 'Eclipse'

 

Issue is not if reopen Verdi after

  Change selection to 'Multi' on Preferences

  Close Verdi

 ",Verdi,HW/SW Debug,N/A,N/A
P10049895-133878,Intel:[GNR] verdi compile time 11 hours,Bug,"Verdi Compile time is taking 11 hours but there is no other log files shows that break up of the 11 hours. The Verdi_compilation.log file is missing content. I have filled another jira for that.

P10049895-133877 Intel:[GNR] verdi log file zCui/log missing contents",Verdi,Compiler (UFE flow),elabcom,N/A
P10049895-133876,"'save exclusions not saved' option in verdi saving exclusions, when no new exclu",Bug,"'save exclusions not saved' option in verdi, adding exclusions to file, when there are no new exclusions added from verdi
it happens when exclusion filelist is loaded, tried to narrow down exclusion file in -elfilelist from 121 to 1 file in list.

Path of VDB:
/cde/scratch/milehigh/vtiwari/SIM/MH_19AUG_DB/19AUG_REGRESSION/COV_REPORT_23AUG/test/socc_build_ASIC_tb/SOCC_UVM_EVL_ANALOGSS_PASSFAIL_23AUG.vdb

Command to open Verdi Coverage:
verdi -cov -covdir SOCC_UVM_EVL_ANALOGSS_PASSFAIL_23AUG.vdb -elfilelist $WORKSPACE/src/hvl/cov/soc_elfiles/SOC_ANALYSIS_EL_LIST.el &
Please go to exclusion -> accept_all -> recalculate coverage

test case available via zoom",Verdi,Coverage Debug,N/A,N/A
P10049895-133868,Verdi SBL/SPL integration for ARM platform,Enhancement,Verdi core team decide to integrate SBL/SPL for ARM platform in 2109-1 stream.,Verdi,BaseTech(BT),N/A,N/A
P10049895-133867,"add a compiler directive, UVM_VERDI_PORT_RECORDING",Enhancement,"UVM_VERDI_PORT_RECORDING is required to added in the section, 'Compiling and Linking a Design With VCS and FSDB Dumper' of Verdi_Transaction_and_Protocol_Debug.pdf.

 

[~leeh] Please provide the FS for this compiler directive.

 ",Verdi,Documentation,N/A,N/A
P10049895-133863,[QACG][modtreefile] exclusions created by Exclude All Iter not propagated to other matching instances,Bug,"[Description]

exclusions created by Exclude All Iter not propagated to other matching instances

[Is it a bug in new feature or long-term issue or side-effect]

bug in new feature

[Version]
20.12-SP2-2

[Testcase]
~stars/testcases/3862607/

[How to reproduce]

1. % vcs -full64 -sverilog test.v -cm line+tgl+cond -cm_tgl mda -Xschatte=0x400 -lca -R

2. % verdi -cov -covdir simv.vdb/ -modtreefile modtree.cfg &

3. Click View menu>Show Gen Info Column

4. In Hierarchy tab of Summary pane, double click the module-tree merged instance top.t1

5. In Cond tab of CovDetail pane, select expression (a[0] && b[0]) and click RMB>Exclude All Iter

!image-2021-08-31-15-50-54-365.png!

6. Recalculate score (see the condition coverage in hierarchy tab, the coverage of top.t1 and top.t2 have been merged so they should have the same score)

!image-2021-08-31-15-51-09-699.png!

 

it is correct after save those exclusions to elfile and reload the elfile but still has problem when unexclude",Verdi,Coverage Debug,Coverage,Exclusion
P10049895-133862,[QACG][modtreefile] the seed/propagated state in line detail view is not correct,Bug,"[Description]

the seed/propagated state in line detail view is not correct

[Is it a bug in new feature or long-term issue or side-effect]

bug in new feature

[Version]
 20.12-SP2-2

[Testcase]
 ~stars/testcases/3862607/

[How to reproduce]

1. % vcs -full64 -sverilog test.v -cm line+tgl+cond -cm_tgl mda -Xschatte=0x400 -lca -R

2. % verdi -cov -covdir simv.vdb/ -modtreefile modtree.cfg &

3. In Hierarchy tab of Summary pane, expand hierarchy and double click the module-tree merged instance top.t1

4. Click View menu>Show Gen Info Column

5. In Line tab of CovDetail pane, exclude any iteration of line#39 and recalculate

!image-2021-08-31-15-32-57-855.png!

6. In Hierarchy tab of Summary pane, double click another module-tree merged instance top.t2

!image-2021-08-31-15-33-31-776.png!

in line detail view, the exclusion is propagated from top.t1, so the exclusion icon should be a gray x, like the following figure

!image-2021-08-31-15-38-50-373.png!",Verdi,Coverage Debug,Coverage,Exclusion
P10049895-133861,[UPFIM] Scope list dump differences between lp_xml and xformdb,Bug,"[Issue]

There are scope list dump result difference between lp_xml and xformDB flow.

Please help to check this issue.

 

 

[How to Reproduce]

 

Test case: /slowfs/vgpv6/gayan/verdi/workspace/projects/UPFIM_Integrate_XformDB_PG_netlist_flow_P10049895-120967/

 

cd 13_lpxml_trace
 ./run_get_scope.csh
 cd -

cd 14_xformdb_trace
 ./run_get_scope.csh
 cd -

tkdiff 13_lpxml_trace/scopes.log 14_xformdb_trace/scopes.log",Verdi,Low Power Debug,N/A,N/A
P10049895-133858,Verdi FSM: Display source code is not highlighting the correct FSM code in RTL,Bug,"TC path: /slowfs/vgstaticcae1/adivya/fsm-samsung/part-2/SymbolicName/case5.a.1
Open schematic for tag 'SETUP_PORT_UNCONSTRAINED'
Use RMB menu 'Display Source Code' for the FSM, it highlights line no. 37 while entire RTL starting from line no. 23 to 100 belongs to FSM
Check attached snippet",Verdi,VC Static,N/A,N/A
P10049895-133857,[MTK] 3rd party FSDB checker -- script mode,Enhancement,User requested a Script mode (no lic needed) VCAPP for checking the FSDB is generated from VCS or not.,Verdi,VIA,N/A,N/A
P10049895-133856,[3-TIER-BOF] didn't deny license queue when user setup 'VERDI_LIC_ORDER',Bug,"didn't deny license queue when user setup 'VERDI_LIC_ORDER'
     Please refer to 44.gif
     To reproduce:
     0. % SNPSLMD_LICENSE_FILE 27000@odcphy-vg-1305
     1. % setenv VERDI_LIC_ORDER 2109_FIRST
     2. % setenv NOVAS_LICENSE_QUEUE
     3. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -apex &
          ==> check out Verdi-3-Apex-Pkg+(VERDI-APEX)
     4. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -apex &
          ==> check out Verdi-3-Apex-Pkg+(VERDI-APEX)
     5. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -apex &
          ==> pop-up license queue dialog.


         P.S. According to the spec. 'setenv VERDI_LIC_ORDER' or -licOrder should deny license queue.",Verdi,License,N/A,N/A
P10049895-133852,Broadcom: Missing .so file for SC_2.3.1_GCC_4.8.3 version,Bug,"====== Description Begin (by Felix) ======

TD.VERDI = VERDI2022.06
 * Problem
 ** In Verdi2020.12, we asked infra. to remove SC231+GCC483 SystemC library. (Refer to Jira P90040370-51082)
 ** However, VCS still supports this combination in VCS2020.12

 
 * Need to clarify
 ** Why we asked infra. to remove this library
 *** Cannot find the reason. May be a mistake. Will ask infra. help to put the library back.
 ** Which VCS versions supports this combination
 *** VCS2020.12: Yes
 *** VCS2021.09: No
 *** VCS2022.06: No

 
 * File Jira to infra. to add this library to release-structure
 ** VERDI2020.12-SP2-3: done (P90040370-82274)
 ** {color:#c1c7d0}-VERDI2021.09-1: (not yet)-{color}
 ** {color:#c1c7d0}-VERDI2022.06: (not yet)-{color}

 
 * Code ckin
 ** {color:#c1c7d0}-VERDI2022.06: (not yet)-{color}
 ** {color:#c1c7d0}-VERDI2021.09-1: (not yet)-{color}
 ** VERDI2020.12-SP2-3: (nothing need to do in my part)

 

====== Description End    (by Felix) ======

 

Customer reported below error while using SystemC 2.3.1 along with gcc 4.8.3 version.

 

*Verdi* WARNING: Failed to load SystemC dumper library `libsscore_vcs202012_sc231_gcc483.so'. Disable SystemC dumping support (/tools/verdi3/2020.12/share/PLI/lib/LINUXAMD64/libsscore_vcs202012_sc231_gcc483.so: cannot open shared object file: No such file or directory).

 

The issue is due to missing the required  'libsscore_vcs202012_sc231_gcc483.so'   file  in the Verdi installation. Please fix the issue. 

 

ls /global/apps/verdi_2020.12/share/PLI/lib/LINUXAMD64/ | grep 202012_sc231

libsscore_vcs202012_sc231_gcc520.so

libsscore_vcs202012_sc231_gcc620.so",Verdi,C/SystemC Debug,SystemC FSDB Dumping,N/A
P10049895-133851,fsdbAutoSwitchDumpfile: Show message but not actually enlarge switch size,Bug,fsdbAutoSwitchDumpfile: Show message but not actually enlarge switch size,Verdi,Dumper,N/A,N/A
P10049895-133850,[Reader] The verdi hanging when reading VC Formal automatically generated FSDB,Bug," 

The VC Formal called in Verdi can generate the FSDB of assertion info during debugging.

However, the source file of the generated virtual file has a corner case, which doesn't has vc for specified signal.

Then the reader still let it create the traverse handle successfully, and crash when trying to

read the nonexistent memory of vc.

 

 

0                              300                             800                             850
||----------------------||-----------------------||----------------------||


File 1:  300-850
File 2:  0-300
File 3:  800-850 with priority 1

The Reader filter out the overlapping file with lower priority, the File 1 was remove...

However the specified signal only has vc in File1 and File3. 

It tries to read the vc at xtag smaller than File 3 start xtag, so it will trying to read the vc in File2,

And crash happened due to no vc is inside, which is expected exist after creating trvs hdl success.

 

 ",Verdi,FSDB,Reader/writer,N/A
P10049895-133849,Analog waveform cannot change drawing style via menu command,Bug,"Add bus signal to waveform
 !image-2021-08-31-09-39-25-318.png|thumbnail! 
Transform it to analog waveform via menu command/
 !image-2021-08-31-09-40-20-200.png|thumbnail! 
Default is drawing with Piecewise Constant format.
At this moment, cannot transform to other analog format at all via menu cmd.",Verdi,nWave,N/A,N/A
P10049895-133845,SV Variables of an include file not showing up in Local Pane of Verdi Interactive session,Bug,"Please find the Vnc details and Path for the readme file to reproduce the issue

 

 

VNC details: lvnvda2890:4

Password: debug_help

Run Directoy

/projects/BCM63146/crypto2/work/es_spu_sandbox_pavan/

Readme file present in the above directory

 

Readme.txt",Verdi,Interactive Debug,N/A,N/A
P10049895-133842,HeyDay - FineSim-VCS simulation fails because of VERDI env setting,Enhancement,"FineSim-VCS simulation fails with the following run.log:

Starting 3-step simulation:
 1) Compiling Verilog (see vlogan.log)
 2) Elaborating (see vcs.log)
 Simulation failed

Customer sent me the simple testcase and it works fine in our SNPS environment.

The only way to reproduce similar issue is when not having Verdi installed.
 But since the customer doesn't have Verdi license, it is not possible to download it from SolvNet.

Is there a setting or env variable to bypass the VERDI_HOME configuration that Finesim-VCS requests or do we have to send an FTP link for the customer to download Verdi?",Verdi,AMS,N/A,N/A
P10049895-133836,Strange error message with encrypted instance,Enhancement,"Problem summary: 
Verdi FSDB dumper is giving a strange error message when used with a encrypted file



Detailed Analysis: 
Attached testcase when simulated with VCS, prints the below message from FSDB Dumper for VCS

*Verdi* ERROR: The #2 argument is invalid
*Verdi* ERROR: Syntax - $fsdbDumpvars([depth,][instance][,option]*); : testbench.v(42)

The testbench has the line:
$fsdbDumpvars(0,top.i0);

This line points to an instance that is encrypted.

Instead of the above error this massage should say something like:

Verdi WARNING: The target 'top.i0' is an encrypted instance. Waveforms will not be dumped. 


Testcase Path: 
~stars/testcases/3861138

Steps To run: 
% ./ runVCS

Expert Analysis: 
RnD Molo Feng approved to file a Enhancement STAR 

Workaround : 
N/A
",Verdi,Dumper,N/A,N/A
P10049895-133834,XMR doesn't work correct,Bug,"Please help to check trace_DL result.
The result is different between vega1 and vega2. The case is a customer design.

Case: /remote/vgrnd7/sidlee/Testcases/Cosim/unit_BT/snps_cross_above_1245619
> module load xa
> compileB
>novas -simBin simv1
>novas -simBin simv2

Compare the result of Trace drive for: top.u1.g1.y
You will find that vega2 result is less than vega1.
",Verdi,nTrace,N/A,N/A
P10049895-133828,[PACKED_MODE] There is no transition of initial value at time 0,Bug,"Please help check why there is no transition of initial value at time 0.  See attached pic.

When PACKED MODE is off, I can see there is value transition but I cannot see value transition when PACKED MODE is on.

 

To reproduce:  

  > cp -rf ~stars/testcases/3860861/* .

  > verdi -dbdir simv.daidir -ssf packed.fsdb

 

 ",Verdi,nWave,N/A,N/A
P10049895-133826,[CCD]The navigation arrows previously enabled are disabled in 2021.09 release,Bug,"The issue was identified during validation of the feature 'P100449895-129014 : Differential Debug - interactive mode'. To validate the navigation feature in the interactive debug mode, I tried in the post processing mode and observed that the two arrows are disabled. During the prior validation the feature was validated and working fine(With the R-2020.12-SP1). 

+Verdi build:+

/remote/vtgimages/SAFE/linux64_VERDI2021.09/release-structure/verdi/bin/verdi

[Testcase]

Path: /slowfs/vgpv7/fernanr/PROJECTS/AutoRCA/DUTRCA/work_ovm

[How to reproduce]
 # Invoke DUTRCA with the command 'autorca -cfg rca.yaml -work work_dir'
 # Load the report with 'verdi -apex -load_trace_report tracediff_report.xml -relative_debug'
 # Though the source difference is found, cannot navigate via the arrows since they are disabled.(Image is attached)

[Issues found]
 # During the prior validation with the build: R-2020.12-SP1, the feature was working(Validated). With the 2021.09 build, the feature is not working.

Please fix the issue.",Verdi,RDA,N/A,N/A
P10049895-133824,[3-TIER-BOF] save session can't work in interactive mode,Bug,"save session can't work in interactive mode
     Please refer to 43.gif
     Test case:/u/stars/testcases/3860900
     To reproduce:
     1. % source sourceMe
     2. % ./run_vcs
     3. % ./simv -gui=apex -ucli -ucli2Proc -i test.do -licdebug &   
     4. select nTrace->file->save session
        a. check on : Save Open Database information and Save Simulation State
        b. save as qa.ses
     5. select nTrace->file->restoe session
        -- restore qa.ses
           ==> It will show qa.ses 'Not a session file'.

P.S. Verdi base and elite mode have the same issue.
       This is a long term issue, can be reproduced in old version. (e.g. verdi2019.06)",Verdi,Interactive Debug,N/A,N/A
P10049895-133823,[NameWalker] Mix of UDP and Non-UDP related failures ,Bug,"There are NameWalker failures which not related to either SAM or UDP.  Below file contain them and i have extracted few examples in below. You can see the Failure in {color:#4c9aff}Blue{color} color. 

/remote/testcases/TC100/092020/3379101/WALKER_REGRESSION/regrun/diff_file

 

The testcases are in below local path . 

/remote/testcases/TC100/092020/3379101/WALKER_REGRESSION   

Ex: below 1st case can be copied using  '/remote/testcases/TC100/092020/3379101/WALKER_REGRESSION/{color:#ffab00}unit_MONET/NLDMWALKER/NG_LINT/waivers/P10020319-53369/PV_Test/4-case/4-case.vg{color}t{color:#ffab00}' {color}

 

============================================================

Test Path = unit_MONET/NLDMWALKER/NG_LINT/waivers/P10020319-53369/PV_Test/4-case/4-case.vgt

{color:#4c9aff}Failure: top.i_cklnqd12._anon_10{color}
 {color:#4c9aff}Failure: top.i_cklnqd12._anon_9{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$3{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$2{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$1{color}

=====Walker checked done========================================================

Test Path = unit_MONET/NLDMWALKER/NG_LINT/waivers/P10020319-53369/PV_Test/5-case/5-case.vgt

{color:#4c9aff}Failure: top.i_cklnqd12._anon_10{color}
 {color:#4c9aff}Failure: top.i_cklnqd12._anon_9{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$3{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$2{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$1{color}

=====Walker checked done========================================================

Test Path = unit_MONET/NLDMWALKER/NG_LINT/waivers/P10020319-53369/PV_Test/6-case/6-case.vgt

{color:#4c9aff}Failure: top.i_cklnqd12._anon_10{color}
 {color:#4c9aff}Failure: top.i_cklnqd12._anon_9{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$3{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$2{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$1{color}

=====Walker checked done========================================================

Test Path = unit_MONET/NLDMWALKER/NG_LINT/waivers/P10020319-53369/PV_Test/7-case/7-case.vgt

{color:#4c9aff}Failure: top.i_cklnqd12._anon_10{color}
 {color:#4c9aff}Failure: top.i_cklnqd12._anon_9{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$3{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$2{color}
 {color:#4c9aff}Failure: top.i_cklnqd12.udp$1{color}

 

 

 If you are running using shell(without ts.veify ) use below ENVs

setenv GUI_TEST_CASE 1
setenv REGRESSION_MODE 1
setenv GUI_REGRESSION_MODE 1

 ",Verdi,VC Static,N/A,N/A
P10049895-133822,[NameWalker] Non-UDP related failures ,Bug,"There are NameWalker failures which not related to either SAM or UDP.  Below file contain them and i have extracted few examples in below. You can see the Failure in {color:#4c9aff}Blue{color} color. 

/remote/testcases/TC100/092020/3379101/WALKER_REGRESSION/regrun/diff_file

 

The testcases are in below local path . 

/remote/testcases/TC100/092020/3379101/WALKER_REGRESSION   

Ex: below 1st case can be copied using  '/remote/testcases/TC100/092020/3379101/WALKER_REGRESSION/{color:#ffab00}unit_MONET/NLDMWALKER/NGCDC/PV/VHDL08/newoperators/cond_oper/bit/condop_004_201503/condop_004_201503.vgt' {color}

 

============================================================

Test Path = unit_MONET/NLDMWALKER/NGCDC/PV/VHDL08/newoperators/cond_oper/bit/condop_004_201503/condop_004_201503.vgt

{color:#4c9aff}Failure: condop_004.if2.adx{color}
 {color:#4c9aff}Failure: condop_004.if1.abx{color}

Test Path = unit_MONET/NLDMWALKER/NGCDC/PV/ViaPoints/case18/case18.vgt

{color:#4c9aff}Failure: test.src_0{color}

 

Test Path = unit_MONET/NLDMWALKER/NG_LINT/TCL_CMDS/TC_9001234050/TC_9001234050.vgt

{color:#4c9aff}Failure: ENT00310_Test_Bench.L1/CIS1{color}
 {color:#4c9aff}Failure: ENT00310_Test_Bench.L1/CIS2{color}

 

Test Path = unit_MONET/NLDMWALKER/NG_LINT/TCL_CMDS/VHDL08/PV_Testing/Ph1/MATCH_REL_OP/case5/convert.vgt

{color:#4c9aff}Failure: COUNTER_BCD.Gen_2.D_FF_I2{color}

 

Test Path = unit_MONET/NLDMWALKER/NG_LINT/TCL_CMDS/3628719/PV_test/3-case/3-case.vgt

{color:#4c9aff}Failure: spi_s.spi_s_wr_ctl_mux_i.spi_WvCtl_fifo_in_genblk[9].genblk1.spi_WvCtl_fifo_i.SAME_WIDTH.genblk1.kc_latch_array{color}
 {color:#4c9aff}Failure: spi_s.spi_s_wr_ctl_mux_i.spi_WvCtl_fifo_in_genblk[7].genblk1.spi_WvCtl_fifo_i.SAME_WIDTH.genblk1.kc_latch_array{color}
 {color:#4c9aff}Failure: spi_s.spi_s_wr_ctl_mux_i.spi_WvCtl_fifo_in_genblk[3].genblk1.spi_WvCtl_fifo_i.SAME_WIDTH.genblk1.kc_latch_array{color}
 {color:#4c9aff}Failure: spi_s.spi_s_wr_ctl_mux_i.spi_WvCtl_fifo_in_genblk[2].genblk1.spi_WvCtl_fifo_i.SAME_WIDTH.genblk1.kc_latch_array{color}
 {color:#4c9aff}Failure: spi_s.spi_s_wr_ctl_mux_i.spi_WvCtl_fifo_in_genblk[1].genblk1.spi_WvCtl_fifo_i.SAME_WIDTH.genblk1.kc_latch_array{color}
 {color:#4c9aff}Failure: spi_s.spi_s_wr_ctl_mux_i.spi_WvCtl_fifo_in_genblk[0].genblk1.spi_WvCtl_fifo_i.SAME_WIDTH.genblk1.kc_latch_array{color}

==================================================================

 

 If you are running using shell(without ts.veify ) use below ENVs

setenv GUI_TEST_CASE 1
setenv REGRESSION_MODE 1
setenv GUI_REGRESSION_MODE 1",Verdi,VC Static,N/A,N/A
P10049895-133821,CLONE - CLONE - Can't set blackbox for VHDL designs,Bug,"Verdi versions used in testing: (N-2017.12 and N-2018.09-Alpha)
--------------------------------------
 /remote/vtgimages/SAFE/linux64_VERDI2017.12/release-structure/verdi
/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi


[How to Reproduce]

1. Copy the VHDL demo test case given in the '$VERDI_HOME/demo/vhdl/rtl/' directory and open the design using verdi.

2. Enter below Tcl command in the console to set a module as a blackbox.
 srcSetBlackbox -module {ALUB}

3. Then select any signal which is driven through the previously blackboxed module.

4. Then use below RMB option to trace driver of the selected signal.
 Trace -> Driver



[Issue]

In step 2, it shows the Tcl command output as 1(In console). But still the module is not set as a blackbox since,

    - The icon of the module in the instance tree is not changed as expected (not as in the Fspec).

    -Tracing is still possible(step 4) through the blackbox module (not as in the Fspec).

Please fix this issue.


Note: This issue is blocking the testing of Blackbox related test items in the STAR: 9001123163. Hence the verification of those test items (Added in Test Plan Enclosure) should be done when validating this star.",Verdi,nTrace,N/A,N/A
P10049895-133815,[RDA] not real RCs on rcaReport view ,Bug,"Please refer to 158.png.
 Only one fault is injected in DUV so only one RC on rcaReport view is expected. There are many RC on rcaReport view.

 

              
path: 
               ~stars/testcases/3860278/

env:
               source sourceMe

steps:
               1. % ./run_158.csh
               2. % cp run_case_cmp/f158/runrca_template/ run_case_cmp/f158/runrca_used -r
               3. % cd run_case_cmp/f158/runrca_used
               4. set proper paths in fail.lst, data.json, and run.yaml 
               5. % autorca -cfg run.yaml -create_db
               6. % autorca -cfg run.yaml -work rcaWorkDir | tee run_rca.log
               7. % autorca -cfg ./run.yaml -show_report &
               8. open RCA
               9. check RCs on rcaReport view",Verdi,RDA,N/A,N/A
P10049895-133814,[RDA] unknown bucket in RCA Manager,Bug,"Please refer to unknown_bucket.png.
 Simulation log(s) without UVM Error and assertion failure is/are classified to a bucket in regression binning report and is displayed as unknown bucket on rcaSmv view.

 

path: 
               ~stars/testcases/3860277/

env:
               source sourceMe

steps:
               1. % ./run_332.csh
               2. % cp run_case_cmp/f332/runrca_template/ run_case_cmp/f332/runrca_used -r
               3. % cd run_case_cmp/f332/runrca_used
               4. set proper paths in fail.lst, data.json, and run.yaml 
               5. % autorca -cfg run.yaml -create_db
               6. % autorca -cfg run.yaml -work rcaWorkDir | tee run_rca.log
               7. % autorca -cfg ./run.yaml -show_report &
               8. check rcaSmv view",Verdi,RDA,N/A,N/A
P10049895-133812,[Verdi-learn] Extract Waveform v2,Enhancement,"Extract Waveform V2

 ",Verdi,VIA,N/A,N/A
P10049895-133809,Refactor 'Customize View Settings',Enhancement,"The 'Customize View Settings' window is now grouping a lot of extra items that go beyond showing or hiding fields in property tables, etc. Design Setup, ICM, are just a couple of examples.

In addition to renaming it to better reflect its goals, it can be refactored to add App view settings and App configuration (e.g. setting fml and app vars) when applicable.

Example:

https://jira.internal.synopsys.com/browse/P10049895-118791 to set the FTA fml var to do fault qualification on Formal Core in the GUI.",Verdi,VC Static,Formal,N/A
P10049895-133800,"[MSL] In Binning Summary view, filter by case, not by bucket, if use 'case' as filter type",Enhancement,"it should be as below :

!image-2021-08-27-16-48-10-082.png!

not as current result :

!image-2021-08-27-16-48-56-781.png!

 

 

 ",Verdi,RDA,N/A,N/A
P10049895-133799,[DA] Support MVDS in DA,Enhancement,Support MVDS in DA,Verdi,Data Agent,N/A,N/A
P10049895-133797,Performance issue for ffrDynamicVC_InsertOneVC,Enhancement,"when using ffrRealObject::ffrDynamicVC_InsertOneVC

!image-2021-08-27-16-18-26-042.png!

 

method 1: insert all vc of one signal, and then insert next signal

                 (use API without passing ffrVarPtr)

method 2: insert all vc of time = 1 for all signal, and then insert all vc of time = 2 for all signal ...

                 (use API with passing ffrVarPtr)

method 2 will be 2 times slower than method 1.

 

case path: 

  /remote/vgverdicorrelation1/chiehmy/build_fsdb/partial_signal_speed_up/test_seq_par

collect result:

  method 1: collect_seq.er

  method 2: collect_par.er

!image-2021-08-27-16-24-39-478.png!

 

called times check (callgrind result):

  method 1: callgrind_seq.out

  method 2: callgrind_par.out

!image-2021-08-27-16-26-27-911.png!

 

reproduce step:

  method 1:

    invoke verdi 2020.12

    setenv NOVAS_DA_EXPAND_BIG_BUS 1

    setenv NOVAS_DA_EXPAND_BUS_SIZE 1

    setenv FFR_ENV_FORCE_TO_READ_NEW_FILE 1

    verdi -nWave -play /remote/vgverdicorrelation1/chiehmy/build_fsdb/partial_signal_speed_up/test_seq_par/verdi.cmd

 

  method 2:

    invoke TD verdi 

    setenv NOVAS_DA_EXPAND_BIG_BUS 1

    setenv NOVAS_DA_EXPAND_BUS_SIZE 1

    verdi -nWave -play /remote/vgverdicorrelation1/chiehmy/build_fsdb/partial_signal_speed_up/test_seq_par/verdi.cmd",Verdi,FSDB,N/A,N/A
P10049895-133796,Load button always grayed out in open waveform file dialog,Bug,"The 'Load' button is always grayed out in
    nTrace > File > Open Waveform File
dialog window, see (1) of loadFsdb.png

Please fix.

WA is to DC on FSDB file name.

To run the testcase do:
-----------------------
tar xzf tcase.tgz
cd tcase/examples
./run.csh
Open *nTrace > File > Open Waveform File* in Verdi GUI and select novas.fsdb.",Verdi,GUI/QT,N/A,N/A
P10049895-133794,[ChipInt] Bug is found at range of port declaration,Bug,"Verdi considers the port width of data in 'mst' module as 5-bit but not 9-bit.

case:

 `define DW 4'h8

module top;

mst u_mst();
slv u_slv();

endmodule

module mst(
 input wire [`DW:0] data
);

endmodule

module slv(
 output wire [8:0] data
);

endmodule

 

!image-2021-08-27-16-39-21-661.png!",Verdi,VIA,N/A,N/A
P10049895-133791,[Nokia Mars] Command line option to disable KDB auto-loading for -ssf,Enhancement,"Due to KDB performance issues at Nokia Mars project, the customer asks for a Verdi command line option to disable KDB auto-loading with 'verdi -ssf my.fsdb', e.g.
  verdi *-nokdb* -ssf my.fsdb

This option is available in the GUI (see OpenWaveformFileWithoutKDB.png), but not for the command line.
Uncheck
  nTrace > File > Open Waveform File > Import Design if Available
to disable KDB auto-loading.

Please implement a command line option.",Verdi,GUI/QT,N/A,N/A
P10049895-133787,[SmartLog] update SmartLog's time when init,Enhancement,"[Reason]

When we open SmartLog, the initial current time is 0, 

but if the time of the first line is not 0,

this is inconsistent.

 

[Solution]

we should update SmartLog's current time when SmartLog's first update.",Verdi,SmartLog,N/A,N/A
P10049895-133782,FVLP : for PG-pin schematic src/dest signal names are not proper,Bug,"for following test case when I open schematic for PG-pin and enable all opens fron 'view'  to see src/dest signal names signal names coming properly. when I Zoom it is show only src signal not showing dest signal

 

test case : /slowfs/vgcs24/mesa/VCS2020_03/unit_MONET/FVLP/FV/LP_CC_phase1_PNM/PG_pin_fvlp_cc_print_path/ack_net_through_bitwise_and_operator_with_random_input/test.tcl

 

!image-2021-08-27-09-29-13-154.png!

 

!image-2021-08-27-09-29-41-136.png!

 

 ",Verdi,VC Static,Formal,N/A
P10049895-133781,FSDB format change in cosim (XA-VCS) via Verdi,Enhancement,"Hi,

In XA we use ‘set_waveform_option -format fsdb_5.8’ to change the default FSDB 5.9 format to older version.

In cosim though for merged FSDB, the master for FSDB generation is VCS/Verdi and the version of FSDB is determined by the version of Verdi included in the PATH env variable. Using the latest tool (XA & VCS/Verdi) versions which are now supporting FSDB 5.9 we cannot change the FSDB format in cosim to older version as per customer’s needs.

The work-around is that we use older VCS/Verdi combo in cosim with XA to make the format change happen but that is not a suggested long-term solution.

The request with this Jira is to allow different versions of FSDB to be generated in Verdi just like the way we do in XA.

 

Regards,

Reza",Verdi,FSDB,Reader/writer,N/A
P10049895-133780,Crash when checking crossing domain with a RTL design.,Bug,"It happens when we are trying to check crossing domain with a RTL design. The domain can be checked, but fail to open nSchema with any domain.",Verdi,nClock,N/A,N/A
P10049895-133779,Wrong VdCov behavior when signoff dashboard is launched by start_gui,Bug,"When signoff dashboard is launched by start_gui, run low effort (COI), then an extra empty VdCov appear and the signoff dashboard is still empty after the calculation is done.

cd solution/

source env.csh

vcf -f signoff.tcl -out_dir test

vcf>start_gui

Launch signoff dashboard => run low effort

!image-2021-08-26-20-30-42-375.png!

!image-2021-08-26-20-31-02-550.png!",Verdi,VC Static,Formal,Coverage App
P10049895-133777,[vediPlay] support file broswer on downlod button ,Enhancement,"[currently behavior] : on batch_demo type, button-download would download files to working directory with a defined directory.

[request] : provide a file browser(Example : QtFileBroswer) and user could specify the file name and file path on this way.

 

 ",Verdi,VIA,N/A,N/A
P10049895-133775,[MTK][Smart Debug] support Register Map for ARM Tarmac format,Enhancement,"As Register Map require user to prepare mapping rule, as user use ARM solution and user says these data can be get from ARM Tarmac format. ask if smart debug can support register map with ARM Tarmac format",Verdi,RDA,N/A,N/A
P10049895-133774,[RM_INTEG] RM will not be restored after restore session,Bug,"[Description]

RM will not be restored after restore session.

And I think .ses is not save the RM information after save session.

 

If save/restore session is not support RM, I think we need to popup some message to let user know when user save the session.

 

[How to Reproduce]

Prepare

1) %>setenv ENABLE_RM_INTEG 1

Reproduce

1) %> vdCov -apex -lca -script sync.cmd

2) save session as 'test.ses'

!image-2021-08-26-16-03-43-649.png!

3) exit vdCov

4) %> vdCov -apex -lca

5) restore session 'test.ses'

!image-2021-08-26-16-03-53-564.png!

 

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-133769,Verdi nCompare: Name matching of HAPS netlist to RTL,Enhancement,"This is the place holder for Verdi enhancements for comparing HAPS netlist with RTL. 

To debug logic issue, we use nCompare to find first mismatch b/w RTL vs compile_only, post global opt and pre-partition VMs. Due to naming mismatches, we have difficulty in using nCompare b/w RTL and HAPS netlist. 

This enhancement request is to enhance nCompare such that it can match RTL names with netlist name. 

Example:  

RTL Name: a[1:0]2:0]

Netlist Name:a[5:0]

 

  !image-2021-08-26-11-56-06-367.png!

FSDB: 

RTL: /slowfs/sbg_builds17/manohar/JIRAs/P10049895_133769/rtl.fsdb

netlist: /slowfs/sbg_builds17/manohar/JIRAs/P10049895_133769/vm.fsdb

 ",Verdi,nCompare,N/A,N/A
P10049895-133767,[nWave] Bug Fix from Code Review,Bug,This Jira is to fix bug after review nWave code.,Verdi,nWave,N/A,N/A
P10049895-133766,LPCC Support: Switching between hierarchical flattened view and flattened view,Enhancement,Jira to track the nSchema enhancement to support Switching between hierarchical flattened view and flattened view,Verdi,nSchema,N/A,N/A
P10049895-133763,[DUTRCA]DUTRCA does not support VF file,Bug,"*Found that VF is supported in tracediff but not DUTRCA.* 

*Issue is reproducible with any kind of VF.* 

 

 

 

 

 

*From:* Thirunahari, KiranX Kumar 
 *Sent:* Tuesday, August 24, 2021 5:10 PM
 *To:* 'Tony Chen' <[Tony.Chen1@synopsys.com|mailto:Tony.Chen1@synopsys.com]>; Aravinda Babu Ponduri <[AravindaBabu.Ponduri@synopsys.com|mailto:AravindaBabu.Ponduri@synopsys.com]>; Nisarg Chokshi <[Nisarg.Chokshi@synopsys.com|mailto:Nisarg.Chokshi@synopsys.com]>
 *Subject:* autoRca Query

 

 

Hi Tony,

 

Can we use fsdb virtual files with  autoRca ?

I am getting the below error.

 

[RCA] DUTRCA auto mode started

[RCA] analyzing simulation log

*[RCA] ERROR: [DUTRCA Error] DUTRCA auto mode failed: scale unit not found in fsdbdebug output*: /nfs/site/disks/dcsg_0321

/vkammarx/INTEL/DESIGN/2012AUG6/gnrsp_io/gnrsp_io-srvr10nm-latest/hca_ral_idi_access_test_idi_fd_hca01.1/novas.vf

[RCA] DUTRCA manual mode started

[RCA] comparing target and reference design

[RCA] ERROR: [DUTRCA Error] DUTRCA manual mode failed: scale unit not found in fsdbdebug output: /nfs/site/disks/dcsg_03

21/vkammarx/INTEL/DESIGN/2012AUG6/gnrsp_io/gnrsp_io-srvr10nm-latest/hca_ral_idi_access_test_idi_fd_hca01.1/novas.vf

[RCA] ERROR: [DUTRCA Error] Failed to generate tracediff report",Verdi,RDA,N/A,N/A
P10049895-133762,[RDA][TBRCA][Case12]Message Analysis crash,Bug,"setenv VERDI_HOME /nfs/site/disks/sdg74_2251/pkrish8/Verdi_beta/verdi_081721_2020.12_tbrca_testing/verdi

 

tbAutoRCA \
 -target_fsdb ${fail_fsdb} \
 -dbdir ${daidir} \
 -slf ${fail_log} -v &> tbrca_message.log

 

 

 

#6 0x000000000a13c775 in actUnexpectAction ()
#7 0x000000000a13c7bf in catchSignalCB ()
#8 <signal handler called>
#9 0x0000000003f76301 in tbarLogMsgStreamMatchingAnalyzer_C::collectAllDAStreams() ()
#10 0x0000000003f764d3 in tbarLogMsgStreamMatchingAnalyzer_C::tbarLogMsgStreamMatchingAnalyzer_C(tbarSession_C*) ()
#11 0x0000000003f62eaf in tbarLogMessageDescAnalyzer_C::tbarLogMessageDescAnalyzer_C(tbarSession_C*, tbarLogMsgFSDBValueAnalyzer_C*) ()
#12 0x0000000003f17368 in tbarLogMessageDescriptionHandler_C::tbarLogMessageDescriptionHandler_C(tbarSession_C*, tbarSimvLogFileReader_C*) ()
#13 0x0000000003f016ab in tbarSimvLogFileAnalyzer_C::tbarSimvLogFileAnalyzer_C(tbarSession_C*) ()
#14 0x0000000003e8ec5f in tbarManager_C::processArguments(CArgv*) ()
#15 0x0000000003e8f074 in tbAutoRCARunCmd(CArgv*, void*) ()
#16 0x0000000009e40fd7 in CCmdObj::Command(void*, Tcl_Interp*, int, char**) ()
#17 0x0000000009f04685 in TclInvokeStringCommand ()
#18 0x0000000009f090d7 in TclNRRunCallbacks ()
#19 0x0000000009f0b0f5 in TclEvalEx ()
#20 0x0000000009fc19b4 in Tcl_FSEvalFileEx ()
#21 0x0000000009fc1acc in Tcl_EvalFile ()
#22 0x0000000009e36dbb in ReplayInterp::EvalFile(char*) ()
#23 0x0000000009e37bdc in tclEvalFile ()
#24 0x0000000009e42f50 in CEventPlayer::Play(char*, char) ()
#25 0x0000000009e426ac in epPlay ()
#26 0x0000000009e42733 in CEventCenter::Start() ()
#27 0x0000000009e42c4e in ecStart ()
#28 0x0000000007a3c962 in CGuiCmdObj::SetTkNameTimer(void*, unsigned long*) ()
#29 0x0000000007a86f65 in qwTimerProc ()
#30 0x00002aaab0e004bd in XtAppProcessEvent () from /usr/lib64/libXt.so.6
#31 0x0000000007905488 in QtMotif::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) ()
#32 0x00002aaaacc3ce2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /nfs/site/disks/sdg74_2251/pkrish8/Verdi_beta/verdi_042821_2020.12/verdi/platform/SUSE64/lib/Qt/libQtCore.so.4
#33 0x00002aaaacc3d0c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /nfs/site/disks/sdg74_2251/pkrish8/Verdi_beta/verdi_042821_2020.12/verdi/platform/SUSE64/lib/Qt/libQtCore.so.4
#34 0x00002aaaacc40e3c in QCoreApplication::exec() () from /nfs/site/disks/sdg74_2251/pkrish8/Verdi_beta/verdi_042821_2020.12/verdi/platform/SUSE64/lib/Qt/libQtCore.so.4
#35 0x00000000078df02f in QwApplication::exec() ()
#36 0x0000000002b01a90 in FUNC_DEBMAIN_LOOP() ()
#37 0x0000000002b09f3b in main ()
---------------
branchName=Verdi_R-2020.12-SP2_RD cnlDate=-- Wed Apr 21 20:23:49 PDT 2021 cnlEnv=Linux.0/64bit
uname(Linux sccj003057 3.0.101-108.87-default #1 SMP Fri Feb 22 16:42:57 UTC 2019 (10e85a8) x86_64)
---------------
Process Size: 1540296704 bytes
verdi detected abnormal termination.
Log information written to
/nfs/sc/disks/sdg74_0398/gczajkow/preloader/tony/20210824_tbrca_message/verdiLog/sysinfo_Aug24_1844.tar.
Please send this file to customer support.
===== Summary =====

Process ID = 28059
Max Proc Size = 68.676MB
Max RSS Size = 3.148MB
User CPU Time = 0.000000s
System CPU Time = 0.010000s
Elapsed Time = 00h:00m:23.519188s
logfile: ./stats_28059.log",Verdi,RDA,TB-RCA,N/A
P10049895-133761,GroupCount column width explodes to width of Activity view when sorting on another column,Bug,"PROBLEM
GroupCount column width explodes to width of Activity view when sorting on another column

This is a problem that customer observed in 2020.12-SP2-1 that they did not observe in 2020.03-SP2-7.
Please fix so GroupCount column width remains in check when sorting on other columns.

Note that although I am reproducing this problem in (and filing JIRA against) CDC, it may also occur in other VC SpyGlass apps like Lint, RDC, etc.


TESTCASE
To reproduce this R2R bug, create run results with the following steps, then reference attached PDF to walk thru 9 steps.
	%> cd vc
	%> run_cdc -gui &
",Verdi,VC Static,CDC,N/A
P10049895-133760,VerdiFaultAnalysis not checked out when loading GMFM FSDB,Bug,The license - VerdiFaultAnalysis is not checked out if we load FM FSDB first and then GMFM FSDB.,Verdi,Integration,FuSa Integration,nWave
P10049895-133759,QCOM - Verdi Coverage hang,Bug,"QCOM is seeing Verdi hang when trying to Exclude Connected Signals from the toggle list view. It lets them do the exclusion for few signals but when the user tries to exclude more signals, it hangs after a while. I have extracted the stack, they are also using Verdi3 2020.12  and are unable to move to the newer version as their project is locked to this Verdi version.

Below is the stack trace -

#0  0x00002b586b43b7da in waitpid () from /lib64/libpthread.so.0

#1  0x00002b586a6f9d99 in Perl_wait4pid () from /pkg/qct/software/perl/q3_10/lib/5.12.1/x86_64-linux-thread-multi/CORE/libperl.so

#2  0x00002b586a755a3f in Perl_pp_system () from /pkg/qct/software/perl/q3_10/lib/5.12.1/x86_64-linux-thread-multi/CORE/libperl.so

#3  0x00002b586a70ff5e in Perl_runops_standard () from /pkg/qct/software/perl/q3_10/lib/5.12.1/x86_64-linux-thread-multi/CORE/libperl.so

#4  0x00002b586a6b5027 in perl_run () from /pkg/qct/software/perl/q3_10/lib/5.12.1/x86_64-linux-thread-multi/CORE/libperl.so

#5  0x0000000000400f4d in main ()

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-133758,Crash with AUTORCA tracediff ,Bug,"Crash seen while using AuotRCA Tarcediff :

setenv TRACEDIFF_RUN_ANYWAY 1
Command used : 

$VERDI_HOME/bin/tracediff -ssf fullchip_trace.fsdb -new_fsdb /fullchip_trace.fsdb -dbdir <path to simv.daidir>  -compare_scope pkg_tb/cdie_emu_tb -max_level 0 -max_error_per_signal 1 -jmp_to_earliest -lca &


Thread 4 (Thread 0x7fffb2255700 (LWP 14950)):
#0  0x00007ffff2bed120 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/noelision/libpthread.so.0
#1  0x0000000009cd1de9 in ffrSynchronizer::CondWait(int) ()
#2  0x0000000009ddca38 in ffrObject::LoadThread(void*) ()
#3  0x000000000a0f9c74 in sdp_wrap_start_routine ()
#4  0x00007ffff2be870a in start_thread () at /lib64/noelision/libpthread.so.0
#5  0x00007fffefff3f6d in clone () at /lib64/libc.so.6
Thread 3 (Thread 0x7fffb1c54700 (LWP 14949)):
#0  0x00007ffff2bed120 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/noelision/libpthread.so.0
#1  0x0000000009cd1de9 in ffrSynchronizer::CondWait(int) ()
#2  0x0000000009ddca38 in ffrObject::LoadThread(void*) ()
#3  0x000000000a0f9c74 in sdp_wrap_start_routine ()
#4  0x00007ffff2be870a in start_thread () at /lib64/noelision/libpthread.so.0
#5  0x00007fffefff3f6d in clone () at /lib64/libc.so.6
Thread 2 (Thread 0x7fffb1653700 (LWP 14948)):
#0  0x00007ffff2bed120 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/noelision/libpthread.so.0
#1  0x0000000009cd1de9 in ffrSynchronizer::CondWait(int) ()
#2  0x0000000009ddca38 in ffrObject::LoadThread(void*) ()
#3  0x000000000a0f9c74 in sdp_wrap_start_routine ()
#4  0x00007ffff2be870a in start_thread () at /lib64/noelision/libpthread.so.0
#5  0x00007fffefff3f6d in clone () at /lib64/libc.so.6
Thread 1 (Thread 0x7ffff7fbf100 (LWP 13424)):
#0  0x00007fffeff73513 in _IO_proc_close@@GLIBC_2.2.5 () at /lib64/libc.so.6
#1  0x00007fffeff7cf60 in __GI__IO_file_close_it () at /lib64/libc.so.6
#2  0x00007fffeff71910 in fclose@@GLIBC_2.2.5 () at /lib64/libc.so.6
#3  0x000000000a1fc1b9 in _sys_pclose ()
#4  0x000000000a19842a in system ()
#5  0x000000000a185dd6 in sysiCrash ()
#6  0x000000000a186265 in actUnexpectAction ()
#7  0x000000000a1862af in catchSignalCB ()
#8  0x00007fffeff3c050 in <signal handler called> () at /lib64/libc.so.6
#9  0x00007fffeff99f2a in __strcmp_sse2_unaligned () at /lib64/libc.so.6
#10 0x0000000008a00fd8 in futil_str_table_t::find_entry(futil_str_entry_t*, char const*) ()
#11 0x0000000008a0118b in futil_str_table_t::find_or_insert(char const*) ()
#12 0x0000000008a01250 in futil_str_find_or_insert(char const*) ()
#13 0x000000000895d868 in moi_port_name(void*, int, vnl_mas_inst_t*) ()
#14 0x00000000089603c6 in moi_fast_port_type_analysis(vnl_mas_cell_t*, void*, void*, int, void*) ()
#15 0x0000000008960c66 in moi_fast_port_type_analysis_instance(vnl_mas_cell_t*, void*, void*, void*, int, kdi_sig_t*) ()
#16 0x0000000008960df8 in moi_fast_drv_load_analysis_portInst(void*, kdi_sig_t*, vnl_mas_cell_t*, void*, void*, char) ()
#17 0x0000000008961275 in moi_fast_drv_load_analysis_instance(void*, void*, kdi_sig_t*, moi_id_cmp_kind_e) ()
#18 0x000000000896169f in moi_fast_port_drv_load_analysis(void*, kdi_sig_t*) ()
#19 0x000000000896581c in moi_fast_port_check_io(void*, kdi_sig_t*, int&, int&, kdi_wire_e&, int&, int&) ()
#20 0x0000000008965a7d in moi_fast_port_type_analysis_by_port(vnl_mas_cell_t*, unsigned char*, unsigned char*, int, vnl_module_netlist_t*, void*, int) ()
#21 0x0000000008960675 in moi_fast_port_type_analysis(vnl_mas_cell_t*, void*, void*, int, void*) ()
#22 0x000000000899bcd1 in moi_create_one_inst(void*) ()
#23 0x0000000008999727 in moi_subi_component(void*) ()
#24 0x0000000008999905 in moi_blk_block_body(void*, void*, kdi_sig_t*) ()
#25 0x000000000899c50b in moi_blk_vlog_block(void*) ()
#26 0x000000000899c62a in moi_blk_block_main(void*) ()
#27 0x000000000899ec28 in moi_mod_vv_module_inf(void*) ()
#28 0x00000000089a0842 in moi_module_htinf(void*, int, void**, char*) ()
#29 0x00000000089a0e70 in moi_design_inf_imp(vnl_design_dfg_t*, dnl_attr_t*, void**, int, char, char, int, unsigned int, char*) ()
#30 0x00000000089a17f8 in moi_design_inf(vnl_design_dfg_t*, impFileIO*, dnl_attr_t*, unsigned int, char, char, int, char*) ()
#31 0x00000000088b65e5 in dfg_incrInferDesignByHid(unsigned int, char*) ()
#32 0x00000000088d2a99 in vfn_drv_thru_mb_i(int, vnl_design_dfg_t*, unsigned int, vnl_mas_net_t*, unsigned int&, vnl_mas_net_t*&) ()
#33 0x00000000088d322e in vfn_drv_thru_mb(int, vnl_design_dfg_t*, unsigned int, vnl_mas_net_t*, unsigned int&, vnl_mas_net_t*&) ()
#34 0x00000000088d6532 in vfn_drv_thru_mb_bidir_handle(int, vnl_design_dfg_t*, unsigned int, vnl_mas_net_t*, unsigned int&, vnl_mas_net_t*&, fu_dk_hash_t*, int&, unsigned int*, vnl_mas_net_t**) ()
#35 0x00000000088dc8c4 in vnl_design_dfg_t::vfn_incr(unsigned int, vnl_mas_net_t*, unsigned int&, vnl_mas_net_t*&, int) ()
#36 0x00000000088dd2e3 in vnl_mas_inst_t::vfn_conn(vnl_design_dfg_t*, unsigned int, int, vnl_mas_net_t*&, unsigned int&, int) ()
#37 0x000000000331e956 in vnl_vnh_hnid_obj_t::vfn_conn(vnl_vnet_hash_tbl_t*, int, vnl_vnh_hnid_obj_t*&) ()
#38 0x000000000324baa4 in vct_stk_t::vct_incr_trsi(vnl_vnh_hnid_obj_t*) ()
#39 0x000000000324edc0 in vct_stk_t::vct_incr_ord(vnl_vnh_hnid_obj_t*) ()
#40 0x0000000003251b2a in vct_stk_t::vct_hnp_inc_ord(vnl_vnh_hnid_obj_t*, char) ()
#41 0x0000000003251f04 in vct_incr(vnl_vnh_hnid_obj_t*, gnl_trm_e, int, char) ()
#42 0x0000000003261c6f in tbe_incr(virtual_netlist_t*, vnl_vt_net_t*, char) ()
#43 0x00000000032a9ee9 in vtrTraceFindInputVnd(_vmalloc_s*, virtual_netlist_t*, vtrVtnNode_t*) ()
#44 0x00000000032abac4 in vtrTraceVtiInputOrdering(_vmalloc_s*, virtual_netlist_t*, vtrVtnNode_t*) ()
#45 0x00000000032afcdc in vtrBuildVtnHeapByLevel(virtual_netlist_t*, fu_generic_list_t*) ()
#46 0x00000000032b01fa in vtrTraceVtnFanInPrepare(vtrTraceInput_t*, int) ()
#47 0x00000000032b1f5c in vtrTraceVtnFanInByUserCond(vtrTraceInput_t*, vtrTraceOutput_t*) ()
#48 0x0000000002f85ff8 in grpVtrTrace(grpVtrIn_t*, grpInfo_t*&, _vmalloc_s*) ()
#49 0x0000000002f05c7d in tsNodeInfo_t::getFaninVtrOut(_vmalloc_s*, tsTraceOut_t*, vnl_vnh_hnid_obj_t*&, char*, char, tsView_t*, char, char*) ()
#50 0x0000000002f06579 in tsTraceOneLevelFanin_t::getFaninData(tsNode_t*&, tsGroup_t*&, tsTraceOut_t&, vtrVtnNode_t*&, tsNodeInfo_t*&, vnl_vnh_hnid_obj_t*&, char&, int&) ()
#51 0x0000000002f0697e in tsTraceOneLevelFanin_t::traceOneLevelFaninData(tsNode_t*&, tsTraceOut_t&) ()
#52 0x0000000002f29953 in tsTraceOneLevelFanin_t::trace(tsNode_t*) ()
#53 0x0000000002f3bd6e in tsTrMisByComp_t::trace(tsNode_t*) ()
#54 0x0000000002ebbd4d in tsTraceManager_t::trace(tsNode_t*, tsTraceManagerConfig_t*) ()
#55 0x0000000002ebc1af in tsNode_t::displayFaninAction(tsAction_t const&, char, void*) ()
#56 0x0000000002f27434 in tsNode_t::action(tsAction_t const&) ()
#57 0x0000000002f3e39f in tsTrMisBatchCenter_t::traceOneSignal(tsTrMisSigTime_t&) ()
#58 0x0000000002f4be0c in tsTrMisBatchCenter_t::traceSignalList(ulPtrList&) ()
#59 0x0000000002f4c3e8 in tsTrMisBatchCenter_t::traceByFsdb(char*, ulPtrList&) ()
#60 0x0000000002f4c4e4 in tsTrMisBatchCenter_t::trace() ()
#61 0x0000000002f5291a in tsTrMisBatchCenter_t::trMisBatchProcessor() ()
#62 0x0000000002dd4ad8 in vdo_container_t::invoke_tracemis() ()
#63 0x0000000002dd4cf1 in vdo_container_t::change_prod_mode(int) ()
#64 0x0000000002dd566a in vdoSyncCB(ffSync::CallbackReason, ffSync*, void*, void*) ()
#65 0x00000000072e8d93 in ffSync::call_callback(ffSync::CallbackReason, void*) ()
#66 0x00000000072ebd5e in ffSync::change_product_mode(ffSync::ProdMode_E) ()
#67 0x0000000002b176ee in debMain(prodMainStruct*, int, char**) ()
#68 0x0000000002b1b6b0 in main ()
",Verdi,RDA,DUT-RCA,N/A
P10049895-133756,[NldmWalker] Support for bit-select objects,Enhancement,Currently the hierarchy files dumped by Verdi doesn't have bit-select names. We need to enhance the sanity checking flow by covering bit-select hierarchies as well.,Verdi,nSchema,N/A,N/A
P10049895-133755,[AutoRCA][Diff_debug]DnD functionality from Source pane to watch pane does not work properly,Bug,"The issue was identified during validation of the feature 'P100449895-129014 : Differential Debug - interactive mode'. When signal in a virtual interface is drag and dropped from the Source pane to Watch pane is not synced(Though the two Verdi instances are synced). When the same operation is performed in the the Reference Verdi instance, a weird *warning message* is observed('Wiered_warning_message_dnd.PNG'). When the Console is observed, tcl execution is similar in both the Verdi instances.  

Verdi build:

/remote/vtgimages/SAFE/linux64_VERDI2021.09/release-structure/verdi/bin/verdi

VCS build:

/remote/vtgimages/SAFE/linux64_VCS2021.09/release-structure/vcs-mx/bin/vcs

[Testcase]

Path: /slowfs/vgpv7/fernanr/PROJECTS/AutoRCA/TBRCA/work_simple

[How to reproduce]",Verdi,RDA,N/A,N/A
P10049895-133754,QCOM SG-VC GAP: Need Fixes in Constraint Waiver generation window,Bug,"Problem statement: Need following changes Constraint Waiver generation window:
1) Need meaning name instead 'Constraints'
2) Need editable fields for '-to_obj/from_obj/module /-from/-to'
3) Need additional file filter for SGDC
 !image-2021-08-21-00-07-27-239.png|thumbnail! 
 !image-2021-08-21-00-04-50-673.png|thumbnail! ",Verdi,VC Static,N/A,N/A
P10049895-133753,Saved layout is not restored,Bug,"On plan panel , user customization (Hide and change its order) is saved in novas.rc.

However metric is not restored correctly.

These are shown up again if Verdi is opened again.

< reproduce case >
~stars/testcases/<star no>

 ",Verdi,Coverage Debug,Planner,N/A
P10049895-133750,CLONE - Parameter override of parameterized class doesn't affect udtypes in class,Bug,"{color:#0747a6}*[Description]*{color}
 Verdi's parameter value calculations are wrong for parameterized types defined in parameterized (virtual) class.
 There are 3 user defined types in the testcase. Verdi gets the sizes of all 3 of them wrong. DVE shows 2 of these 3 and seems to show the sizes correctly.

{color:#0747a6}*[How to reproduce]*{color}
 --------------------------------
 1. Copy the design in ~stars/testcases/3856098
 2. Run 'run_param_data_types'
 3. Check widths and data types of a0, s0 & v0 signals under top.
 4. Check the widths and data types with DVE.

Verdi signal list for top.

!image-2021-08-26-11-38-30-857.png|width=273,height=158!

DVE data pane for top.

!image-2021-08-26-11-39-56-833.png|width=298,height=117!

Issue
 --------------------------------
 Verdi has used the default parameter values of the class to calculate signal widths and types, instead of the parameter values of specialized classes.
 DVE has done this correctly. But for some reason DVE doesn't show struct s0 in signal list. Annotation in source code is there for s0 too.",Verdi,nTrace,HT,N/A
P10049895-133749,[AutoRCA][Diff_debug]Multiple(four) verdi instances are loaded with the '-gui=verdi' option,Bug,"The issue was identified during validation of the feature 'P100449895-129014 : Differential Debug - interactive mode'. When I use the option '-gui=verdi' in the 'SIMV_OPT' configuration.

Verdi build:

/remote/vtgimages/SAFE/linux64_VERDI2021.09/release-structure/verdi/bin/verdi

VCS build:

/remote/vtgimages/SAFE/linux64_VCS2021.09/release-structure/vcs-mx/bin/vcs

[Testcase]

Path: /slowfs/vgpv7/fernanr/PROJECTS/AutoRCA/TBRCA/work_simple

[How to reproduce]
 # Add the option '-gui=verdi' in the runtime option and invoke the differential debug.

Please fix the issue.",Verdi,RDA,N/A,N/A
P10049895-133748,[DPV] [Verdi] Task Ids are not in sequence in Task Detail View in VCF Task Progress window,Bug,"Hi,

The task ids are not in sequence in the newly created Task Detail View, Please fix this.

 

!image-2021-08-25-14-38-03-054.png!

 ",Verdi,VC Static,Formal,DPV App
P10049895-133734,fsdbAutoSwitchDumpfile: +by_period cannot work with +no_overwrite,Bug,"fsdbAutoSwitchDumpfile: +by_period cannot work with +no_overwrite

it will lead to crash",Verdi,Dumper,N/A,N/A
P10049895-133733,Simplify Verdi license key - removed TEMP_DEBUG_ULTRA,Bug,"From Verdi1906, we expect to promote Verdi-Ultra, provide workaround 'Verdi+ TEMP_DEBUG_ULTRA' == Verdi-Ultra.

Now, Verdi license mechanism become more complex than Verdi1906, so I expect to remove   'Verdi+ TEMP_DEBUG_ULTRA' solution to simplify Verdi license use model.

[Target Release]

TD.VERDI, Verdi2021.09-1, Verdi2020.12-SP2-3.

 ",Verdi,License,N/A,N/A
P10049895-133732,[QLPAC+RET]:Tool is getting hung when clicked on newly loaded checkers in goal list,Bug,"Hi,

Tool is getting hung when tcl file related to bind checker is reloaded and tried to open the newly loaded checkers in goal list. 

Please find the images attached.

*Steps to reproduce the issue:*

1.vcf -f test.tcl -verdi &

2.source lpa_custom_1.tcl

3.Double click on newly loaded checkers in goal list

 

Thanks,

Chandan

 ",Verdi,VC Static,Formal,N/A
P10049895-133730,Define module port position by its direction,Enhancement,"Module port position is fixed.

input : Left

output : Right

inout : Right

 

Customer want to change inout port location from right to top/buttom.

inout includes interface element.

< sample case >

~stars/testcases/<star no>",Verdi,nSchema,N/A,N/A
P10049895-133728,Support parallel kdb data model dumping in VNR+KDB flow,Enhancement,"Currently, dumping kdb data model in multiple archive files is only supported in vega2 flow ('-kdb=common_elab').

 

In order to reduce the memory footprint on z4writer in VNR+KDB flow, we need to extend the multi-archive optimization to support it. ",Verdi,Compiler (UFE flow),others,N/A
P10049895-133726,New radix option in nwave display to only indicate the bits that are set,Enhancement,"This is to match what competition (Jasper Gold) has. It has an radix option which only displays the position of the bits in a vector that are set to 1.  I have a screen shot attached that shows this option
 # For the radix options with RMB – Jasper has a display format where it simply indicates which bits are set to 1.

For eg. Binary value  1000 0010 0001  which is really 2^11 +2^5 + 2^0  is displayed as (11 5 0) – ie , 0^th^, 5^th^, and 11^th^ bits are 1.  This is helpful when trying to look at really large binary numbers. 
 # 

 ",Verdi,nWave,N/A,N/A
P10049895-133724,Opening GLS results with Verdi post-processing mode takes too long time,Bug,"Opening a 11G FSDB file takes more than 30mins with:
verdi -ssf MARS_SIM/axi4_sanity_test+full+gls+VERDI+210824_075731/inner.vf -fastGate

Window is frozen process is taking almost 180GB of memory.

Opening only the FSDB with nWawe takes ~7 minutes
nWave -ssf MARS_SIM/axi4_sanity_test+full+gls+VERDI+210824_075731/inner.vf

Opening Verdi with kdb like this takes also only 5 minutes:
verdi -simBin 'MARS_BIN/full+gls_VERDI/simv'

inner.vf contents:
@FSDB rc file Version 1.0
[VRTL_FILE_HEADER]
# !! DON'T EDIT [VRTL_FILE_HEADER] SESSION !!
Version = 1
[VRTL_FILE_SOURCE]
FileType = switch
File1 = inner_000.fsdb

How can verdi -ssf takes so long time and huge amount of memory and still fails to open the design? How to debug this further

Here is the fsdb info:

fsdbdebug, Release Verdi_Q-2020.03-SP2-7 (RH Linux x86_64/64bit) -- Sun Jul 18 02:36:52 PDT 2021

 

Copyright (c) 1996 - 2021 Synopsys, Inc.

This software and the associated documentation are proprietary to Synopsys, Inc.

This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.

All other use, reproduction, or distribution of this software is strictly prohibited.

 

---------- FSDB v2.x info ----------

fsdb version             : 5.8

file status              : finished

file type                : verilog

file checkpoint          : 82

design type              : verilog

pointer length           : 8

endian type              : little

scope separator          : /

scale unit               : 1fs

simulation date          : Tue Aug 24 08:07:43 2021

 

simulator version        : Chronologic Simulation VCS Release Q-2020.03-SP2-7_Full64

simulator type           : vcs

dumper version           : FSDB Dumper for VCS, Release Verdi_Q-2020.03-SP2-7, Linux x86_64/64bit, 07/18/2021

dumper type              : unspecified

writer memory limit      : 1024

minimum xtag             : (0 0) or (0fs)

maximum xtag             : (0 1000) or (1000fs)

max xtag idx             : 2

max xtag was reset       : 0

tree count               : 2

scope creation cnt       : 430269451

var creation cnt         : 1486522133

max var idcode           : 667196832

max dt idcode            : 511

session count            : 11

bc1 vc creation cnt      : 116831384

bcn vc creation cnt      : 18483881

allowed max glitch number: Not allow glitch.

has var dir              : 0

synchronous control      : 1

has sequence number      : 0

str_count_str_file       : 316

got_evcd_var_val         : 0

dumplmt_size             : (0)

dump_off_count           : (0)

has_dynamic_tag          : 0

has_power_aware_data     : FALSE

has_systemc_var          : 0

has_dynamic_object       : 0

has_tag_union            : 0

has_region               : 0

has_force                : 0

has_gate                 : 1

native_eifn              : 0

cg_recording             : 0

has_vhdl_gate           : 0

pvhdl_secondary_var_count           : 0

fsdb_power_type          : no_power

fsdb_ufe_tag             : has_ufe

fsdb_vcs_tag             : has_vcs_naming

fsdb_force_tag           : FALSE

fsdb_a2a_tag             : FALSE

fsdb_d2d_tag             : FALSE

fsdb_has_relay_point     : FALSE

fsdb_dw_scope            : FALSE

fsdb_design_tag          : digital

number_of_vc_fsdb        : 0

enable module base       : TRUE

remain_same_case_VHDL    : FALSE

fsdb_thru_net_ie         : FALSE

has_upf                  : FALSE

fsdb_power_info_value    : 0x00000000

 

Tue Aug 24 08:07:43 2021

 

oulng454.emea.nsn-n

x86_64

Linux

3.10.0-1160.2.2.el7.x86_64 #1 SMP Sat Oct 17 05:0

FSDB_ENV_SYNC_CONTROL=NULL, FSDB_ENV_DUMP_SEQ_NUM=NULL, FSDB_ENV_MAX_GLITCH_NUM=NULL, FSDB_ENV_WRITER_MEM_LIMIT=NULL, FSDB_ENV_NOVAS_LOCK=NULL, FSDB_ENV_LOCK_FILE_LOC=NULL

ident_ffw_LINUXAMD64_deb6.1.new_6.1_4.3_Linux.0/64bit_/depot/qsc/QSCQ/GCC/bin/gcc_07182021

Release Version: Verdi_Q-2020.03-SP2-7

 ",Verdi,nTrace,N/A,N/A
P10049895-133722,ffw_GetSuggestSwitchSize min return value should be 10,Bug,"To meet the spec of 'fsdbAutoSwitchDumpfile' in 'linking_dumping.pdf', ffw_GetSuggestSwitchSize min return value should be 10.

 

Current min return value: 64",Verdi,FSDB,Reader/writer,N/A
P10049895-133720,Verdi Planner support for user DSL & Implied coverage,Enhancement,Verdi Planner support for user DSL & Implied coverage,Verdi,Coverage Debug,N/A,N/A
P10049895-133718,Verdi planner support for all PSS coverage,Enhancement,Verdi planner support for all PSS coverage,Verdi,Coverage Debug,N/A,N/A
P10049895-133717,[PACKED_MODE] All signal under struct are been forced,Bug,"Please see attached pic.

LHS shows only st1.c are been forced only but RHS shows all signals under st1 are been forced.

Please help check on this.

 

To reproduce:

  > cp -rf ~stars/testcases/3853695/* .

  > verdi -dbdir simv.daidir -ssf novas.fsdb

 ",Verdi,Dumper,N/A,N/A
P10049895-133716,[PACKED_MODE] Display format of value of tagged union seem to be wrong,Bug,"Below is the limitation for tag union, so I expect value should be same w/ and w/o PACKED MODE.

  Tag union will not have mask in nWave in pack var support

 

Please see attached pic. LHS is w/o PACKED MODE, I can see value shows \{@field1:0}. I expect value should be the same w/ PACKED MODE on, but RHS shows 0. Please help check on this.

To reproduce:

  > cp -rf ~/stars/testcases/3853695/* .

  > verdi -dbdir simv.daidir -ssf novas.fsdb

 ",Verdi,FSDB,N/A,N/A
P10049895-133715,Update Verdi 2021.09 release notes to reflect 3-tier license features,Enhancement,"Hi Ruchi,

 

Here is the table of features for the new tiers to be included in the release notes. Similar to what is being done for VCS.

Do the commands for invocation go in the release notes as well or in the users guide ?

Please share the RN when available for review.

 

*License Changes in S-2019* 

Starting with the S-2021.09 release, Verdi ++ capabilities are enabled with new license features comprising of VERDI-BASE, VERDI-ELITE, VERDI-APEX, VERDI-APEX-AN, VERDI-APEX-RT.

License features and corresponding use-model of releases prior to S-2019 will continue to be supported without any changes required in existing tool setup+.+ 

The license file in 2021.09 will make use of ++  the FLEXLM 'PACKAGE' feature ++ to support the new license features and also allow backward compatibility for older releases. To enable support of these new features, upgrade to SCL version 2020.06-* ++ is required. 

 

The following table lists the new license features introduced in the S-2021.09 release and the corresponding license features in the earlier releases. 

 

 
|Feature|Description|
|VERDI-SX|Features enabling core, basic/advanced testbench debug, coverage and planning, interactive, constraint, assertion debug, UVM debug, smart/partial load, multitask debug prior to 2021.09|
|VERDI-BASE|Features enabling core, basic/advanced testbench debug, coverage and planning, interactive, constraint, assertion debug, UVM debug,smart/partial load, multitask debug after 2021.09.
Clock tree extraction, analysis, and timing
report (primetime) support.|
|VerdiCoverage|Enables coverage loading and analysis|
|VerdiTransactionDebugUltra|Protocol/transaction debug|
|Verdi|Features enabling core, basic/advanced testbench debug, coverage and planning, interactive, constraint, assertion debug, UVM debug, smart/partial load, multitask debug prior to 2021.09.|
|VERDI-ELITE|Features enabling core, basic/advanced testbench debug, coverage and planning, interactive, constraint, assertion debug, UVM debug,smart/partial load, multitask debug after 2021.09.
Includes fault analysis debug, low power dynamic debug, mixed-signal debug, VIP performance analyzer, Clock tree extraction and analysis, and timing report (primetime) support|
|VERDI-ULTRA|Features enabling core, basic/advanced testbench debug, coverage and planning, interactive, constraint, assertion debug, UVM debug,smart/partial load, multitask debug prior to 2021.09.
Includes fault analysis debug, low power dynamic debug, mixed-signal debug, 3^rd^ party support, VIP performance analyzer, Clock tree extraction and analysis, and timing
report (primetime) support|
|VERDI-APEX|Features enabling core, basic/advanced testbench debug, coverage and planning, interactive, constraint, assertion debug, UVM debug, smart/partial load, multitask debug after 2021.09.
Includes Advanced VC Apps, fault analysis, power-aware, mixed-signal, VIP performance analyzer, Portable Stimulus Debug, Clock tree extraction and analysis, and timing report (primetime) support ,Advanced HAPS, ZeBu debug|
|[Verdi_HwSwDebug|https://yukonvm/cgi-bin/rms/rms_showlicforfeature.cgi?fea=Verdi_HwSwDebug&u=kvittal&workspace=prdadm]|Enable HW SW co-debug for CPU cores
 |
|VerdiSimDB
 |Feature to load 3^rd^ party FSDB into Verdi|
|VERDI-APEX-AN|Analysis feature for Regression Debug Automation(RDA) and Intelligent Debug Accelerator(IDX) in Verdi Apex|
|VERDI-APEX-RT|Runtime feature for Regression Debug Automation(RDA) and Intelligent Debug Accelerator(IDX) in Verdi Apex|",Verdi,Documentation,N/A,N/A
P10049895-133713,[Intel-PDG] Verdi shows wrong parameter value when using '-G',Bug,"Description:
When using Verdi '-G' switch to change parameter values, the parameter value and bit width that is shown in Verdi is not correct.

Details:
Non-UFE flow
If using '-pvalue' instead of '-G', the value and width are as requested.
Please refer to Pic1.png for results when using '-G' and Pic2.png for the results when using '-pvalue'. The snapshots refer to the following setting (when '-G'):
  -GURI_ACTIVE=1 \
  -GENABLE_GFIFO_MODELING=1 \
  -GENABLE_CUTCDC_MODELING=1 \
  -GENABLE_METAFLOP_MODELING=1 \
  -GENABLE_CLOCK_MUX_MODELING=1 \
  -GENABLE_CUTMCP_MODELING=1 \
  -GIOSF_COMPMON_SB_MAX_NUM_TRACKED_FLITS_PER_MSG=1024 \
  -GENABLE_CCE=1 \
  -GCCE_ID=0 \
  -Gcce_param_CCE0_AGENTID=210 \
  -Gcce_param_CCE1_AGENTID=149 \
  -Gcce_param_MC0_AGENTID=153 \
  -Gcce_param_SB_EPID=92 \
  -Gcce_param_SB_SEG_EPID=122 \
  -Gcce_param_CCE_SAI=63 \
  -Gcce_param_CCE_PUNIT_EPID=124 \
  -Gcce_param_CCE_PUNIT_SEG_EPID=14 \


Testcase:
Could not be reproduced in a small testcase but user's testcase is available in Intel VNC.",Verdi,Compiler,elaboration,N/A
P10049895-133712,[UGO]Incorrect warning triggered when use if-else construct,Bug,"[Issue]
 UGO gives below Error message when if-else construct is used.
 Error-[generator][TOP_POWER_DOMAIN_NOT_SPECIFIED] Top power domain not specified

However the top power domain is specified correctly with elements '.'
 This issue occurs when if-else construct is used to specify power switches in the csv.

Please help to check this issue.

[How to reproduce]
 Testcase: /slowfs/vgpv6/gayan/Regression/ugo_regression/TD/unit_UGO/PV/DC_testing/bitcoin_v1.6/
 >cd tools/ugo_if_else
 >ugo -f tests/incorrect_warning_TOP_POWER_DOMAIN_NOT_SPECIFIED/ugo.tcl

[UGO output]
 Error-[generator][TOP_POWER_DOMAIN_NOT_SPECIFIED] Top power domain not specified 
 Top power domain is request in upf command create_power_switch while not specified. 
 Power domain with elements '.' is treated as top power domain, please specify one.

Error-[generator][TOP_POWER_DOMAIN_NOT_SPECIFIED] Top power domain not specified 
 Top power domain is request in upf command create_power_switch while not specified. 
 Power domain with elements '.' is treated as top power domain, please specify one.

Error-[generator][TOP_POWER_DOMAIN_NOT_SPECIFIED] Top power domain not specified 
 Top power domain is request in upf command create_power_switch while not specified. 
 Power domain with elements '.' is treated as top power domain, please specify one.

Error-[generator][TOP_POWER_DOMAIN_NOT_SPECIFIED] Top power domain not specified 
 Top power domain is request in upf command create_power_switch while not specified. 
 Power domain with elements '.' is treated as top power domain, please specify one.

generator: 4 error(s), 0 warning(s), 0 info",Verdi,UGO (UPF Generator & Optimizer),N/A,N/A
P10049895-133710,[3-TIER-BOF][FUSA] pop-up license queue dialog twice,Bug,"pop-up license queue dialog twice   
     Please refer to 38.gif  
     Test case: /u/stars/testcases/3853576
     27020@odcphy-vg-1293: 2 VerdiFaultAnalysis + 2 Verdi + 2 Verdi-SX
     27000@odcphy-vg-1305: 0 VerdiFaultAnalysis + 2 Verdi-1-Base-Pkg + 2 Verdi-2-Elite-Pkg
    
     To reproduce:
     0. % setenv NOVAS_LICENSE_QUEUE
     1. % setenv SNPSLMD_LICENSE_FILE 27020@odcphy-vg-1293:27000@odcphy-vg-1305
     2. % setenv VCS_TARGET_ARCH amd64
     3. % ./1.csh
     4. close verdi
     5. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -elite -fdb_server localhost:26221 -fdb_name various1 -campaign test_campaign -dbdir zoix.sim.daidir &
          -- check out Verdi + VerdiFaultAnalysis
     6. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -elite -fdb_server localhost:26221 -fdb_name various1 -campaign test_campaign -dbdir zoix.sim.daidir &
          -- check out Verdi + VerdiFaultAnalysis
     7. % /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi/bin/verdi -base -fdb_server localhost:26221 -fdb_name various1 -campaign test_campaign -dbdir zoix.sim.daidir &
          -- check out Verdi-SX and queue on VerdiFaultAnalysis
             a. press Abort button on license queue dialog
             b. press OK button on question dialog
                -- It will pop-up license queue dialog again

                Another issue: the warning message dialog is null
    
     8. % ./2.csh
          ==> After the testing is done, we need to execute this command to stop fdb server",Verdi,License,N/A,N/A
P10049895-133709,[RDA] instance hierarchy tree with differential debug,Bug,"1. On instance hierarchy tree, scopes with design differences are not highlighted (not with yellow background) though differential debug is enabled.

2.  'Show different scope only' on RMB menu does not take effect.

 

 

path: 
                ~stars/testcases/3853551/

steps:
                1. % module load dw
                2. % ./run.csh
                3. % cd runrca
                4. % autorca -cfg run.yaml 
                5. % verdi -load_trace_report ./tracediff_report.xml -apex -differential_debug &
                6. check background for instance hierarchy, e.g. minsoc_tb_top.minsoc_top_0 has design difference
                7. RMB on minsoc_tb_top to turn on 'show different scope only'",Verdi,RDA,N/A,N/A
P10049895-133708,[VerdiPlay] Create new content_type 'download' and update content_type 'batch_demo',Enhancement,"1. Create new content_type “download”: 
 * A button for executing a shell script: specify filename in xml
 * A text window to show the description: write text in xml
 * Show destination directory: specify destination directory in xml

 

2. Update content_type “batch_demo”:
 * Move the download button to the top of the page
 * Remove keyword “batch mode”
 * Remove duplicated “:”
 * TBD: rename for batch_demo

 

Functional spec. [https://sp-vg/sites/verdi/Verdi%20Internal%20Documents/RD/VIA/Verdi%20Play/2021-%20Specification/Plan_upload_pyNPI_apps_on_VerdiPlay_20210818.pptx] 

 

https://sp-vg/sites/verdi/Verdi%20Internal%20Documents/RD/VIA/Verdi%20Play/2021-%20Specification/20210903%20verdiPlay%20add%20new%20content%20type%20-%20download.pptx",Verdi,VIA,N/A,N/A
P10049895-133707,Connection is broken on interface array ,Bug,"Connection is broken if interface array is defined as module port
and its connection is defined in generate block.

Additionally port looks to be floated on flatten schematic window 
and can't trace its connection.

Detail RTL mode works fine.

< reproduced case >
~stars/testcases/<star no>

% make

",Verdi,nSchema,N/A,N/A
P10049895-133705,Apple: Broken schematics on Apple IB*/accp_4p block in the absence of SAM block RTL,Bug,"Tracking Jira for Broken schematic on adclk SAM internal design objects in the absence of RTL.

 

This is seen on IB*/accp_4p block present on MESA (schematic attached).

 

To reproduce - 

 

cd /site/mesa/org-seg-projects-ibiza-mesa-vendor-rtl_analysis-synopsys3/vendor_sanjeev_mesa_ibiza_acc_0713.Wtmp/ibiza/trunk/REGRESSIONS/VC/20210810_SAM_vc_build_0605_adclkstub/accp_4p

 

 % vc_static_shell -out_dir restore_stub -f $PWD/top_accp_4p_restore.tcl

 

Issue is seen with both 0605 and 0625 stream builds used at Apple.

 

Jinnan and Paras are working on to have schematci related data populated correctly in such cases.",Verdi,VC Static,CDC,N/A
P10049895-133703,[ZWD2][ZWDPR] Header Synchronization for Module Base ,Enhancement,"We'd like both zwd+r and zwd2 have the same function prototype and share enum/struct definition.

Then we can use the same reading algorithm with different data source (file/database) to handle tree reading.",Verdi,FSDB,N/A,N/A
P10049895-133702,Pattern file for Neoverse N2 (ARMv9 Perseus),Enhancement,Add pattern file for ARMv9 Persues (Neoverse N2) core in the package,Verdi,HW/SW Debug,N/A,N/A
P10049895-133699,‘Run simulation to here’ RMB option is not working correctly – if use ‘ucli -i <file>’ ,Bug,"Issue mentioned in this STAR is found in the 'P10049895-125367 Testbench RCA Phase II”.
 
Verdi versions used in testing: (S-2022.06-ALPHA) -------------------------------------------
/remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi
 
How to reproduce: ------------------------------------------------
 Path - ~stars/testcases/<star_id>

1.source the sourceMe file (source sourceMe) go to ‘example’ folder , compile and simulate (make all3)
2.run tbAutorca (tbAutoRCA -e novas.fsdb -slf simv.log)
3.open the report in Verdi (../verdiLog/tbAutoRCA/reports/simvErrorAnalysisLog/run_verdi)
4.open the simulation log file using hyperlink in smartlog
5.RMB on a msg of the simv.log and using RMB option (RMB > ‘run the simulation to here’)
6.close verdi. compile & simulate design using (make all2) 
7.do step 3 to step 6
8. close verdi. compile & simulate design using (make all1)
9. do step 3 to step 6

--------------------------------------------------------
Issue 1:
Step 5, the simulation is not run to the exact point, when using “-ucli -i <absolute path to the file>” Option. 
Simulation is run to the end.

Issue 2:
Step 6 and 7, the simulation is stop at the start with the error, when using “-ucli -i <path to the file>” (when the absolute path is not using)  >>> Capture1.png

Note
--------------
If user is not using ‘-ucli’ option in the simulation command. In that case the RMB option ( run simulation to here) works correctly.



",Verdi,RDA,TB-RCA,N/A
P10049895-133698,update release notes of Verdi 2020.12-SP1 to list support of Xcelium 20.09,Enhancement,"request is to update Verdi Release notes to list that Verdi 2020.12-SP1 is supporting Xcelium 20.09

This Jira is about updating release notes to reflext support for xcelium 20.09 for FSDB dumpoing and Verdi PAA. The relevant Jiras are P10049895-131932 and P10049998-5092
",Verdi,Documentation,N/A,N/A
P10049895-133695,CLONE - Incorrect selected net name in the schematic with DNR for the provided scenario,Bug,"Issue: Incorrect select net name in the schematic with DNR for the provided scenario

 ",Verdi,nSchema,N/A,N/A
P10049895-133694,Request for dumping `define values into fsdb,Enhancement,"Problem Summary: 
The user wants to have the dump information of `define macros in FSDB.

Testcase:
###########
module dumping();

`define TB_WIDTH 8
parameter ADDR_WIDTH=`TB_WIDTH;
parameter DATA_WIDTH=32;
  
 bit clk;

initial begin
//fsdbDumpvars('+all+parameter');
$fsdbDumpvars(“+all”);
$fsdbDumpvars('+parameter');
#50;
$finish;
end

 always #5 clk = ~clk;

endmodule
###########

Detailed Analysis: 
As of now, the `define macro values are not allowed to dump into fsdb or view in nWave window.

Expert Analysis: 
AE( Allen Hseih) suggested filing an enhancement Jira",Verdi,nWave,N/A,N/A
P10049895-133692,FVLP_CC : need a way to show src signal for PG-pin property  ,Enhancement,"currently for following test case when try to open property 5 we are getting warning  for src signal . but we need to show them in schematic

 test case : /slowfs/vgcs24/mesa/VCS2020_03/unit_MONET/FVLP/FV/LP_CC_phase1_PNM/PG_pin_fvlp_cc_print_path/ack_net_through_bitwise_and_operator_with_random_input/test.tcl

 

!image-2021-08-20-12-58-29-662.png!",Verdi,VC Static,Formal,N/A
P10049895-133691,FVLP_CC :  src and dest pointing to same net when they are UPF objects ,Bug,"just filing tracking Jira .

 

when src and dest are UPF objects schematic pointing to same net .

test case : /slowfs/vgcs24/mesa/VCS2020_03/unit_MONET/FVLP/FV/LP_CC_phase1_PNM/PG_pin_fvlp_cc_print_path/ack_net_through_bitwise_and_operator_with_random_input/test.tcl

 

 

!image-2021-08-20-13-14-26-170.png!

 

 ",Verdi,VC Static,Formal,N/A
P10049895-133689,QCOM : Constraint Command  details in property window,Bug,"Constraint Command information not populated in the property window correctly.
 Need to display the executed constraint:

set_cdc_ignore_path -from {cbu2ibu_pre_cmd_struct[*]} -from_type data -to \{pmon_immstg_rhint_act_q} -to_type data -type \{ cdc_crossing } -comments \{Stable Signal Receiver Ignore; static csr; one time setting}

TC : unit_MONET/NGCDC/PV/2020_12/stars/2020_12_SP2_2/P10020319-58980/case1

 Please check the attached image ",Verdi,VC Static,CDC,N/A
P10049895-133688,[FSDB Writer] Memory reduced MDA dumping support ,Enhancement,"We plan to reduce the memory usage of large mda dumping.
 * Define new FSDB Writer API for MDA 
 * Also need to check with dumper team


 * Implement Special Var Manager 
 * Need to consider Interactive mode
 * Implement MDA var_ptr handler
 * Implement Special Max Chain Format 
 * Implement new MDA functions 
 * Implement FSDB Reader  ",Verdi,FSDB,Reader/writer,N/A
P10049895-133687,CLONE - VHDL08 resolution indication does not work if the type is not in active scope,Bug,"Verdi versions used for testing (Verdi_N-2017.12 & Verdi_N-2018.09-Alpha)
 --------------------------------
 /remote/vtgimages/SAFE/linux64_VERDI2017.12/release-structure/verdi
 /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi

VHDL type resolution indication only works when we DC on some element in active scope.

How to reproduce
 --------------------------------
 1. Copy the design in folder “~stars/testcases/9001258014”
 2. Run the script “RUN”
 3. Make sure the active scope is “top”.
 4. DC on resolution function call “resolved_common”. (line 6)
 5. Change active scope to package common.
 6. Repeat step 4

Issue:
 Resolution function indication works when package common is the active scope. But does not work when top is the active scope.",Verdi,Compiler (UFE flow),vhdlan,N/A
P10049895-133686,CLONE - VHDL08 resolution indication does not work for types defined outside package,Bug,"Verdi versions used for testing (Verdi_N-2017.12 & Verdi_N-2018.09-Alpha)
 --------------------------------
 /remote/vtgimages/SAFE/linux64_VERDI2017.12/release-structure/verdi
 /remote/vtgimages/SAFE/linux64_TD.VERDI/release-structure/verdi

VHDL resolution function indication only works when the resolution function is used in the package it is defined.

How to reproduce
 --------------------------------
 1. Copy the design in folder “~stars/testcases/<star_number>”
 2. Run the script “run”
 3. Make sure package common is the active scope and DC on “resolved_integer” in line 11.
 4. Make sure package types is the active scope and DC on “resolved_integer” in line 10.
 5. Make sure TB_TOP.DUT.MD_ARRAY is the active scope and DC on “resolved_integer” in line 12.

Issue:
 Resolution function indication works only for step 3. (this sub type is declared in the same package that has resolution function resolved_integer)

For other definitions (in steps 4 and 5), which are defined either in a different package than the one with the relevant resolution function or are defined outside packages, indication does not work.",Verdi,Compiler (UFE flow),vhdlan,N/A
P10049895-133678,User experience issue at startup with Verdi GUI opening for a short time in AWS SOCA,Bug,"When starting VC Formal in Verdi GUI mode on the AWS SOCA environment, the Verdi GUI comes up for a couple of seconds before closing and opening again a few seconds later. 

This is quite unexpected and a poor user experience.

Note that I am marking this as 'All Linux' but I do not know if there is any OS dependency or system library/component dependency.",Verdi,VC Static,Formal,N/A
P10049895-133676,Potential Crash in hwsw_debug_coverage when no function in debug info,Bug,"By manual inspection of the source a potential crash was found if no functions are found in the debug info.

 ",Verdi,HW/SW Debug,N/A,N/A
P10049895-133674,[3-TIER-BOF][PowerAwareSimDebug] always show busy cursor after tcl replay,Bug," always show busy cursor after tcl replay
     Test case:/u/stars/testcases/3850639
     To reproduce:
     1. % source sourceMe
     2. % rm -rf simv simv.daidir
     3. % ./simv -gui=apex -ucli -ucli2Proc -i test.do -licdebug &
     4.  close verdi 
     5. % verdi -apex -play qa.cmd &
          - It always show busy cursor.

P.S. Verdi base and elite mode have the same issue.",Verdi,Low Power Debug,N/A,N/A
P10049895-133673, [UPFIM] Multiple Trace driver/load result differences between lp_xml and xformdb,Bug,"[Issue]

There are tracing result difference between lp_xml and xformDB flow.

See attachments for more details.

Please help to check this issue.

 

 

[How to Reproduce]

 

Test case: /slowfs/vgpv6/gayan/verdi/workspace/projects/UPFIM_Integrate_XformDB_PG_netlist_flow_P10049895-120967/

 

cd 13_lpxml_trace 
./run.csh 
cd -

cd 14_xformdb_trace 
./run.csh 
cd -

tkdiff 13_lpxml_trace/trace_driver_results.txt 14_xformdb_trace/trace_driver_results.txt & 
tkdiff 13_lpxml_trace/trace_load_results.txt 14_xformdb_trace/trace_load_results.txt &

 

 ",Verdi,Low Power Debug,N/A,N/A
P10049895-133671,[AutoRCA][Diff_debug]Watch pane highlight the signals with the same value,Bug,"The issue was identified during validation of the feature 'P100449895-129014 : Differential Debug - interactive mode'. When the virtual interface is added to the 'Watch Pane', the signals having same values are highlighted.

Verdi build:

/remote/vtgimages/SAFE/linux64_VERDI2021.09/release-structure/verdi/bin/verdi

VCS build:

/remote/vtgimages/SAFE/linux64_VCS2021.09/release-structure/vcs-mx/bin/vcs

[Testcase]

Path: /slowfs/vgpv7/fernanr/PROJECTS/AutoRCA/TBRCA/work_diff_debug

[How to reproduce]
 # Source the file 'setup.ccd' with 'source setup.ccd'.
 # Invoke the differential debug with '$VERDI_HOME/bin/ccdvd -work work_dir -cfg test.cfg -i &'
 # DnD the the interface 'vif' from the instance pane and invoke the simulator(t=350)
 # Observe the differences ('virtual_interface_diff_highlight.PNG')

Please fix the issue.",Verdi,RDA,N/A,N/A
P10049895-133670,FVLP_CC : schematic is not showing properly for PG-pin,Bug,"for following test case when I open schematic for PSW_pass I am getting bellow schematic

test case : /slowfs/vgcs24/mesa/VCS2020_03/unit_MONET/FVLP/FV/LP_CC_phase1_PNM/PG_pin_fvlp_cc_print_path/ack_net_through_bitwise_and_operator_with_random_input/test.tcl

 

build :

/remote/vgrndn2/vijaysp/builds/2003/Optimize64/monet/Release

/remote/vgrnd105/fangzhen/code03/release-build/verdi

 

 

!image-2021-08-20-13-06-37-354.png!",Verdi,VC Static,Formal,N/A
P10049895-133669,Formal GUI usability improvement (view_trace and more),Enhancement,"Had some discussion with Xiaolin based on recent Formal AE bootcamp feedback.

The following is the list of items to track:
 # Current the falsified and uncovered properties are using the same icons, while proven/covered are using the same. It would be good if we can make the icon indicating whether it has waveform or not, so that users can know which ones are double-clickable to open trace.
 # When property table is behind source view, sometimes, user tries to extend trace from nWave, but didn't get any indication on what's going on. (If property table is shown, we'll see checker/stop button changes, but this is not visible when it's behind other views.) The suggestion is to move the icon to somewhere always visible to users. For example, Verdi top level toolbar (next to appmode choice).
 # We can also consider moving some property table toolbar icons to toplevel toolbar as users may try to use them while property table is behind some other views.

 

Thanks,

Jinnan",Verdi,VC Static,Formal,N/A
P10049895-133665,supply_state of supply port is not pointing to correct line in VERDI UPF_LP tab,Bug,"Hi ,

In attached snapshot, please note that double clicking on 'VDDT2 supply state ' is taking to line number 10 in source window which is for VDDT1 . Similarly by clicking VSS , it will take to VDD which is incorrect. Please get it fixed.

Regards

Vanshika",Verdi,Coverage Debug,N/A,N/A
P10049895-133653,crash when database is closed,Bug,"We are seeing a Verdi crash at Qualcomm when user tries to close the data base.

Database was closed using following button:

!image-2021-08-19-17-10-22-748.png!

 

*Please find the stack trace for the crash:*

 vl-nitiahuj-ecdca\{486}> catch signal 11 (Segmentation fault)

---------------

 

vl-nitiahuj-ecdca\{486}>

vl-nitiahuj-ecdca\{486}>

vl-nitiahuj-ecdca\{486}>

vl-nitiahuj-ecdca\{486}> Thread 3 (Thread 0x2b8cc2d6c700 (LWP 5236)):

#0  0x00002b8cb6a50499 in pthread_cond_timedwait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0

#1  0x00002b8cb39613b6 in thread_sleep(timespec*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#2  0x00002b8cb3961aed in QThread::msleep(unsigned long) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#3  0x00000000041a0322 in ag::dveXThread::run() ()

#4  0x00002b8cb3962661 in QThreadPrivate::start(void*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#5  0x0000000004d45a16 in sdp_wrap_start_routine ()

#6  0x00002b8cb6a4b6da in start_thread () at /lib64/libpthread.so.0

#7  0x00002b8cb8ad027d in clone () at /lib64/libc.so.6

Thread 2 (Thread 0x2b8cbe0b1700 (LWP 5232)):

#0  0x00002b8cb8a9f63d in nanosleep () at /lib64/libc.so.6

#1  0x00002b8cb8a9f4d4 in sleep () at /lib64/libc.so.6

#2  0x0000000001fd4cc6 in LicenseCheckUtility ()

#3  0x0000000004d45a16 in sdp_wrap_start_routine ()

#4  0x00002b8cb6a4b6da in start_thread () at /lib64/libpthread.so.0

#5  0x00002b8cb8ad027d in clone () at /lib64/libc.so.6

Thread 1 (Thread 0x2b8cb1c84000 (LWP 5219)):

#0  0x00002b8cb8a4f7e3 in _IO_proc_close@@GLIBC_2.2.5 () at /lib64/libc.so.6

#1  0x00002b8cb8a592f0 in __GI__IO_file_close_it () at /lib64/libc.so.6

#2  0x00002b8cb8a4dbe0 in fclose@@GLIBC_2.2.5 () at /lib64/libc.so.6

#3  0x0000000003b38659 in _sys_pclose ()

#4  0x0000000003ad51ca in system ()

#5  0x0000000003ac2b76 in sysiCrash ()

#6  0x0000000003ac3005 in actUnexpectAction ()

#7  0x0000000003ac304f in catchSignalCB ()

#8  0x00002b8cb8a18320 in <signal handler called> () at /lib64/libc.so.6

#9  0x000000000167574e in ag::metaBaseObjHash::CompareChildKey::simpleCompare(ag::metaBaseObj*, ag::metaBaseObj*) ()

#10 0x0000000004a38b10 in ag::metaDbUnorderedObj::removeChildObj(ag::metaBaseObj*) ()

#11 0x0000000004a6196e in ag::metaOrphanScope::removeChildObj(ag::metaBaseObj*) ()

#12 0x0000000004a416ef in ag::metaDesign::removeAssertions(bool) ()

#13 0x0000000004a47781 in ag::metaDesign::removeDatabase() ()

#14 0x0000000004a48020 in ag::metaDesign::setDatabase(ag::infDatabase*, QString const&) ()

#15 0x00000000040d0cd6 in ag::ovaAppInst::closeDataBase(cci_interp_s*, char const*, char const*, bool, bool) ()

#16 0x0000000004119a66 in ag::gui_close_db_cmd(void*, cci_interp_s*, ll_list_s*) ()

#17 0x0000000004bef766 in cci_check_command ()

#18 0x00000000039e0e4f in TclInvokeStringCommand ()

#19 0x00000000039e2cb5 in TclEvalObjvInternal ()

#20 0x00000000039e46ca in Tcl_EvalEx_Novas ()

#21 0x00000000039e4b13 in Tcl_EvalEx ()

#22 0x00000000039e4f08 in Tcl_Eval ()

#23 0x000000000391eeb9 in CCmdObj::CallCommand(char const*, char**) ()

#24 0x00000000040fb2bc in ag::utilFastTcl::invoke(bool, bool, bool, bool, bool, bool) ()

#25 0x00000000040fb6eb in ag::utilFastTcl::evalAndLog(bool) ()

#26 0x000000000415a3e1 in ag::dlgCloseDatabase::doOk() ()

#27 0x00000000040b0454 in ag::ovaAppInst::closeDb() ()

#28 0x0000000004119ab8 in ag::gui_close_db_cmd(void*, cci_interp_s*, ll_list_s*) ()

#29 0x0000000004bef766 in cci_check_command ()

#30 0x00000000039e0e4f in TclInvokeStringCommand ()

#31 0x00000000039e2cb5 in TclEvalObjvInternal ()

#32 0x0000000003a082ac in TclExecuteByteCode ()

#33 0x0000000003a0d58e in TclCompEvalObj ()

#34 0x0000000003a31ab1 in TclObjInterpProc ()

#35 0x00000000039e2cb5 in TclEvalObjvInternal ()

#36 0x00000000039e46ca in Tcl_EvalEx_Novas ()

#37 0x00000000039e4b13 in Tcl_EvalEx ()

#38 0x00000000039e4f08 in Tcl_Eval ()

#39 0x000000000391eeb9 in CCmdObj::CallCommand(char const*, char**) ()

#40 0x00000000040fb2bc in ag::utilFastTcl::invoke(bool, bool, bool, bool, bool, bool) ()

#41 0x00000000041ed4dc in ag::menuMgr::slotTriggered() ()

#42 0x00002b8cb3a5201b in QMetaObject::activate(QObject*, QMetaObject const*, int, void**) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#43 0x00002b8cb2f33a82 in QAction::triggered(bool) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#44 0x00002b8cb2f33c60 in QAction::activate(QAction::ActionEvent) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#45 0x00002b8cb3277dda in QAbstractButtonPrivate::click() () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#46 0x00002b8cb327806c in QAbstractButton::mouseReleaseEvent(QMouseEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#47 0x00002b8cb331ebea in QToolButton::mouseReleaseEvent(QMouseEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#48 0x00002b8cb2f7fc38 in QWidget::event(QEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#49 0x00002b8cb2f389fc in QApplicationPrivate::notify_helper(QObject*, QEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#50 0x00002b8cb2f3c8d5 in QApplication::notify(QObject*, QEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#51 0x0000000001f0b58c in QwApplication::notify(QObject*, QEvent*) ()

#52 0x0000000001e828d2 in QwVdCovApplication::notify(QObject*, QEvent*) ()

#53 0x00002b8cb3a3ef7e in QCoreApplication::notifyInternal(QObject*, QEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#54 0x00002b8cb2f39793 in QApplicationPrivate::sendMouseEvent(QWidget*, QMouseEvent*, QWidget*, QWidget*, QWidget**, QPointer<QWidget>&, bool) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#55 0x00002b8cb2fa4769 in QETWidget::translateMouseEvent(_XEvent const*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#56 0x00002b8cb2fa309d in QApplication::x11ProcessEvent(_XEvent*) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtGui.so.4

#57 0x0000000001e8f6ca in qmotif_event_dispatcher(_XEvent*) ()

#58 0x00002b8cb729f769 in XtDispatchEvent () at /usr/lib64/libXt.so.6

#59 0x00002b8cb72aac7e in XtAppProcessEvent () at /usr/lib64/libXt.so.6

#60 0x0000000001e8ea6a in QtMotif::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) ()

#61 0x00002b8cb3a3de2f in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#62 0x00002b8cb3a3e0c8 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#63 0x00002b8cb3a41e3c in QCoreApplication::exec() () at /pkg/qct/software/synopsys/vc_static/2020.12-SP2//verdi/platform/SUSE64/lib/Qt/libQtCore.so.4

#64 0x0000000001e68a57 in QwApplication::exec() ()

#65 0x000000000165c9e2 in main ()

---------------

branchName=Verdi_R-2020.12-SP2 cnlDate=-- Sun May 23 08:23:32 PDT 2021 cnlEnv=Linux.0/64bit

uname(Linux iad-colo1-g16-1-06 4.12.14-95.51.1.19687.1.PTF.1162063-default #1 SMP Wed May 20 03:42:27 UTC 2020 (8958907) x86_64)

---------------

Process Size: 769040384 bytes

vdCov detected abnormal termination.

Log information written to

/prj/qct/coredev/sailss/encnaa/scratch_verif_formal/nitiahuj/Prachi/BA_0818/vdCovLog/sysinfo_Aug18_0320.tar.

Please send this file to customer support.

 ",Verdi,Coverage Debug,N/A,N/A
P10049895-133651,[Power] use ppiResolvedNameP in interactive mode,Bug,use ppiResolvedNameP in interactive mode to get correct scope name with escaped name,Verdi,Dumper,VCS,N/A
P10049895-133649,[nWave] Default on 'Filtering internal attributes',Enhancement,"It's about an enhance request of P10049895-118665 ++[nWave] Enhance Dynamic Object Signal

For uvm users, most of time they wouldn't like to want/need to see the super for internal UVM stuff, besides the REQ/RSP objects.  Once this option is turned on by default, users will be able to quickly find the information they need in the extended class",Verdi,nWave,N/A,N/A
P10049895-133648,[3-TIER-BOF][PowerAwareSimDebug] restore apex session to Verdi base mode (from new license package) will show PowerAwareSimDebug function,Bug,"restore apex session to Verdi base mode (from new license package) will show PowerAwareSimDebug function
     Please refer to 36.gif
     Test case:/u/stars/testcases/3848973
     To reproduce:
     1. % source sourceMe
     2. % ./run_vcs
     3. % ./simv -gui=base -ucli -ucli2Proc -i test.do -licdebug &
          ==> check out Verdi-1-Base-Pkg + Verdi-SX + PowerAwareAnalysis
              We didn't support PowerAwareSimDebug in Verdi Base mode when Verdi-Sx is from Verdi-1-Base-Pkg.                         
     4. select nTrace->file->restore session
        -- load qa.ses
     5. open nWave
     6. open get signal form
        It will show Island_V1, Island_V2, Island_V3 and Island_Vdd in get signal form
        
        P.S. If Verdi-SX key is from Verdi-1-Base-Pkg, we don't support PowerAwareSimDebug in Verdi base mode.
             But we can see related result after restore Apex session.
             Please help to check if we can do some handle for this kind of situation. Thanks.",Verdi,License,N/A,N/A
P10049895-133645,[3-TIER-BOF][Power Aware Debug] restore session will check out IDX-RDA-Engine in Apex mode,Bug,"restore session will check out IDX-RDA-Engine in Apex mode
     Please refer to 35.gif
     Test case:/slowfs/vgpv6/daphnew/LIC_test/PowerAwareAnalysis/simv_attach
     To reproduce:
     1. % source sourceMe
     2. % ./run_vcs
     3. % ./simv -gui=apex -ucli -ucli2Proc -i test.do -licdebug &   
     4. select nTrace->file->save session
        a. check on : Save Open Database information and Save Simulation State
        b. save as qa.ses
     5. select nTrace->file->restoe session
        -- restore qa.ses
           ==> It will check out IDX-RDA-Engine.
               Please help to double check this behavior, thanks.

P.S. This is general issue, can be reproduce in non-power design. 
",Verdi,License,N/A,N/A
P10049895-133643,Verdi3 swtich to Verdi-Ultra mode when license key Verdi upward to Verdi-Ultra,Enhancement,"Initialize license status before GUI initialize, DB initialize, design import. (Look like doable.)
 * When Verdi key is not enough, upward to Verdi-Ultra. Then switch to Verdi-Ultra mode also.

 

The environment variable 'VERDI_DIS_LIC_UPWARD_SW' to disable this behavior, which setup when we need to narrow down license problem. 

 

[Target release]

Verdi2020.12-SP2-3",Verdi,License,N/A,N/A
P10049895-133642,"[save/restore] In restore session, execute restart vcst will crash",Enhancement,"I separate tcl to 2 parts, one is for compile and another is for assertions and check.

I execute first and save a session, restore it with second tcl script.

When I click Restart VCST, it is crash.

See attachments.

I think for the restore session should can support Restart VCST if apply a new tcl script.",Verdi,VC Static,Formal,N/A
P10049895-133641,retention coverage is not visible in groups tab of URG,Bug,"Hi All,

In attached test, groups tab has retention coverage in Verdi which should not be the case. ALL low power related coverage should be reported under UPF LP tab . In URG HTML there is no such issue. Please get it fixed. 

 

To run test:

./runme.csh

Invoke verdi suing :

>verdi -cov -covdir simv.vdb ",Verdi,Low Power Debug,N/A,N/A
P10049895-133640,Invalid transaction id error when dumping in multiple FSDBs,Enhancement,"The following error is reported if
 - transaction dumping is turned on
 - Switch dumped FSDB during simulation

*Verdi* ERROR: Invalid transaction id (XXX) in transaction end.

The first FSDB is ok
but others doesn't include transaction information.

Issue is not if all data is dumped in single FSDB.

< reproduced step >
~stars/testcases/<star no >

% cd work
% make



",Verdi,Dumper,N/A,N/A
P10049895-133636,Failed to open the file(XXX.fsdb.frdlist) with Z01X,Bug,"When Sony tried to open fsdb while Z01X fault simulation, was executing, Verdi caused the following error.

  1>Failed to open the file(/aaaa/bbbb/cccc/1.fsdb.frdlist).
  2>Failure reason: No such file or directory.
  3>This FSDB file is invalid.
  4>Failed to open: /aaaa/bbbb/cccc/1.fsdb

The version of Z01X  was 2020.12-1.
",Verdi,FSDB,Reader/writer,N/A
P10049895-133635,[MTK][Landing] Setup Wizard required in VCSG Verdi,Enhancement,"Hi Expert,

In SG GUI, we can create a new SG project with push bottom. In VCSG Verdi, I did not see the similar function.

How could I feed RTL designs / libraries / constraints to VCSG to generate a VCSG project file?

If we cannot support it, could we add this feature in VCSG?

Thanks
-Evan",Verdi,VC Static,N/A,N/A
P10049895-133634,refine Kwi related code,Enhancement,"we have a lot code depends on 'kdbFlags.fKwiEnabled' to determine it should go kwi flow or not now.

but it is buggy sometimes since you cannot know if kdb generating thread is finished or not by 'kdbFlags.fKwiEnabled'

when 'kdbFlags.fKwiEnabled' is true, but getGenKdbDone(), we should not go kwi flow actually.

i think we should make a new function include checking

1.  kdbFlags.fKwiEnabled

2. getGenKdbDone()

3. we are at vcs main thread or kdb generating thread

to replace the functionality of kdbFlags.fKwiEnabled now",Verdi,Compiler (UFE flow),vlogan,N/A
P10049895-133633,"Sync Scope should work for expression field for FSV, FXP, FUSA",Enhancement,"Sync Scope should work for expression field for FSV, FXP, FUSA",Verdi,VC Static,Formal,N/A
P10049895-133632,Not able to create filter using ClockName and ClockObject fields in view_activity in 2109,Bug,"Issue: Not able to create filter using ClockName and ClockObject fields in view_activity in 2109

Description: Please find the details for this issue in the attached mail thread.
",Verdi,VC Static,CDC,N/A
P10049895-133629,[FSDB] Clang-tidy Warnings Fix,Bug,Track for FSDB clang-tidy warnings.,Verdi,FSDB,N/A,N/A
P10049895-133623,[AutoRCA][Diff_debug]Watch pane does not show the correct variable in the reference instance.,Bug,"The issue was identified during validation of the feature 'P100449895-129014 : Differential Debug - interactive mode'. The value difference is not observed in the Target instance and the reference instance. More information is available in the attached image 'Value_difference_in_watch_pane.PNG'

+Verdi build:+

/remote/vtgimages/SAFE/linux64_VERDI2021.09/release-structure/verdi/bin/verdi

Please uncomment the configurations:

'T_SIMV_DAIDIR, R_SIMV_DAIDIR, SIMV_OPT' for the TrafficLight_design

+VCS build:+

/remote/vtgimages/SAFE/linux64_VCS2021.09/release-structure/vcs-mx/bin/vcs

[Testcase]

Path: /slowfs/vgpv7/fernanr/PROJECTS/AutoRCA/TBRCA/work_diff_debug

[How to reproduce]
 # Source the file 'setup.ccd' with 'source setup.ccd'.
 # Invoke the differential debug with '$VERDI_HOME/bin/ccdvd -work work_dir -cfg test.cfg -i &'
 # Invoke the simulation, dnd the bus 'count[WIDTH - 1]' to the watch pane from the target instance.

[Issues found]
 # The watch pane of both the Verdi instance show the the value of 'count[WIDTH - 1]' in the Reference Verdi instance.

Please refer the attachment. Please fix the issue.

 

 ",Verdi,RDA,N/A,N/A
P10049895-133622,[LogToWave] structure view search affects logToWave signal values,Enhancement,"[reproduce steps]

(1) open log, and on structure view

(2) open preference , unclick setting -> smartLog -> structure view search hide blocks

(3) do search on unified search/ smartLog window

(4)log-to-wave -> from column -> btn ok

(5) import value would lost some values,  only extract from grep result. not fully blocks

 

function rename :

2592 Vgif_tab_page_t::is_in_search() => vgif_tab_page_t::is_in_filtered()

2594 m_viewerDB->is_filtered_result_exist()

 

https://sp-vg/sites/verdi/Verdi%20Internal%20Documents/RD/VIA/Log%20Viewer/2021%20spec/2021-09-06%20%5BLogToWave%5D%20structure%20view%20search%20effects%20logToWave%20signal%20values.pptx",Verdi,SmartLog,N/A,N/A
P10049895-133621,[LogToWave]  related block checkBox truns on issue,Enhancement,"[Reproduce steps]

(1) click 'all blocks' checkbox

(2) select signal value

(3) look at related block items. they should not enable. But they are enabled after steps.

 

https://sp-vg/sites/verdi/Verdi%20Internal%20Documents/RD/VIA/Log%20Viewer/2021%20spec/2021-09-06%20%5BLogToWave%5D%20related%20block%20checkBox%20truns%20on.pptx",Verdi,SmartLog,N/A,N/A
P10049895-133619,Fix compile error 'uvm_split_string has not been declared' in UVM-IEEE-2020,Bug,The error message shows when compile UVM-IEEE-2020 case without '+define+UVM_ENABLE_DEPRECATED_API' (pic. error_msg.png),Verdi,Transaction Debug,N/A,N/A
