#include "InterruptDispatcher.hpp"

#include "../Async/Interfaces/IAsyncSubsystemPort.hpp"
#include "../Controller/ControllerCore.hpp"
#include "../Diagnostics/StatusPublisher.hpp"
#include "../Isoch/IsochService.hpp"
#include "../Logging/Logging.hpp"
#include "HardwareInterface.hpp"
#include "OHCIConstants.hpp"
#include "RegisterMap.hpp"

namespace ASFW::Driver {

void InterruptDispatcher::HandleSnapshot(const InterruptSnapshot& snap, ControllerCore& controller,
                                         HardwareInterface& hardware, IODispatchQueue& workQueue,
                                         IsochService& isoch, StatusPublisher& statusPublisher,
                                         ASFW::Async::IAsyncSubsystemPort* asyncSubsystem) {
    controller.HandleInterrupt(snap);
    const auto isochSnapshot = hardware.CaptureAndAcknowledgeIsochInterrupts(snap);

    // ===== ISOCHRONOUS RECEIVE INTERRUPT =====
    // Per OHCI §9.1: kIsochRx (bit 7) indicates one or more IR contexts have completed descriptors.
    // The post-global snapshot already acknowledged these context events once.
    if ((isochSnapshot.intEvent & IntEventBits::kIsochRx) && isochSnapshot.isoRecvEvent != 0) {

        // One OHCI IR context backs each capture stream (contextIndex ==
        // streamIndex). A multi-stream DICE device (Venice F32 = 2×16) runs a
        // master (context 0) plus secondary contexts whose event bits are
        // (1 << contextIndex). Drain every signalled context, not just context 0;
        // the secondary's ring would otherwise fill without ever being polled and
        // its channel slice (e.g. 17–32) would never reach the input buffer.
        // Poll the master first so the producer timeline is published before the
        // secondary slices anchor to it.
        const uint32_t recvEvent = isochSnapshot.isoRecvEvent;
        workQueue.DispatchAsync(^{
          for (uint32_t ctxIdx = 0; ctxIdx < IsochService::kMaxStreamsPerDirection; ++ctxIdx) {
              if ((recvEvent & (1u << ctxIdx)) == 0) {
                  continue;
              }
              if (auto* rx = isoch.ReceiveContext(ctxIdx)) {
                  rx->Poll();
              }
          }
        });
    }

    // ===== ISOCHRONOUS TRANSMIT INTERRUPT =====
    // Per OHCI §9.2: kIsochTx (bit 6) indicates IT context completion.
    // As with IR, dispatch only the freshly read and acknowledged context mask.
    if ((isochSnapshot.intEvent & IntEventBits::kIsochTx) && isochSnapshot.isoXmitEvent != 0) {
        // DEBUG: Sample interrupt rate
        static uint32_t txIrqCtr = 0;
        if ((++txIrqCtr % 100) == 0) {
            ASFW_LOG_V3(Controller, "[IRQ] IsoTx Fired! Count=%u IsoTxEvent=0x%08x", txIrqCtr,
                        isochSnapshot.isoXmitEvent);
        }

        // One OHCI IT context backs each playback stream (contextIndex ==
        // streamIndex). A multi-stream DICE device (Venice F32 = 2×16) runs a
        // master (context 0) plus secondary contexts (event bit 1 << contextIndex).
        // Process every signalled context directly in ISR for lowest latency
        // (IT RefillRing is fast; DispatchAsync would add underrun-prone latency).
        for (uint32_t ctxIdx = 0; ctxIdx < IsochService::kMaxStreamsPerDirection; ++ctxIdx) {
            if ((isochSnapshot.isoXmitEvent & (1u << ctxIdx)) == 0) {
                continue;
            }
            if (auto* tx = isoch.TransmitContext(ctxIdx)) {
                tx->HandleInterrupt();
            }
        }
    }

    if (snap.intEvent != 0) {
        const uint32_t asyncMask = IntEventBits::kReqTxComplete | IntEventBits::kRespTxComplete |
                                   IntEventBits::kARRQ | IntEventBits::kARRS |
                                   IntEventBits::kRQPkt | IntEventBits::kRSPkt;
        if (snap.intEvent & asyncMask) {
            statusPublisher.SetLastAsyncCompletion(mach_absolute_time());
        }

        SharedStatusReason reason = SharedStatusReason::Interrupt;
        if (snap.intEvent & IntEventBits::kBusReset) {
            reason = SharedStatusReason::BusReset;
        } else if (snap.intEvent & asyncMask) {
            reason = SharedStatusReason::AsyncActivity;
        } else if (snap.intEvent & IntEventBits::kUnrecoverableError) {
            reason = SharedStatusReason::Interrupt;
        }

        statusPublisher.Publish(&controller, asyncSubsystem, reason, snap.intEvent);
    }
}

} // namespace ASFW::Driver
