#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 13 00:17:31 2022
# Process ID: 3476
# Current directory: C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13152 C:\Users\jeffj\OneDrive\Documents\University of Alberta\ECE 210 Lab\lab3_part3\lab3_part3.xpr
# Log file: C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/vivado.log
# Journal file: C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/lab3_part3.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/lab3_part3.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/lab3_part3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segments_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/lab3_part3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Seven_Segments_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jeffj/Downloads/lab3_part3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SevenSegments2digits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/lab3_part3.sim/sim_1/behav/xsim'
"xelab -wto 8228e137edda42fe84dde53834b632b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seven_Segments_tb_behav xil_defaultlib.Seven_Segments_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8228e137edda42fe84dde53834b632b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seven_Segments_tb_behav xil_defaultlib.Seven_Segments_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SevenSegments2digits [sevensegments2digits_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_segments_tb
Built simulation snapshot Seven_Segments_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jeffj/OneDrive/Documents/University -notrace
couldn't read file "C:/Users/jeffj/OneDrive/Documents/University": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 13 02:20:33 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jeffj/OneDrive/Documents/University of Alberta/ECE 210 Lab/lab3_part3/lab3_part3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segments_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segments_tb} -tclbatch {Seven_Segments_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Seven_Segments_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/jeffj/Downloads/lab3_part3.vhd" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segments_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 02:23:10 2022...
