.include "macros.inc"

.section .rodata

.global _esc__2_stringBase0_3
_esc__2_stringBase0_3:
	.incbin "baserom.dol", 0x2CE938, 0x28

.if 0

.section .text

.global add_tweaks__22_esc__2_unnamed_esc__2_xCounter_cpp_esc__2_FR9_xCounter
add_tweaks__22_esc__2_unnamed_esc__2_xCounter_cpp_esc__2_FR9_xCounter:
/* 8001C1F0 00018FF0  4E 80 00 20 */	blr 

.global xCounterInit__Fv
xCounterInit__Fv:
/* 8001C1F4 00018FF4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C1F8 00018FF8  7C 08 02 A6 */	mflr r0
/* 8001C1FC 00018FFC  3C 60 80 2D */	lis r3, _esc__2_stringBase0_3@ha
/* 8001C200 00019000  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C204 00019004  38 63 19 38 */	addi r3, r3, _esc__2_stringBase0_3@l
/* 8001C208 00019008  4B FF 24 A5 */	bl xDebugRemoveTweak__FPCc
/* 8001C20C 0001900C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C210 00019010  7C 08 03 A6 */	mtlr r0
/* 8001C214 00019014  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C218 00019018  4E 80 00 20 */	blr 

.global xCounterInit__FPvPv
xCounterInit__FPvPv:
/* 8001C21C 0001901C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C220 00019020  7C 08 02 A6 */	mflr r0
/* 8001C224 00019024  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C228 00019028  48 00 00 15 */	bl xCounterInit__FP5xBaseP13xCounterAsset
/* 8001C22C 0001902C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C230 00019030  7C 08 03 A6 */	mtlr r0
/* 8001C234 00019034  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C238 00019038  4E 80 00 20 */	blr 

.global xCounterInit__FP5xBaseP13xCounterAsset
xCounterInit__FP5xBaseP13xCounterAsset:
/* 8001C23C 0001903C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C240 00019040  7C 08 02 A6 */	mflr r0
/* 8001C244 00019044  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C248 00019048  BF C1 00 08 */	stmw r30, 8(r1)
/* 8001C24C 0001904C  7C 9E 23 78 */	mr r30, r4
/* 8001C250 00019050  7C 7F 1B 78 */	mr r31, r3
/* 8001C254 00019054  4B FF 02 4D */	bl xBaseInit__FP5xBasePC10xBaseAsset
/* 8001C258 00019058  3C 60 80 02 */	lis r3, xCounterEventCB__FP5xBaseP5xBaseUiPCfP5xBaseUi@ha
/* 8001C25C 0001905C  38 03 C3 B0 */	addi r0, r3, xCounterEventCB__FP5xBaseP5xBaseUiPCfP5xBaseUi@l
/* 8001C260 00019060  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8001C264 00019064  93 DF 00 10 */	stw r30, 0x10(r31)
/* 8001C268 00019068  88 1F 00 05 */	lbz r0, 5(r31)
/* 8001C26C 0001906C  28 00 00 00 */	cmplwi r0, 0
/* 8001C270 00019070  41 82 00 14 */	beq lbl_8001C284
/* 8001C274 00019074  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 8001C278 00019078  38 03 00 0C */	addi r0, r3, 0xc
/* 8001C27C 0001907C  90 1F 00 08 */	stw r0, 8(r31)
/* 8001C280 00019080  48 00 00 0C */	b lbl_8001C28C
lbl_8001C284:
/* 8001C284 00019084  38 00 00 00 */	li r0, 0
/* 8001C288 00019088  90 1F 00 08 */	stw r0, 8(r31)
lbl_8001C28C:
/* 8001C28C 0001908C  38 00 00 00 */	li r0, 0
/* 8001C290 00019090  7F E3 FB 78 */	mr r3, r31
/* 8001C294 00019094  98 1F 00 16 */	stb r0, 0x16(r31)
/* 8001C298 00019098  A8 1E 00 08 */	lha r0, 8(r30)
/* 8001C29C 0001909C  B0 1F 00 14 */	sth r0, 0x14(r31)
/* 8001C2A0 000190A0  4B FF FF 51 */	bl add_tweaks__22_esc__2_unnamed_esc__2_xCounter_cpp_esc__2_FR9_xCounter
/* 8001C2A4 000190A4  BB C1 00 08 */	lmw r30, 8(r1)
/* 8001C2A8 000190A8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C2AC 000190AC  7C 08 03 A6 */	mtlr r0
/* 8001C2B0 000190B0  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C2B4 000190B4  4E 80 00 20 */	blr 

.global xCounterReset__FP5xBase
xCounterReset__FP5xBase:
/* 8001C2B8 000190B8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C2BC 000190BC  7C 08 02 A6 */	mflr r0
/* 8001C2C0 000190C0  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C2C4 000190C4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8001C2C8 000190C8  7C 7F 1B 78 */	mr r31, r3
/* 8001C2CC 000190CC  80 83 00 10 */	lwz r4, 0x10(r3)
/* 8001C2D0 000190D0  4B FF 01 D1 */	bl xBaseInit__FP5xBasePC10xBaseAsset
/* 8001C2D4 000190D4  88 1F 00 05 */	lbz r0, 5(r31)
/* 8001C2D8 000190D8  28 00 00 00 */	cmplwi r0, 0
/* 8001C2DC 000190DC  41 82 00 14 */	beq lbl_8001C2F0
/* 8001C2E0 000190E0  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 8001C2E4 000190E4  38 03 00 0C */	addi r0, r3, 0xc
/* 8001C2E8 000190E8  90 1F 00 08 */	stw r0, 8(r31)
/* 8001C2EC 000190EC  48 00 00 0C */	b lbl_8001C2F8
lbl_8001C2F0:
/* 8001C2F0 000190F0  38 00 00 00 */	li r0, 0
/* 8001C2F4 000190F4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8001C2F8:
/* 8001C2F8 000190F8  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 8001C2FC 000190FC  38 00 00 00 */	li r0, 0
/* 8001C300 00019100  A8 63 00 08 */	lha r3, 8(r3)
/* 8001C304 00019104  B0 7F 00 14 */	sth r3, 0x14(r31)
/* 8001C308 00019108  98 1F 00 16 */	stb r0, 0x16(r31)
/* 8001C30C 0001910C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8001C310 00019110  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C314 00019114  7C 08 03 A6 */	mtlr r0
/* 8001C318 00019118  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C31C 0001911C  4E 80 00 20 */	blr 

.global xCounterSave__FP9_xCounterP7xSerial
xCounterSave__FP9_xCounterP7xSerial:
/* 8001C320 00019120  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C324 00019124  7C 08 02 A6 */	mflr r0
/* 8001C328 00019128  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C32C 0001912C  BF C1 00 08 */	stmw r30, 8(r1)
/* 8001C330 00019130  7C 7E 1B 78 */	mr r30, r3
/* 8001C334 00019134  7C 9F 23 78 */	mr r31, r4
/* 8001C338 00019138  4B FF 01 C5 */	bl xBaseSave__FP5xBaseP7xSerial
/* 8001C33C 0001913C  88 9E 00 16 */	lbz r4, 0x16(r30)
/* 8001C340 00019140  7F E3 FB 78 */	mr r3, r31
/* 8001C344 00019144  48 04 34 2D */	bl Write__7xSerialFUc
/* 8001C348 00019148  A8 9E 00 14 */	lha r4, 0x14(r30)
/* 8001C34C 0001914C  7F E3 FB 78 */	mr r3, r31
/* 8001C350 00019150  48 04 34 51 */	bl Write__7xSerialFs
/* 8001C354 00019154  BB C1 00 08 */	lmw r30, 8(r1)
/* 8001C358 00019158  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C35C 0001915C  7C 08 03 A6 */	mtlr r0
/* 8001C360 00019160  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C364 00019164  4E 80 00 20 */	blr 

.global xCounterLoad__FP9_xCounterP7xSerial
xCounterLoad__FP9_xCounterP7xSerial:
/* 8001C368 00019168  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C36C 0001916C  7C 08 02 A6 */	mflr r0
/* 8001C370 00019170  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C374 00019174  BF C1 00 08 */	stmw r30, 8(r1)
/* 8001C378 00019178  7C 7E 1B 78 */	mr r30, r3
/* 8001C37C 0001917C  7C 9F 23 78 */	mr r31, r4
/* 8001C380 00019180  4B FF 01 D9 */	bl xBaseLoad__FP5xBaseP7xSerial
/* 8001C384 00019184  7F E3 FB 78 */	mr r3, r31
/* 8001C388 00019188  38 9E 00 16 */	addi r4, r30, 0x16
/* 8001C38C 0001918C  48 04 36 4D */	bl Read__7xSerialFPUc
/* 8001C390 00019190  7F E3 FB 78 */	mr r3, r31
/* 8001C394 00019194  38 9E 00 14 */	addi r4, r30, 0x14
/* 8001C398 00019198  48 04 36 69 */	bl Read__7xSerialFPs
/* 8001C39C 0001919C  BB C1 00 08 */	lmw r30, 8(r1)
/* 8001C3A0 000191A0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C3A4 000191A4  7C 08 03 A6 */	mtlr r0
/* 8001C3A8 000191A8  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C3AC 000191AC  4E 80 00 20 */	blr 

.global xCounterEventCB__FP5xBaseP5xBaseUiPCfP5xBaseUi
xCounterEventCB__FP5xBaseP5xBaseUiPCfP5xBaseUi:
/* 8001C3B0 000191B0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C3B4 000191B4  7C 08 02 A6 */	mflr r0
/* 8001C3B8 000191B8  2C 05 00 14 */	cmpwi r5, 0x14
/* 8001C3BC 000191BC  7C 83 23 78 */	mr r3, r4
/* 8001C3C0 000191C0  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C3C4 000191C4  41 82 00 E8 */	beq lbl_8001C4AC
/* 8001C3C8 000191C8  40 80 00 28 */	bge lbl_8001C3F0
/* 8001C3CC 000191CC  2C 05 00 0B */	cmpwi r5, 0xb
/* 8001C3D0 000191D0  41 82 00 78 */	beq lbl_8001C448
/* 8001C3D4 000191D4  40 80 00 10 */	bge lbl_8001C3E4
/* 8001C3D8 000191D8  2C 05 00 0A */	cmpwi r5, 0xa
/* 8001C3DC 000191DC  40 80 00 B8 */	bge lbl_8001C494
/* 8001C3E0 000191E0  48 00 01 24 */	b lbl_8001C504
lbl_8001C3E4:
/* 8001C3E4 000191E4  2C 05 00 0D */	cmpwi r5, 0xd
/* 8001C3E8 000191E8  40 80 01 1C */	bge lbl_8001C504
/* 8001C3EC 000191EC  48 00 00 10 */	b lbl_8001C3FC
lbl_8001C3F0:
/* 8001C3F0 000191F0  2C 05 02 1C */	cmpwi r5, 0x21c
/* 8001C3F4 000191F4  41 82 00 CC */	beq lbl_8001C4C0
/* 8001C3F8 000191F8  48 00 01 0C */	b lbl_8001C504
lbl_8001C3FC:
/* 8001C3FC 000191FC  88 03 00 16 */	lbz r0, 0x16(r3)
/* 8001C400 00019200  28 00 00 01 */	cmplwi r0, 1
/* 8001C404 00019204  41 82 01 38 */	beq lbl_8001C53C
/* 8001C408 00019208  A8 A3 00 14 */	lha r5, 0x14(r3)
/* 8001C40C 0001920C  38 05 FF FF */	addi r0, r5, -1
/* 8001C410 00019210  B0 03 00 14 */	sth r0, 0x14(r3)
/* 8001C414 00019214  A8 A3 00 14 */	lha r5, 0x14(r3)
/* 8001C418 00019218  7C A0 07 35 */	extsh. r0, r5
/* 8001C41C 0001921C  41 81 00 10 */	bgt lbl_8001C42C
/* 8001C420 00019220  38 A0 00 14 */	li r5, 0x14
/* 8001C424 00019224  48 00 01 29 */	bl zEntEvent__FP5xBaseP5xBaseUi
/* 8001C428 00019228  48 00 01 14 */	b lbl_8001C53C
lbl_8001C42C:
/* 8001C42C 0001922C  7C A0 07 35 */	extsh. r0, r5
/* 8001C430 00019230  40 81 01 0C */	ble lbl_8001C53C
/* 8001C434 00019234  2C 05 00 14 */	cmpwi r5, 0x14
/* 8001C438 00019238  41 81 01 04 */	bgt lbl_8001C53C
/* 8001C43C 0001923C  38 A5 01 91 */	addi r5, r5, 0x191
/* 8001C440 00019240  48 00 01 0D */	bl zEntEvent__FP5xBaseP5xBaseUi
/* 8001C444 00019244  48 00 00 F8 */	b lbl_8001C53C
lbl_8001C448:
/* 8001C448 00019248  88 03 00 16 */	lbz r0, 0x16(r3)
/* 8001C44C 0001924C  28 00 00 01 */	cmplwi r0, 1
/* 8001C450 00019250  41 82 00 EC */	beq lbl_8001C53C
/* 8001C454 00019254  A8 A3 00 14 */	lha r5, 0x14(r3)
/* 8001C458 00019258  38 05 00 01 */	addi r0, r5, 1
/* 8001C45C 0001925C  B0 03 00 14 */	sth r0, 0x14(r3)
/* 8001C460 00019260  A8 A3 00 14 */	lha r5, 0x14(r3)
/* 8001C464 00019264  7C A0 07 35 */	extsh. r0, r5
/* 8001C468 00019268  41 81 00 10 */	bgt lbl_8001C478
/* 8001C46C 0001926C  38 A0 00 14 */	li r5, 0x14
/* 8001C470 00019270  48 00 00 DD */	bl zEntEvent__FP5xBaseP5xBaseUi
/* 8001C474 00019274  48 00 00 C8 */	b lbl_8001C53C
lbl_8001C478:
/* 8001C478 00019278  7C A0 07 35 */	extsh. r0, r5
/* 8001C47C 0001927C  40 81 00 C0 */	ble lbl_8001C53C
/* 8001C480 00019280  2C 05 00 14 */	cmpwi r5, 0x14
/* 8001C484 00019284  41 81 00 B8 */	bgt lbl_8001C53C
/* 8001C488 00019288  38 A5 01 91 */	addi r5, r5, 0x191
/* 8001C48C 0001928C  48 00 00 C1 */	bl zEntEvent__FP5xBaseP5xBaseUi
/* 8001C490 00019290  48 00 00 AC */	b lbl_8001C53C
lbl_8001C494:
/* 8001C494 00019294  38 00 00 00 */	li r0, 0
/* 8001C498 00019298  98 03 00 16 */	stb r0, 0x16(r3)
/* 8001C49C 0001929C  80 83 00 10 */	lwz r4, 0x10(r3)
/* 8001C4A0 000192A0  A8 04 00 08 */	lha r0, 8(r4)
/* 8001C4A4 000192A4  B0 03 00 14 */	sth r0, 0x14(r3)
/* 8001C4A8 000192A8  48 00 00 94 */	b lbl_8001C53C
lbl_8001C4AC:
/* 8001C4AC 000192AC  38 80 00 00 */	li r4, 0
/* 8001C4B0 000192B0  38 00 00 01 */	li r0, 1
/* 8001C4B4 000192B4  B0 83 00 14 */	sth r4, 0x14(r3)
/* 8001C4B8 000192B8  98 03 00 16 */	stb r0, 0x16(r3)
/* 8001C4BC 000192BC  48 00 00 80 */	b lbl_8001C53C
lbl_8001C4C0:
/* 8001C4C0 000192C0  88 03 00 16 */	lbz r0, 0x16(r3)
/* 8001C4C4 000192C4  28 00 00 01 */	cmplwi r0, 1
/* 8001C4C8 000192C8  41 82 00 74 */	beq lbl_8001C53C
/* 8001C4CC 000192CC  28 07 00 00 */	cmplwi r7, 0
/* 8001C4D0 000192D0  41 82 00 1C */	beq lbl_8001C4EC
/* 8001C4D4 000192D4  88 07 00 04 */	lbz r0, 4(r7)
/* 8001C4D8 000192D8  28 00 00 16 */	cmplwi r0, 0x16
/* 8001C4DC 000192DC  40 82 00 10 */	bne lbl_8001C4EC
/* 8001C4E0 000192E0  A8 07 00 14 */	lha r0, 0x14(r7)
/* 8001C4E4 000192E4  B0 03 00 14 */	sth r0, 0x14(r3)
/* 8001C4E8 000192E8  48 00 00 54 */	b lbl_8001C53C
lbl_8001C4EC:
/* 8001C4EC 000192EC  C0 06 00 00 */	lfs f0, 0(r6)
/* 8001C4F0 000192F0  FC 00 00 1E */	fctiwz f0, f0
/* 8001C4F4 000192F4  D8 01 00 08 */	stfd f0, 8(r1)
/* 8001C4F8 000192F8  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8001C4FC 000192FC  B0 03 00 14 */	sth r0, 0x14(r3)
/* 8001C500 00019300  48 00 00 3C */	b lbl_8001C53C
lbl_8001C504:
/* 8001C504 00019304  88 03 00 16 */	lbz r0, 0x16(r3)
/* 8001C508 00019308  28 00 00 01 */	cmplwi r0, 1
/* 8001C50C 0001930C  41 82 00 30 */	beq lbl_8001C53C
/* 8001C510 00019310  28 05 01 92 */	cmplwi r5, 0x192
/* 8001C514 00019314  41 80 00 18 */	blt lbl_8001C52C
/* 8001C518 00019318  28 05 01 A5 */	cmplwi r5, 0x1a5
/* 8001C51C 0001931C  41 81 00 10 */	bgt lbl_8001C52C
/* 8001C520 00019320  38 05 FE 6F */	addi r0, r5, -401
/* 8001C524 00019324  B0 03 00 14 */	sth r0, 0x14(r3)
/* 8001C528 00019328  48 00 00 14 */	b lbl_8001C53C
lbl_8001C52C:
/* 8001C52C 0001932C  28 05 02 A0 */	cmplwi r5, 0x2a0
/* 8001C530 00019330  40 82 00 0C */	bne lbl_8001C53C
/* 8001C534 00019334  38 00 00 00 */	li r0, 0
/* 8001C538 00019338  B0 03 00 14 */	sth r0, 0x14(r3)
lbl_8001C53C:
/* 8001C53C 0001933C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C540 00019340  7C 08 03 A6 */	mtlr r0
/* 8001C544 00019344  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C548 00019348  4E 80 00 20 */	blr 

.global zEntEvent__FP5xBaseP5xBaseUi
zEntEvent__FP5xBaseP5xBaseUi:
/* 8001C54C 0001934C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001C550 00019350  7C 08 02 A6 */	mflr r0
/* 8001C554 00019354  7C A6 2B 78 */	mr r6, r5
/* 8001C558 00019358  7C 85 23 78 */	mr r5, r4
/* 8001C55C 0001935C  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001C560 00019360  38 80 00 00 */	li r4, 0
/* 8001C564 00019364  38 E0 00 00 */	li r7, 0
/* 8001C568 00019368  39 00 00 00 */	li r8, 0
/* 8001C56C 0001936C  39 20 00 00 */	li r9, 0
/* 8001C570 00019370  39 40 00 01 */	li r10, 1
/* 8001C574 00019374  48 01 29 D1 */	bl zEntEvent__FP5xBaseUiP5xBaseUiPCfP5xBaseUi10ForceEvent
/* 8001C578 00019378  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C57C 0001937C  7C 08 03 A6 */	mtlr r0
/* 8001C580 00019380  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C584 00019384  4E 80 00 20 */	blr 

.global reset_flags__Q28xtextbox3jotFv
reset_flags__Q28xtextbox3jotFv:
/* 8001C588 00019388  38 00 00 00 */	li r0, 0
/* 8001C58C 0001938C  B0 03 00 08 */	sth r0, 8(r3)
/* 8001C590 00019390  4E 80 00 20 */	blr 

.endif

