Time resolution is 1 ps
XilinxAXIVIP: Found at Path: rhd_axi_tb_wrapper_tb.DUT.rhd_axi_tb_i.axi_vip_0.inst
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000022222222 actual   = 0x0000000000000000000000000000000000000000000000000000000022222222
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000040 actual   = 0x0000000000000000000000000000000000000000000000000000000000000040
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000015 actual   = 0x0000000000000000000000000000000000000000000000000000000000000015
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000000 actual   = 0x0000000000000000000000000000000000000000000000000000000000000000
Executing Axi4 End Of Simulation checks
$finish called at time : 6509392375 ps : File "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_axi_tb_wrapper_tb.sv" Line 95
