{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 13:45:32 2016 " "Info: Processing started: Wed Jul 20 13:45:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 62 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "OneHzModCLK " "Info: Detected ripple clock \"OneHzModCLK\" as buffer" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TenHzModCLK " "Info: Detected ripple clock \"TenHzModCLK\" as buffer" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TenHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register mod1_counter\[6\] register OneHzModCLK 248.32 MHz 4.027 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 248.32 MHz between source register \"mod1_counter\[6\]\" and destination register \"OneHzModCLK\" (period= 4.027 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.535 ns + Longest register register " "Info: + Longest register to register delay is 2.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod1_counter\[6\] 1 REG LCFF_X34_Y10_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y10_N21; Fanout = 3; REG Node = 'mod1_counter\[6\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod1_counter[6] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.398 ns) 1.523 ns Equal1~5 2 COMB LCCOMB_X33_Y9_N8 3 " "Info: 2: + IC(1.125 ns) + CELL(0.398 ns) = 1.523 ns; Loc. = LCCOMB_X33_Y9_N8; Fanout = 3; COMB Node = 'Equal1~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { mod1_counter[6] Equal1~5 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.438 ns) 2.451 ns OneHzModCLK~1 3 COMB LCCOMB_X33_Y9_N12 1 " "Info: 3: + IC(0.490 ns) + CELL(0.438 ns) = 2.451 ns; Loc. = LCCOMB_X33_Y9_N12; Fanout = 1; COMB Node = 'OneHzModCLK~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Equal1~5 OneHzModCLK~1 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.535 ns OneHzModCLK 4 REG LCFF_X33_Y9_N13 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.535 ns; Loc. = LCFF_X33_Y9_N13; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OneHzModCLK~1 OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.920 ns ( 36.29 % ) " "Info: Total cell delay = 0.920 ns ( 36.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 63.71 % ) " "Info: Total interconnect delay = 1.615 ns ( 63.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { mod1_counter[6] Equal1~5 OneHzModCLK~1 OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { mod1_counter[6] {} Equal1~5 {} OneHzModCLK~1 {} OneHzModCLK {} } { 0.000ns 1.125ns 0.490ns 0.000ns } { 0.000ns 0.398ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.278 ns - Smallest " "Info: - Smallest clock skew is -1.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 5.121 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 5.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.787 ns) 3.606 ns TenHzModCLK 2 REG LCFF_X32_Y12_N9 8 " "Info: 2: + IC(1.820 ns) + CELL(0.787 ns) = 3.606 ns; Loc. = LCFF_X32_Y12_N9; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.537 ns) 5.121 ns OneHzModCLK 3 REG LCFF_X33_Y9_N13 3 " "Info: 3: + IC(0.978 ns) + CELL(0.537 ns) = 5.121 ns; Loc. = LCFF_X33_Y9_N13; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 45.36 % ) " "Info: Total cell delay = 2.323 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.798 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.820ns 0.978ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 6.399 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 6.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.787 ns) 3.606 ns TenHzModCLK 2 REG LCFF_X32_Y12_N9 8 " "Info: 2: + IC(1.820 ns) + CELL(0.787 ns) = 3.606 ns; Loc. = LCFF_X32_Y12_N9; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.000 ns) 4.879 ns TenHzModCLK~clkctrl 3 COMB CLKCTRL_G12 25 " "Info: 3: + IC(1.273 ns) + CELL(0.000 ns) = 4.879 ns; Loc. = CLKCTRL_G12; Fanout = 25; COMB Node = 'TenHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { TenHzModCLK TenHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.537 ns) 6.399 ns mod1_counter\[6\] 4 REG LCFF_X34_Y10_N21 3 " "Info: 4: + IC(0.983 ns) + CELL(0.537 ns) = 6.399 ns; Loc. = LCFF_X34_Y10_N21; Fanout = 3; REG Node = 'mod1_counter\[6\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { TenHzModCLK~clkctrl mod1_counter[6] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.30 % ) " "Info: Total cell delay = 2.323 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.076 ns ( 63.70 % ) " "Info: Total interconnect delay = 4.076 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod1_counter[6] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.399 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod1_counter[6] {} } { 0.000ns 0.000ns 1.820ns 1.273ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.820ns 0.978ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod1_counter[6] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.399 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod1_counter[6] {} } { 0.000ns 0.000ns 1.820ns 1.273ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 92 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { mod1_counter[6] Equal1~5 OneHzModCLK~1 OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { mod1_counter[6] {} Equal1~5 {} OneHzModCLK~1 {} OneHzModCLK {} } { 0.000ns 1.125ns 0.490ns 0.000ns } { 0.000ns 0.398ns 0.438ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.820ns 0.978ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod1_counter[6] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.399 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod1_counter[6] {} } { 0.000ns 0.000ns 1.820ns 1.273ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "waitWE\[0\] sw\[17\] clock_50 1.407 ns register " "Info: tsu for register \"waitWE\[0\]\" (data pin = \"sw\[17\]\", clock pin = \"clock_50\") is 1.407 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.771 ns + Longest pin register " "Info: + Longest pin to register delay is 9.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[17\] 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'sw\[17\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[17] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.581 ns) + CELL(0.275 ns) 6.708 ns SeqLogic~13 2 COMB LCCOMB_X32_Y12_N26 1 " "Info: 2: + IC(5.581 ns) + CELL(0.275 ns) = 6.708 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 1; COMB Node = 'SeqLogic~13'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { sw[17] SeqLogic~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 7.824 ns SeqLogic~14 3 COMB LCCOMB_X31_Y12_N22 4 " "Info: 3: + IC(0.696 ns) + CELL(0.420 ns) = 7.824 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 4; COMB Node = 'SeqLogic~14'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { SeqLogic~13 SeqLogic~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.150 ns) 9.687 ns waitWE~6 4 COMB LCCOMB_X2_Y16_N24 1 " "Info: 4: + IC(1.713 ns) + CELL(0.150 ns) = 9.687 ns; Loc. = LCCOMB_X2_Y16_N24; Fanout = 1; COMB Node = 'waitWE~6'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { SeqLogic~14 waitWE~6 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.771 ns waitWE\[0\] 5 REG LCFF_X2_Y16_N25 11 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.771 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 11; REG Node = 'waitWE\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { waitWE~6 waitWE[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.781 ns ( 18.23 % ) " "Info: Total cell delay = 1.781 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.990 ns ( 81.77 % ) " "Info: Total interconnect delay = 7.990 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.771 ns" { sw[17] SeqLogic~13 SeqLogic~14 waitWE~6 waitWE[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.771 ns" { sw[17] {} sw[17]~combout {} SeqLogic~13 {} SeqLogic~14 {} waitWE~6 {} waitWE[0] {} } { 0.000ns 0.000ns 5.581ns 0.696ns 1.713ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 8.328 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to destination register is 8.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.787 ns) 3.606 ns TenHzModCLK 2 REG LCFF_X32_Y12_N9 8 " "Info: 2: + IC(1.820 ns) + CELL(0.787 ns) = 3.606 ns; Loc. = LCFF_X32_Y12_N9; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.787 ns) 5.371 ns OneHzModCLK 3 REG LCFF_X33_Y9_N13 3 " "Info: 3: + IC(0.978 ns) + CELL(0.787 ns) = 5.371 ns; Loc. = LCFF_X33_Y9_N13; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 6.763 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G15 18 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G15; Fanout = 18; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 8.328 ns waitWE\[0\] 5 REG LCFF_X2_Y16_N25 11 " "Info: 5: + IC(1.028 ns) + CELL(0.537 ns) = 8.328 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 11; REG Node = 'waitWE\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { OneHzModCLK~clkctrl waitWE[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.34 % ) " "Info: Total cell delay = 3.110 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.218 ns ( 62.66 % ) " "Info: Total interconnect delay = 5.218 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.328 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl waitWE[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.328 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} waitWE[0] {} } { 0.000ns 0.000ns 1.820ns 0.978ns 1.392ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.771 ns" { sw[17] SeqLogic~13 SeqLogic~14 waitWE~6 waitWE[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.771 ns" { sw[17] {} sw[17]~combout {} SeqLogic~13 {} SeqLogic~14 {} waitWE~6 {} waitWE[0] {} } { 0.000ns 0.000ns 5.581ns 0.696ns 1.713ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.328 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl waitWE[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.328 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} waitWE[0] {} } { 0.000ns 0.000ns 1.820ns 0.978ns 1.392ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 ledr\[0\] state.STATE2 15.469 ns register " "Info: tco from clock \"clock_50\" to destination pin \"ledr\[0\]\" through register \"state.STATE2\" is 15.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 8.327 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 8.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.787 ns) 3.606 ns TenHzModCLK 2 REG LCFF_X32_Y12_N9 8 " "Info: 2: + IC(1.820 ns) + CELL(0.787 ns) = 3.606 ns; Loc. = LCFF_X32_Y12_N9; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.787 ns) 5.371 ns OneHzModCLK 3 REG LCFF_X33_Y9_N13 3 " "Info: 3: + IC(0.978 ns) + CELL(0.787 ns) = 5.371 ns; Loc. = LCFF_X33_Y9_N13; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 6.763 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G15 18 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G15; Fanout = 18; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 8.327 ns state.STATE2 5 REG LCFF_X31_Y12_N5 7 " "Info: 5: + IC(1.027 ns) + CELL(0.537 ns) = 8.327 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 7; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.35 % ) " "Info: Total cell delay = 3.110 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.217 ns ( 62.65 % ) " "Info: Total interconnect delay = 5.217 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.327 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.327 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE2 {} } { 0.000ns 0.000ns 1.820ns 0.978ns 1.392ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.892 ns + Longest register pin " "Info: + Longest register to pin delay is 6.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.STATE2 1 REG LCFF_X31_Y12_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 7; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.STATE2 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns WideOr0~0 2 COMB LCCOMB_X31_Y12_N6 8 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X31_Y12_N6; Fanout = 8; COMB Node = 'WideOr0~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { state.STATE2 WideOr0~0 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.419 ns) 2.022 ns Selector11~0 3 COMB LCCOMB_X33_Y9_N28 1 " "Info: 3: + IC(1.004 ns) + CELL(0.419 ns) = 2.022 ns; Loc. = LCCOMB_X33_Y9_N28; Fanout = 1; COMB Node = 'Selector11~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { WideOr0~0 Selector11~0 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(2.818 ns) 6.892 ns ledr\[0\] 4 PIN PIN_AE23 0 " "Info: 4: + IC(2.052 ns) + CELL(2.818 ns) = 6.892 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ledr\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { Selector11~0 ledr[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 50.96 % ) " "Info: Total cell delay = 3.512 ns ( 50.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 49.04 % ) " "Info: Total interconnect delay = 3.380 ns ( 49.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { state.STATE2 WideOr0~0 Selector11~0 ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { state.STATE2 {} WideOr0~0 {} Selector11~0 {} ledr[0] {} } { 0.000ns 0.324ns 1.004ns 2.052ns } { 0.000ns 0.275ns 0.419ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.327 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.327 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE2 {} } { 0.000ns 0.000ns 1.820ns 0.978ns 1.392ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { state.STATE2 WideOr0~0 Selector11~0 ledr[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { state.STATE2 {} WideOr0~0 {} Selector11~0 {} ledr[0] {} } { 0.000ns 0.324ns 1.004ns 2.052ns } { 0.000ns 0.275ns 0.419ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[15\] ledg\[7\] 12.850 ns Longest " "Info: Longest tpd from source pin \"sw\[15\]\" to destination pin \"ledg\[7\]\" is 12.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw\[15\] 1 PIN PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'sw\[15\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[15] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.578 ns) + CELL(0.371 ns) 6.781 ns FSM~3 2 COMB LCCOMB_X32_Y12_N22 3 " "Info: 2: + IC(5.578 ns) + CELL(0.371 ns) = 6.781 ns; Loc. = LCCOMB_X32_Y12_N22; Fanout = 3; COMB Node = 'FSM~3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { sw[15] FSM~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.187 ns Selector13~2 3 COMB LCCOMB_X32_Y12_N18 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 7.187 ns; Loc. = LCCOMB_X32_Y12_N18; Fanout = 1; COMB Node = 'Selector13~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FSM~3 Selector13~2 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.905 ns) + CELL(2.758 ns) 12.850 ns ledg\[7\] 4 PIN PIN_Y18 0 " "Info: 4: + IC(2.905 ns) + CELL(2.758 ns) = 12.850 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'ledg\[7\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { Selector13~2 ledg[7] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.111 ns ( 31.99 % ) " "Info: Total cell delay = 4.111 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.739 ns ( 68.01 % ) " "Info: Total interconnect delay = 8.739 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.850 ns" { sw[15] FSM~3 Selector13~2 ledg[7] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "12.850 ns" { sw[15] {} sw[15]~combout {} FSM~3 {} Selector13~2 {} ledg[7] {} } { 0.000ns 0.000ns 5.578ns 0.256ns 2.905ns } { 0.000ns 0.832ns 0.371ns 0.150ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.STATE3 sw\[16\] clock_50 1.143 ns register " "Info: th for register \"state.STATE3\" (data pin = \"sw\[16\]\", clock pin = \"clock_50\") is 1.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 8.327 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 8.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.787 ns) 3.606 ns TenHzModCLK 2 REG LCFF_X32_Y12_N9 8 " "Info: 2: + IC(1.820 ns) + CELL(0.787 ns) = 3.606 ns; Loc. = LCFF_X32_Y12_N9; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.787 ns) 5.371 ns OneHzModCLK 3 REG LCFF_X33_Y9_N13 3 " "Info: 3: + IC(0.978 ns) + CELL(0.787 ns) = 5.371 ns; Loc. = LCFF_X33_Y9_N13; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 6.763 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G15 18 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G15; Fanout = 18; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 8.327 ns state.STATE3 5 REG LCFF_X32_Y12_N15 7 " "Info: 5: + IC(1.027 ns) + CELL(0.537 ns) = 8.327 ns; Loc. = LCFF_X32_Y12_N15; Fanout = 7; REG Node = 'state.STATE3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { OneHzModCLK~clkctrl state.STATE3 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.35 % ) " "Info: Total cell delay = 3.110 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.217 ns ( 62.65 % ) " "Info: Total interconnect delay = 5.217 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.327 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.327 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE3 {} } { 0.000ns 0.000ns 1.820ns 0.978ns 1.392ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.450 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 PIN PIN_V1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 4; PIN Node = 'sw\[16\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.558 ns) + CELL(0.149 ns) 6.559 ns FSM~1 2 COMB LCCOMB_X32_Y12_N6 3 " "Info: 2: + IC(5.558 ns) + CELL(0.149 ns) = 6.559 ns; Loc. = LCCOMB_X32_Y12_N6; Fanout = 3; COMB Node = 'FSM~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { sw[16] FSM~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 6.965 ns Selector3~0 3 COMB LCCOMB_X32_Y12_N10 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X32_Y12_N10; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { FSM~1 Selector3~0 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 7.366 ns Selector3~1 4 COMB LCCOMB_X32_Y12_N14 1 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 7.366 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Selector3~0 Selector3~1 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.450 ns state.STATE3 5 REG LCFF_X32_Y12_N15 7 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.450 ns; Loc. = LCFF_X32_Y12_N15; Fanout = 7; REG Node = 'state.STATE3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~1 state.STATE3 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/124/lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 18.59 % ) " "Info: Total cell delay = 1.385 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.065 ns ( 81.41 % ) " "Info: Total interconnect delay = 6.065 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { sw[16] FSM~1 Selector3~0 Selector3~1 state.STATE3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { sw[16] {} sw[16]~combout {} FSM~1 {} Selector3~0 {} Selector3~1 {} state.STATE3 {} } { 0.000ns 0.000ns 5.558ns 0.256ns 0.251ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.327 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.327 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE3 {} } { 0.000ns 0.000ns 1.820ns 0.978ns 1.392ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { sw[16] FSM~1 Selector3~0 Selector3~1 state.STATE3 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { sw[16] {} sw[16]~combout {} FSM~1 {} Selector3~0 {} Selector3~1 {} state.STATE3 {} } { 0.000ns 0.000ns 5.558ns 0.256ns 0.251ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 13:45:33 2016 " "Info: Processing ended: Wed Jul 20 13:45:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
