<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cnn_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.495</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>114862</Best-caseLatency>
            <Average-caseLatency>114862</Average-caseLatency>
            <Worst-caseLatency>114862</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.149 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.149 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.149 ms</Worst-caseRealTimeLatency>
            <Interval-min>114863</Interval-min>
            <Interval-max>114863</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>163</BRAM_18K>
            <DSP>163</DSP>
            <FF>30831</FF>
            <LUT>38809</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>13</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>13</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>cnn_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_1_fu_429</InstName>
                    <ModuleName>conv2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>429</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187</InstName>
                            <ModuleName>conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>187</ID>
                            <BindInstances>empty_63_fu_832_p2 empty_65_fu_861_p2 empty_66_fu_321_p2 empty_68_fu_351_p2 empty_69_fu_520_p2 empty_70_fu_357_p2 empty_71_fu_544_p2 add_ln2795_fu_703_p2 p_mid1_fu_870_p2 p_mid19_fu_899_p2 p_mid111_fu_398_p2 p_mid115_fu_428_p2 p_mid119_fu_599_p2 p_mid121_fu_630_p2 add_ln2808_fu_461_p2 add_ln2816_fu_471_p2 add_ln2816_1_fu_492_p2 add_ln2808_1_fu_555_p2 add_ln2816_2_fu_564_p2 add_ln2816_3_fu_589_p2 add_ln2816_4_fu_647_p2 add_ln2816_5_fu_656_p2 add_ln2816_6_fu_660_p2 add_ln2816_7_fu_665_p2 add_ln2816_8_fu_670_p2 add_ln2827_fu_926_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln2793_fu_229_p2 empty_76_fu_430_p2 empty_78_fu_255_p2 empty_80_fu_277_p2 empty_81_fu_283_p2 empty_83_fu_305_p2 add_ln2817_2_fu_352_p2 empty_84_fu_311_p2 empty_86_fu_333_p2 add_ln2817_5_fu_366_p2 add_ln2817_4_fu_376_p2 add_ln2817_3_fu_386_p2 add_ln2817_1_fu_396_p2 add_ln2817_fu_406_p2 weight0_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_439</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_2872_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>439</ID>
                    <BindInstances>i_5_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_1_fu_445</InstName>
                    <ModuleName>maxpool2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>445</ID>
                    <BindInstances>empty_21_fu_294_p2 empty_23_fu_322_p2 empty_24_fu_346_p2 empty_26_fu_376_p2 empty_27_fu_382_p2 empty_29_fu_668_p2 empty_32_fu_703_p2 add_ln2848_1_fu_221_p2 add_ln2848_fu_395_p2 p_mid129_fu_443_p2 p_mid131_fu_478_p2 p_mid151_fu_515_p2 p_mid165_fu_732_p2 p_mid179_fu_774_p2 add_ln2850_fu_543_p2 p_mid18_fu_575_p2 p_mid110_fu_605_p2 p_mid112_fu_611_p2 p_mid114_fu_811_p2 p_mid118_fu_853_p2 add_ln2860_fu_869_p2 add_ln2860_1_fu_891_p2 add_ln2864_fu_926_p2 add_ln2852_fu_629_p2 add_ln2850_1_fu_236_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_fu_451</InstName>
                    <ModuleName>conv2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>451</ID>
                    <BindInstances>empty_88_fu_1677_p2 empty_89_fu_1080_p2 empty_91_fu_1102_p2 empty_94_fu_1130_p2 empty_97_fu_1158_p2 empty_99_fu_1186_p2 empty_101_fu_1208_p2 empty_102_fu_1682_p2 empty_104_fu_1703_p2 empty_105_fu_1709_p2 empty_107_fu_1730_p2 empty_109_fu_1757_p2 empty_111_fu_1779_p2 empty_114_fu_1807_p2 empty_115_fu_1813_p2 empty_117_fu_1835_p2 empty_119_fu_2776_p2 empty_121_fu_2798_p2 empty_122_fu_2804_p2 empty_124_fu_2826_p2 empty_125_fu_2832_p2 empty_127_fu_2854_p2 empty_128_fu_1847_p2 empty_130_fu_1877_p2 empty_131_fu_1883_p2 empty_132_fu_1909_p2 empty_133_fu_1238_p2 empty_134_fu_1244_p2 empty_135_fu_1280_p2 empty_136_fu_1915_p2 empty_137_fu_1941_p2 empty_138_fu_1947_p2 empty_139_fu_1973_p2 empty_140_fu_1979_p2 empty_141_fu_2005_p2 empty_142_fu_2863_p2 empty_143_fu_2889_p2 empty_144_fu_2895_p2 empty_145_fu_2921_p2 empty_146_fu_2927_p2 empty_147_fu_2953_p2 empty_148_fu_2959_p2 empty_149_fu_2985_p2 empty_150_fu_3569_p2 empty_151_fu_3594_p2 empty_152_fu_3600_p2 empty_153_fu_3625_p2 add_ln2793_20_fu_2991_p2 add_ln2793_fu_1298_p2 p_mid1152_fu_2028_p2 p_mid1154_fu_1346_p2 p_mid1156_fu_1368_p2 p_mid1160_fu_1396_p2 add_ln2793_1_fu_2040_p2 p_mid1164_fu_1432_p2 p_mid1168_fu_1460_p2 p_mid1170_fu_1482_p2 p_mid1172_fu_2050_p2 p_mid1174_fu_2071_p2 add_ln2793_2_fu_3001_p2 p_mid1176_fu_2084_p2 p_mid1178_fu_2105_p2 p_mid1182_fu_2132_p2 p_mid1184_fu_2154_p2 p_mid1188_fu_2182_p2 add_ln2793_3_fu_3011_p2 p_mid1190_fu_2195_p2 p_mid1192_fu_2217_p2 p_mid1196_fu_3042_p2 p_mid1198_fu_3064_p2 p_mid1200_fu_3070_p2 p_mid1202_fu_3092_p2 add_ln2793_4_fu_3631_p2 p_mid1204_fu_3105_p2 p_mid1206_fu_3127_p2 add_ln2793_5_fu_3641_p2 add_ln2793_6_fu_3651_p2 add_ln2793_7_fu_3665_p2 add_ln2793_8_fu_3679_p2 add_ln2793_9_fu_3689_p2 add_ln2793_10_fu_3703_p2 add_ln2793_11_fu_3147_p2 add_ln2793_12_fu_3161_p2 add_ln2793_13_fu_3185_p2 add_ln2793_14_fu_3195_p2 add_ln2793_15_fu_3209_p2 add_ln2793_16_fu_2244_p2 add_ln2793_17_fu_2254_p2 add_ln2793_18_fu_2268_p2 add_ln2793_19_fu_2292_p2 p_mid1226_fu_2354_p2 p_dup7_fu_1552_p2 p_mid1_fu_2413_p2 p_mid127_fu_2443_p2 p_mid129_fu_2456_p2 p_mid133_fu_2489_p2 p_mid135_fu_1596_p2 p_mid137_fu_1610_p2 p_mid139_fu_1654_p2 p_mid141_fu_2502_p2 p_mid143_fu_2528_p2 p_mid145_fu_2541_p2 p_mid147_fu_2567_p2 p_mid149_fu_2580_p2 p_mid151_fu_2606_p2 p_mid153_fu_3254_p2 p_mid155_fu_3280_p2 p_mid157_fu_3293_p2 p_mid159_fu_3319_p2 p_mid161_fu_3332_p2 p_mid163_fu_3358_p2 p_mid165_fu_3371_p2 p_mid167_fu_3397_p2 p_mid169_fu_3741_p2 p_mid171_fu_3766_p2 p_mid173_fu_3779_p2 p_mid175_fu_3804_p2 add_ln2808_fu_2643_p2 add_ln2819_fu_3415_p2 add_ln2819_1_fu_3424_p2 add_ln2808_2_fu_2667_p2 add_ln2819_2_fu_3438_p2 add_ln2819_3_fu_2684_p2 add_ln2819_4_fu_2694_p2 add_ln2819_5_fu_2704_p2 add_ln2819_6_fu_2714_p2 add_ln2819_7_fu_2724_p2 add_ln2819_8_fu_2734_p2 add_ln2819_9_fu_3456_p2 add_ln2819_10_fu_3465_p2 add_ln2819_11_fu_3474_p2 add_ln2819_12_fu_3483_p2 add_ln2819_13_fu_3492_p2 add_ln2819_14_fu_3501_p2 add_ln2819_15_fu_3510_p2 add_ln2819_16_fu_3519_p2 add_ln2819_17_fu_3528_p2 add_ln2819_18_fu_3830_p2 add_ln2819_19_fu_3840_p2 add_ln2819_20_fu_3850_p2 add_ln2819_21_fu_3860_p2 add_ln2819_22_fu_3870_p2 add_ln2819_23_fu_3880_p2 add_ln2819_24_fu_3890_p2 add_ln2819_25_fu_3900_p2 add_ln2819_26_fu_3910_p2 add_ln2819_27_fu_3920_p2 add_ln2819_28_fu_3930_p2 add_ln2819_29_fu_3940_p2 add_ln2819_30_fu_3950_p2 add_ln2819_31_fu_3959_p2 add_ln2819_32_fu_3968_p2 add_ln2819_33_fu_3977_p2 add_ln2819_34_fu_3986_p2 add_ln2819_35_fu_3995_p2 add_ln2827_fu_2744_p2 add_ln2795_fu_3537_p2 bias1_U weight1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_461</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_2872_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>461</ID>
                    <BindInstances>i_3_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_fu_467</InstName>
                    <ModuleName>maxpool2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>467</ID>
                    <BindInstances>empty_43_fu_247_p2 empty_44_fu_265_p2 empty_45_fu_289_p2 empty_47_fu_311_p2 empty_48_fu_317_p2 empty_50_fu_616_p2 empty_53_fu_651_p2 add_ln2848_2_fu_333_p2 add_ln2848_fu_345_p2 p_mid129_fu_395_p2 p_mid131_fu_421_p2 p_mid145_fu_451_p2 p_mid159_fu_680_p2 p_mid173_fu_722_p2 add_ln2850_fu_487_p2 p_mid18_fu_525_p2 p_mid110_fu_745_p2 p_mid112_fu_535_p2 p_mid114_fu_776_p2 p_mid118_fu_818_p2 add_ln2860_fu_834_p2 add_ln2860_2_fu_856_p2 add_ln2864_fu_891_p2 add_ln2852_fu_553_p2 add_ln2850_2_fu_559_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>473</ID>
                    <BindInstances>add_ln2835_fu_161_p2 i_fu_173_p2 mac_muladd_6ns_9ns_9ns_14_4_1_U72 mac_muladd_6ns_9ns_9ns_14_4_1_U72 j_1_fu_217_p2 weight2_U bias2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_483</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_2872_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>483</ID>
                    <BindInstances>i_2_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_2835_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>489</ID>
                    <BindInstances>i_7_fu_1062_p2 fmul_32ns_32ns_32_4_max_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U115 fmul_32ns_32ns_32_4_max_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U117 fmul_32ns_32ns_32_4_max_dsp_1_U118 fmul_32ns_32ns_32_4_max_dsp_1_U119 fmul_32ns_32ns_32_4_max_dsp_1_U120 fmul_32ns_32ns_32_4_max_dsp_1_U121 fmul_32ns_32ns_32_4_max_dsp_1_U122 fmul_32ns_32ns_32_4_max_dsp_1_U123 fmul_32ns_32ns_32_4_max_dsp_1_U124 fmul_32ns_32ns_32_4_max_dsp_1_U125 fmul_32ns_32ns_32_4_max_dsp_1_U126 fmul_32ns_32ns_32_4_max_dsp_1_U127 fadd_32ns_32ns_32_5_full_dsp_1_U94 fmul_32ns_32ns_32_4_max_dsp_1_U128 fadd_32ns_32ns_32_5_full_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U129 fadd_32ns_32ns_32_5_full_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U130 fadd_32ns_32ns_32_5_full_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U131 fadd_32ns_32ns_32_5_full_dsp_1_U98 fmul_32ns_32ns_32_4_max_dsp_1_U132 fadd_32ns_32ns_32_5_full_dsp_1_U99 fmul_32ns_32ns_32_4_max_dsp_1_U133 fadd_32ns_32ns_32_5_full_dsp_1_U100 fadd_32ns_32ns_32_5_full_dsp_1_U101 fadd_32ns_32ns_32_5_full_dsp_1_U102 fadd_32ns_32ns_32_5_full_dsp_1_U103 fadd_32ns_32ns_32_5_full_dsp_1_U104 fadd_32ns_32ns_32_5_full_dsp_1_U105 fadd_32ns_32ns_32_5_full_dsp_1_U106 fadd_32ns_32ns_32_5_full_dsp_1_U107 fadd_32ns_32ns_32_5_full_dsp_1_U108 fadd_32ns_32ns_32_5_full_dsp_1_U109 fadd_32ns_32ns_32_5_full_dsp_1_U110 fadd_32ns_32ns_32_5_full_dsp_1_U111 fadd_32ns_32ns_32_5_full_dsp_1_U112 fadd_32ns_32ns_32_5_full_dsp_1_U113 weight3_U bias3_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vla1_i_U vla42_i_U vla73_i_U vla104_i_U fcmp_32ns_32ns_1_2_no_dsp_1_U184 vla166_i_U x_assign_U x_assign_2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3</Name>
            <Loops>
                <VITIS_LOOP_2795_2_VITIS_LOOP_2797_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.495</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7117</Best-caseLatency>
                    <Average-caseLatency>7117</Average-caseLatency>
                    <Worst-caseLatency>7117</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7117</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2795_2_VITIS_LOOP_2797_3>
                        <Name>VITIS_LOOP_2795_2_VITIS_LOOP_2797_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>7115</Latency>
                        <AbsoluteTimeLatency>71.150 us</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2795_2_VITIS_LOOP_2797_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1917</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1681</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_832_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_65_fu_861_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_321_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_68_fu_351_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_69_fu_520_p2" SOURCE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_357_p2" SOURCE="" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_71_fu_544_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2795_fu_703_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="add_ln2795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_870_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid19_fu_899_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid111_fu_398_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_428_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid119_fu_599_p2" SOURCE="" URAM="0" VARIABLE="p_mid119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid121_fu_630_p2" SOURCE="" URAM="0" VARIABLE="p_mid121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2808_fu_461_p2" SOURCE="cnnlite_ip/src/cnn.c:2808" URAM="0" VARIABLE="add_ln2808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_fu_471_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_1_fu_492_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2808_1_fu_555_p2" SOURCE="cnnlite_ip/src/cnn.c:2808" URAM="0" VARIABLE="add_ln2808_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_2_fu_564_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_3_fu_589_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_4_fu_647_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_5_fu_656_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_6_fu_660_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_7_fu_665_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2816_8_fu_670_p2" SOURCE="cnnlite_ip/src/cnn.c:2816" URAM="0" VARIABLE="add_ln2816_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2827_fu_926_p2" SOURCE="cnnlite_ip/src/cnn.c:2827" URAM="0" VARIABLE="add_ln2827"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_1</Name>
            <Loops>
                <VITIS_LOOP_2793_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.495</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28485</Best-caseLatency>
                    <Average-caseLatency>28485</Average-caseLatency>
                    <Worst-caseLatency>28485</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.285 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.285 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28485</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2793_1>
                        <Name>VITIS_LOOP_2793_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>28484</Latency>
                        <AbsoluteTimeLatency>0.285 ms</AbsoluteTimeLatency>
                        <IterationLatency>7121</IterationLatency>
                        <PipelineDepth>7121</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187</Instance>
                        </InstanceList>
                    </VITIS_LOOP_2793_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <FF>2266</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2066</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_fu_229_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_76_fu_430_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_78_fu_255_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_80_fu_277_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_283_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_83_fu_305_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2817_2_fu_352_p2" SOURCE="cnnlite_ip/src/cnn.c:2817" URAM="0" VARIABLE="add_ln2817_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_311_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_86_fu_333_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2817_5_fu_366_p2" SOURCE="cnnlite_ip/src/cnn.c:2817" URAM="0" VARIABLE="add_ln2817_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2817_4_fu_376_p2" SOURCE="cnnlite_ip/src/cnn.c:2817" URAM="0" VARIABLE="add_ln2817_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2817_3_fu_386_p2" SOURCE="cnnlite_ip/src/cnn.c:2817" URAM="0" VARIABLE="add_ln2817_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2817_1_fu_396_p2" SOURCE="cnnlite_ip/src/cnn.c:2817" URAM="0" VARIABLE="add_ln2817_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2817_fu_406_p2" SOURCE="cnnlite_ip/src/cnn.c:2817" URAM="0" VARIABLE="add_ln2817"/>
                <BindNode BINDTYPE="storage" BRAM="10" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="weight0_0_U" SOURCE="" URAM="0" VARIABLE="weight0_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_2872_1</Name>
            <Loops>
                <VITIS_LOOP_2872_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3141</Best-caseLatency>
                    <Average-caseLatency>3141</Average-caseLatency>
                    <Worst-caseLatency>3141</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3141</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2872_1>
                        <Name>VITIS_LOOP_2872_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3136</TripCount>
                        <Latency>3139</Latency>
                        <AbsoluteTimeLatency>31.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2872_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>193</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2872_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_91_p2" SOURCE="cnnlite_ip/src/cnn.c:2872" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d_1</Name>
            <Loops>
                <VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>797</Best-caseLatency>
                    <Average-caseLatency>797</Average-caseLatency>
                    <Worst-caseLatency>797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>797</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3>
                        <Name>VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>795</Latency>
                        <AbsoluteTimeLatency>7.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>846</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_21_fu_294_p2" SOURCE="" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_23_fu_322_p2" SOURCE="" URAM="0" VARIABLE="empty_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_346_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_26_fu_376_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_382_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_29_fu_668_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_32_fu_703_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2848_1_fu_221_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="add_ln2848_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2848_fu_395_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="add_ln2848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid129_fu_443_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid131_fu_478_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid151_fu_515_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid165_fu_732_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid179_fu_774_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2850_fu_543_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="add_ln2850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_575_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid110_fu_605_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_611_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid114_fu_811_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid118_fu_853_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2860_fu_869_p2" SOURCE="cnnlite_ip/src/cnn.c:2860" URAM="0" VARIABLE="add_ln2860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2860_1_fu_891_p2" SOURCE="cnnlite_ip/src/cnn.c:2860" URAM="0" VARIABLE="add_ln2860_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2864_fu_926_p2" SOURCE="cnnlite_ip/src/cnn.c:2864" URAM="0" VARIABLE="add_ln2864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2852_fu_629_p2" SOURCE="cnnlite_ip/src/cnn.c:2852" URAM="0" VARIABLE="add_ln2852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2850_1_fu_236_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="add_ln2850_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d</Name>
            <Loops>
                <VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4931</Best-caseLatency>
                    <Average-caseLatency>4931</Average-caseLatency>
                    <Worst-caseLatency>4931</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4931</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3>
                        <Name>VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1568</TripCount>
                        <Latency>4929</Latency>
                        <AbsoluteTimeLatency>49.290 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>229</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <FF>9606</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7745</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_88_fu_1677_p2" SOURCE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_89_fu_1080_p2" SOURCE="" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_91_fu_1102_p2" SOURCE="" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_94_fu_1130_p2" SOURCE="" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_97_fu_1158_p2" SOURCE="" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_99_fu_1186_p2" SOURCE="" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_101_fu_1208_p2" SOURCE="" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_1682_p2" SOURCE="" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_104_fu_1703_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_1709_p2" SOURCE="" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_107_fu_1730_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_109_fu_1757_p2" SOURCE="" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_111_fu_1779_p2" SOURCE="" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_114_fu_1807_p2" SOURCE="" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_1813_p2" SOURCE="" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_117_fu_1835_p2" SOURCE="" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_119_fu_2776_p2" SOURCE="" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_121_fu_2798_p2" SOURCE="" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_2804_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_124_fu_2826_p2" SOURCE="" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_2832_p2" SOURCE="" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_127_fu_2854_p2" SOURCE="" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_1847_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_130_fu_1877_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_1883_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_132_fu_1909_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_133_fu_1238_p2" SOURCE="" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_1244_p2" SOURCE="" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_135_fu_1280_p2" SOURCE="" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_1915_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_137_fu_1941_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_1947_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_139_fu_1973_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_1979_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_141_fu_2005_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_2863_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_143_fu_2889_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_2895_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_145_fu_2921_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_2927_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_147_fu_2953_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_2959_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_149_fu_2985_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_3569_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_151_fu_3594_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_3600_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_153_fu_3625_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_20_fu_2991_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_fu_1298_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1152_fu_2028_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1154_fu_1346_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1156_fu_1368_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1160_fu_1396_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_1_fu_2040_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1164_fu_1432_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1168_fu_1460_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1170_fu_1482_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1172_fu_2050_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1174_fu_2071_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_2_fu_3001_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1176_fu_2084_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1178_fu_2105_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1182_fu_2132_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1184_fu_2154_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1188_fu_2182_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_3_fu_3011_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1190_fu_2195_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1192_fu_2217_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1196_fu_3042_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1198_fu_3064_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1200_fu_3070_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1202_fu_3092_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_4_fu_3631_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1204_fu_3105_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1206_fu_3127_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_5_fu_3641_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_6_fu_3651_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_7_fu_3665_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_8_fu_3679_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_9_fu_3689_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_10_fu_3703_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_11_fu_3147_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_12_fu_3161_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_13_fu_3185_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_14_fu_3195_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_15_fu_3209_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_16_fu_2244_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_17_fu_2254_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_18_fu_2268_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2793_19_fu_2292_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="add_ln2793_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1226_fu_2354_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid1226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_dup7_fu_1552_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_dup7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_2413_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid127_fu_2443_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid129_fu_2456_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid133_fu_2489_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid135_fu_1596_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid137_fu_1610_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid139_fu_1654_p2" SOURCE="cnnlite_ip/src/cnn.c:2793" URAM="0" VARIABLE="p_mid139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid141_fu_2502_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid143_fu_2528_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid145_fu_2541_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid147_fu_2567_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid149_fu_2580_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid151_fu_2606_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid153_fu_3254_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid155_fu_3280_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid157_fu_3293_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid159_fu_3319_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid161_fu_3332_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid163_fu_3358_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid165_fu_3371_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid167_fu_3397_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid169_fu_3741_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid171_fu_3766_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid173_fu_3779_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid175_fu_3804_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="p_mid175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2808_fu_2643_p2" SOURCE="cnnlite_ip/src/cnn.c:2808" URAM="0" VARIABLE="add_ln2808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_fu_3415_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_1_fu_3424_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2808_2_fu_2667_p2" SOURCE="cnnlite_ip/src/cnn.c:2808" URAM="0" VARIABLE="add_ln2808_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_2_fu_3438_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_3_fu_2684_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_4_fu_2694_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_5_fu_2704_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_6_fu_2714_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_7_fu_2724_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_8_fu_2734_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_9_fu_3456_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_10_fu_3465_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_11_fu_3474_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_12_fu_3483_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_13_fu_3492_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_14_fu_3501_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_15_fu_3510_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_16_fu_3519_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_17_fu_3528_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_18_fu_3830_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_19_fu_3840_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_20_fu_3850_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_21_fu_3860_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_22_fu_3870_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_23_fu_3880_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_24_fu_3890_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_25_fu_3900_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_26_fu_3910_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_27_fu_3920_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_28_fu_3930_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_29_fu_3940_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_30_fu_3950_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_31_fu_3959_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_32_fu_3968_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_33_fu_3977_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_34_fu_3986_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2819_35_fu_3995_p2" SOURCE="cnnlite_ip/src/cnn.c:2819" URAM="0" VARIABLE="add_ln2819_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2827_fu_2744_p2" SOURCE="cnnlite_ip/src/cnn.c:2827" URAM="0" VARIABLE="add_ln2827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2795_fu_3537_p2" SOURCE="cnnlite_ip/src/cnn.c:2795" URAM="0" VARIABLE="add_ln2795"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias1_U" SOURCE="" URAM="0" VARIABLE="bias1"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="weight1_U" SOURCE="" URAM="0" VARIABLE="weight1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_2872_14</Name>
            <Loops>
                <VITIS_LOOP_2872_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1573</Best-caseLatency>
                    <Average-caseLatency>1573</Average-caseLatency>
                    <Worst-caseLatency>1573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2872_1>
                        <Name>VITIS_LOOP_2872_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1568</TripCount>
                        <Latency>1571</Latency>
                        <AbsoluteTimeLatency>15.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2872_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2872_1" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_91_p2" SOURCE="cnnlite_ip/src/cnn.c:2872" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d</Name>
            <Loops>
                <VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>404</Best-caseLatency>
                    <Average-caseLatency>404</Average-caseLatency>
                    <Worst-caseLatency>404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3>
                        <Name>VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>392</TripCount>
                        <Latency>402</Latency>
                        <AbsoluteTimeLatency>4.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1092</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_43_fu_247_p2" SOURCE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_44_fu_265_p2" SOURCE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_289_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_47_fu_311_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_317_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_50_fu_616_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_53_fu_651_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2848_2_fu_333_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="add_ln2848_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2848_fu_345_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="add_ln2848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid129_fu_395_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid131_fu_421_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid145_fu_451_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid159_fu_680_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid173_fu_722_p2" SOURCE="cnnlite_ip/src/cnn.c:2848" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2850_fu_487_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="add_ln2850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_525_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid110_fu_745_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_535_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid114_fu_776_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid118_fu_818_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2860_fu_834_p2" SOURCE="cnnlite_ip/src/cnn.c:2860" URAM="0" VARIABLE="add_ln2860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2860_2_fu_856_p2" SOURCE="cnnlite_ip/src/cnn.c:2860" URAM="0" VARIABLE="add_ln2860_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2864_fu_891_p2" SOURCE="cnnlite_ip/src/cnn.c:2864" URAM="0" VARIABLE="add_ln2864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2852_fu_553_p2" SOURCE="cnnlite_ip/src/cnn.c:2852" URAM="0" VARIABLE="add_ln2852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2850_2_fu_559_p2" SOURCE="cnnlite_ip/src/cnn.c:2850" URAM="0" VARIABLE="add_ln2850_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2</Name>
            <Loops>
                <VITIS_LOOP_2835_1_VITIS_LOOP_2838_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75279</Best-caseLatency>
                    <Average-caseLatency>75279</Average-caseLatency>
                    <Worst-caseLatency>75279</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.753 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.753 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.753 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75279</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2835_1_VITIS_LOOP_2838_2>
                        <Name>VITIS_LOOP_2835_1_VITIS_LOOP_2838_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>75277</Latency>
                        <AbsoluteTimeLatency>0.753 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2835_1_VITIS_LOOP_2838_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>33</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2835_fu_161_p2" SOURCE="cnnlite_ip/src/cnn.c:2835" URAM="0" VARIABLE="add_ln2835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_173_p2" SOURCE="cnnlite_ip/src/cnn.c:2835" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_14_4_1_U72" SOURCE="cnnlite_ip/src/cnn.c:2835" URAM="0" VARIABLE="mul_ln2835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_14_4_1_U72" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="add_ln2840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2835_1_VITIS_LOOP_2838_2" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_217_p2" SOURCE="cnnlite_ip/src/cnn.c:2838" URAM="0" VARIABLE="j_1"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="weight2_U" SOURCE="" URAM="0" VARIABLE="weight2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias2_U" SOURCE="" URAM="0" VARIABLE="bias2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_2872_15</Name>
            <Loops>
                <VITIS_LOOP_2872_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2872_1>
                        <Name>VITIS_LOOP_2872_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2872_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2872_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_91_p2" SOURCE="cnnlite_ip/src/cnn.c:2872" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_2835_1</Name>
            <Loops>
                <VITIS_LOOP_2835_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>182</Best-caseLatency>
                    <Average-caseLatency>182</Average-caseLatency>
                    <Worst-caseLatency>182</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>182</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2835_1>
                        <Name>VITIS_LOOP_2835_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>172</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2835_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>100</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>45</UTIL_DSP>
                    <FF>10679</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>14660</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2835_1" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_1062_p2" SOURCE="cnnlite_ip/src/cnn.c:2835" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U114" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U116" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U117" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U120" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U121" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U122" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U123" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U124" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U125" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U126" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U127" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U94" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U128" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U95" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U129" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U96" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U130" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U97" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U131" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U98" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U132" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U99" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_2835_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U133" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="mul6_i1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U100" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U101" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U102" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U103" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U104" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U105" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U106" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U107" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U108" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U109" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U110" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U111" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U112" SOURCE="cnnlite_ip/src/cnn.c:2840" URAM="0" VARIABLE="sum_12_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_2835_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U113" SOURCE="cnnlite_ip/src/cnn.c:2842" URAM="0" VARIABLE="add9_i1"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="weight3_U" SOURCE="" URAM="0" VARIABLE="weight3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias3_U" SOURCE="" URAM="0" VARIABLE="bias3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.495</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114862</Best-caseLatency>
                    <Average-caseLatency>114862</Average-caseLatency>
                    <Worst-caseLatency>114862</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.149 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.149 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.149 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>114863</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>163</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>58</UTIL_BRAM>
                    <DSP>163</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>74</UTIL_DSP>
                    <FF>30831</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>38809</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>72</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla1_i_U" SOURCE="cnnlite_ip/src/cnn.c:2886" URAM="0" VARIABLE="vla1_i"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla42_i_U" SOURCE="cnnlite_ip/src/cnn.c:2887" URAM="0" VARIABLE="vla42_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla73_i_U" SOURCE="cnnlite_ip/src/cnn.c:2888" URAM="0" VARIABLE="vla73_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla104_i_U" SOURCE="cnnlite_ip/src/cnn.c:2889" URAM="0" VARIABLE="vla104_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U184" SOURCE="cnnlite_ip/src/cnn.c:2890" URAM="0" VARIABLE="vla135_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla166_i_U" SOURCE="cnnlite_ip/src/cnn.c:2891" URAM="0" VARIABLE="vla166_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_assign_U" SOURCE="cnnlite_ip/src/cnn.c:2892" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_assign_2_U" SOURCE="cnnlite_ip/src/cnn.c:2893" URAM="0" VARIABLE="x_assign_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="x" index="0" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="y" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="13" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="y" offset="64" range="64"/>
                <memorie memorieName="x" offset="4096" range="4096"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 13, 4096, 0, BRAM=2, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">in, float const *</column>
                    <column name="y">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="x">s_axi_control, memory, name=x offset=4096 range=4096, </column>
                    <column name="y">s_axi_control, memory, name=y offset=64 range=64, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="cnnlite_ip/src/cnn.c:2880" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="cnnlite_ip/solution2/directives.tcl:6" status="valid" parentFunction="cnn_top" variable="return" isDirective="1" options="s_axilite port=return"/>
        <Pragma type="interface" location="cnnlite_ip/solution2/directives.tcl:7" status="valid" parentFunction="cnn_top" variable="x" isDirective="1" options="s_axilite port=x"/>
        <Pragma type="interface" location="cnnlite_ip/solution2/directives.tcl:8" status="valid" parentFunction="cnn_top" variable="y" isDirective="1" options="s_axilite port=y"/>
    </PragmaReport>
</profile>

