Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Mon Apr 22 12:13:50 2019
| Host             : LAB-SCI-214-16 running 64-bit major release  (build 9200)
| Command          : report_power -file computer_top_power_routed.rpt -pb computer_top_power_summary_routed.pb -rpx computer_top_power_routed.rpx
| Design           : computer_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.499 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 17.035                           |
| Device Static (W)        | 0.464                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 5.2                              |
| Junction Temperature (C) | 104.8                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.840 |      509 |       --- |             --- |
|   LUT as Logic           |     2.312 |      280 |     63400 |            0.44 |
|   LUT as Distributed RAM |     0.439 |       48 |     19000 |            0.25 |
|   CARRY4                 |     0.062 |       19 |     15850 |            0.12 |
|   Register               |     0.017 |       35 |    126800 |            0.03 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       26 |       --- |             --- |
| Signals                  |     3.334 |      473 |       --- |             --- |
| Block RAM                |     0.517 |        4 |       135 |            2.96 |
| I/O                      |    10.343 |       22 |       210 |           10.48 |
| Static Power             |     0.464 |          |           |                 |
| Total                    |    17.499 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.958 |       6.655 |      0.303 |
| Vccaux    |       1.800 |     0.435 |       0.379 |      0.057 |
| Vcco33    |       3.300 |     2.930 |       2.926 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.051 |       0.041 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| computer_top                                     |    17.035 |
|   display                                        |     0.393 |
|   mips1                                          |     6.287 |
|     dmem1                                        |     0.752 |
|       MULTI_PORT_REG                             |     0.752 |
|         U0                                       |     0.752 |
|           inst_blk_mem_gen                       |     0.752 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.752 |
|               valid.cstr                         |     0.752 |
|                 ramloop[0].ram.r                 |     0.193 |
|                   prim_init.ram                  |     0.193 |
|                 ramloop[1].ram.r                 |     0.194 |
|                   prim_init.ram                  |     0.194 |
|                 ramloop[2].ram.r                 |     0.198 |
|                   prim_init.ram                  |     0.198 |
|                 ramloop[3].ram.r                 |     0.167 |
|                   prim_init.ram                  |     0.167 |
|     mips1                                        |     5.535 |
|       dp                                         |     5.535 |
|         mainalu                                  |     0.365 |
|         pcadd1                                   |     0.044 |
|         pcadd2                                   |     0.035 |
|         pcreg                                    |     4.277 |
|         rf                                       |     0.814 |
|           mem_reg_r1_0_31_0_5                    |     0.077 |
|           mem_reg_r1_0_31_12_17                  |     0.067 |
|           mem_reg_r1_0_31_18_23                  |     0.070 |
|           mem_reg_r1_0_31_24_29                  |     0.069 |
|           mem_reg_r1_0_31_30_31                  |     0.022 |
|           mem_reg_r1_0_31_6_11                   |     0.065 |
|           mem_reg_r2_0_31_0_5                    |     0.099 |
|           mem_reg_r2_0_31_12_17                  |     0.071 |
|           mem_reg_r2_0_31_18_23                  |     0.073 |
|           mem_reg_r2_0_31_24_29                  |     0.077 |
|           mem_reg_r2_0_31_30_31                  |     0.028 |
|           mem_reg_r2_0_31_6_11                   |     0.079 |
+--------------------------------------------------+-----------+


