INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/cpu_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/decode/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/execute/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/memory/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/memory/mem_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_manager
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/fetch/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/fetch/fetch_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/decode/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/decode/imm_concat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity immediate_concatenator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/decode/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/decode/decode_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/execute/execute_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/memory/memory_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/cpu_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/testbench/systemTB_TestA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_System
