;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 80, 100
	SUB 168, 10
	ADD 210, 738
	ADD #270, 60
	SUB @121, 103
	SUB @121, 103
	SLT 270, 0
	DJN -1, @-20
	ADD 210, 738
	ADD 210, 738
	SUB -0, 70
	SUB -0, 70
	ADD 210, 738
	ADD 210, 738
	ADD 210, 738
	ADD 210, 738
	SUB <0, 100
	JMN -0, #82
	SUB <0, 100
	SLT 86, @0
	SLT 86, @0
	MOV -7, <-120
	SUB @-127, 106
	SUB 16, <1
	SUB @0, @2
	SUB #8, -0
	SUB 680, 100
	SUB 16, <1
	ADD #270, 60
	SUB 16, <1
	SLT 0, @42
	DJN -1, @-20
	ADD 270, 0
	SUB 0, 707
	ADD 270, 0
	MOV -1, <-20
	SUB -100, -108
	SUB #8, -0
	SUB #8, -0
	SUB 680, 100
	CMP -7, <-420
	JMN -0, #82
	DJN -1, @-20
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
