
*** Running vivado
    with args -log design_1_BitShift_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BitShift_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_BitShift_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_0_0
Command: synth_design -top design_1_BitShift_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9602
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1660.910 ; gain = 330.801 ; free physical = 177 ; free virtual = 20987
Synthesis current peak Physical Memory [PSS] (MB): peak = 859.790; parent = 730.462; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2659.340; parent = 1660.914; children = 998.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/synth/design_1_BitShift_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BitShift' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BitShift' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/synth/design_1_BitShift_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.879 ; gain = 395.770 ; free physical = 185 ; free virtual = 19722
Synthesis current peak Physical Memory [PSS] (MB): peak = 859.790; parent = 730.462; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2724.309; parent = 1725.883; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1740.723 ; gain = 410.613 ; free physical = 247 ; free virtual = 19633
Synthesis current peak Physical Memory [PSS] (MB): peak = 859.790; parent = 730.462; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2739.152; parent = 1740.727; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1748.727 ; gain = 418.617 ; free physical = 177 ; free virtual = 19543
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 859.790; parent = 730.462; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2747.156; parent = 1748.730; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1756.734 ; gain = 426.625 ; free physical = 158 ; free virtual = 19354
Synthesis current peak Physical Memory [PSS] (MB): peak = 859.790; parent = 730.462; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2755.164; parent = 1756.738; children = 998.426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1879.984 ; gain = 549.875 ; free physical = 162 ; free virtual = 16576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1010.057; parent = 884.824; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1879.988; children = 998.426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1879.984 ; gain = 549.875 ; free physical = 231 ; free virtual = 16545
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.081; parent = 887.849; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1879.988; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 186 ; free virtual = 16501
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 884 ; free virtual = 16543
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 872 ; free virtual = 16532
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 872 ; free virtual = 16532
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 984 ; free virtual = 16647
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 977 ; free virtual = 16640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 929 ; free virtual = 16593
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    31|
|3     |LUT3   |     2|
|4     |LUT4   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    56|
|2     |  inst   |BitShift |    56|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 917 ; free virtual = 16580
Synthesis current peak Physical Memory [PSS] (MB): peak = 1013.648; parent = 888.416; children = 129.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2886.422; parent = 1887.996; children = 998.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1887.992 ; gain = 557.883 ; free physical = 900 ; free virtual = 16576
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1888.000 ; gain = 557.883 ; free physical = 881 ; free virtual = 16569
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.930 ; gain = 0.000 ; free physical = 870 ; free virtual = 16559
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.609 ; gain = 0.000 ; free physical = 868 ; free virtual = 16568
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7cbb4bd4
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2020.609 ; gain = 690.500 ; free physical = 991 ; free virtual = 16691
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_0_0_synth_1/design_1_BitShift_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.594 ; gain = 336.984 ; free physical = 196 ; free virtual = 15907
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_BitShift_0_0, cache-ID = 51293eeb10b8f817
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_0_0_synth_1/design_1_BitShift_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_BitShift_0_0_utilization_synth.rpt -pb design_1_BitShift_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:12:27 2024...
