# Module sqrt8_PO
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 14 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  radicand<8>, state<2>
#  Outputs: squareRoot<4>
#
# NETLIST ANALYSIS:
#
#  Number of components: ......................... 6
#  Number of primitives: ......................... 0
#  Maximum primitive input bit width: ............ 0
#  Average primitive input bit width: ............ 0
#
#  Number of inputs: ............................. 2
#  Number of outputs: ............................ 1
#  Number of input bits: ........................ 10
#  Number of output bits: ........................ 4
#
#  Number of nets: .............................. 19
#  Maximum number of fanout per net: ............. 3
#  Average number of fanout per net: ........... 1.4
#
#  Number of instanciated modules: ............... 3
#    Module          Instances
#    sqrt8_PO_output ....... 1
#    sqrt8_PO_sqrtr ........ 1
#    sqrt8_PO_work ......... 1

.model sqrt8_PO
.inputs _clk_
.inputs radicand[7] radicand[6] radicand[5] radicand[4] radicand[3] radicand[2] radicand[1] radicand[0]
.inputs state[1] state[0]
.outputs squareRoot[3] squareRoot[2] squareRoot[1] squareRoot[0]
.search sqrt8_PO_output.blif
.search sqrt8_PO_sqrtr.blif
.search sqrt8_PO_work.blif
.subckt sqrt8_PO_output state[0]=state[0] state[1]=state[1] sqrtr[0]=n0 sqrtr[1]=n1 sqrtr[2]=n2 sqrtr[3]=n3 squareRoot[0]=squareRoot[0] squareRoot[1]=squareRoot[1] squareRoot[2]=squareRoot[2] squareRoot[3]=squareRoot[3] _clk_=_clk_
.subckt sqrt8_PO_sqrtr state[0]=state[0] state[1]=state[1] fbit[0]=n4 sqrtr[0]=n0 sqrtr[1]=n1 sqrtr[2]=n2 sqrtr[3]=n3 _clk_=_clk_
.subckt sqrt8_PO_work state[0]=state[0] state[1]=state[1] radicand[0]=radicand[0] radicand[1]=radicand[1] radicand[2]=radicand[2] radicand[3]=radicand[3] radicand[4]=radicand[4] radicand[5]=radicand[5] radicand[6]=radicand[6] radicand[7]=radicand[7] sqrtr[0]=n0 sqrtr[1]=n1 sqrtr[2]=n2 sqrtr[3]=n3 fbit[0]=n4 _clk_=_clk_
.end

