$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Fri Sep 22 20:45:59 2017
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part2_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " HEX0 [9] $end
$var wire 1 # HEX0 [8] $end
$var wire 1 $ HEX0 [7] $end
$var wire 1 % HEX0 [6] $end
$var wire 1 & HEX0 [5] $end
$var wire 1 ' HEX0 [4] $end
$var wire 1 ( HEX0 [3] $end
$var wire 1 ) HEX0 [2] $end
$var wire 1 * HEX0 [1] $end
$var wire 1 + HEX0 [0] $end
$var wire 1 , HEX1 [9] $end
$var wire 1 - HEX1 [8] $end
$var wire 1 . HEX1 [7] $end
$var wire 1 / HEX1 [6] $end
$var wire 1 0 HEX1 [5] $end
$var wire 1 1 HEX1 [4] $end
$var wire 1 2 HEX1 [3] $end
$var wire 1 3 HEX1 [2] $end
$var wire 1 4 HEX1 [1] $end
$var wire 1 5 HEX1 [0] $end
$var wire 1 6 LEDR [9] $end
$var wire 1 7 LEDR [8] $end
$var wire 1 8 LEDR [7] $end
$var wire 1 9 LEDR [6] $end
$var wire 1 : LEDR [5] $end
$var wire 1 ; LEDR [4] $end
$var wire 1 < LEDR [3] $end
$var wire 1 = LEDR [2] $end
$var wire 1 > LEDR [1] $end
$var wire 1 ? LEDR [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F SW[9]~input_o $end
$var wire 1 G ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 H SW[4]~input_o $end
$var wire 1 I SW[0]~input_o $end
$var wire 1 J SW[8]~input_o $end
$var wire 1 K adder1|xor2~combout $end
$var wire 1 L SW[1]~input_o $end
$var wire 1 M SW[5]~input_o $end
$var wire 1 N adder2|xor2~combout $end
$var wire 1 O SW[2]~input_o $end
$var wire 1 P SW[6]~input_o $end
$var wire 1 Q adder2|u0|m~0_combout $end
$var wire 1 R adder3|xor2~combout $end
$var wire 1 S SW[7]~input_o $end
$var wire 1 T SW[3]~input_o $end
$var wire 1 U adder4|xor1~combout $end
$var wire 1 V adder4|xor2~combout $end
$var wire 1 W adder4|u0|m~0_combout $end
$var wire 1 X hex0|seg0|out~0_combout $end
$var wire 1 Y hex0|seg1|out~0_combout $end
$var wire 1 Z hex0|seg2|out~0_combout $end
$var wire 1 [ hex0|seg3|out~0_combout $end
$var wire 1 \ hex0|seg4|out~0_combout $end
$var wire 1 ] hex0|seg5|out~0_combout $end
$var wire 1 ^ hex0|seg6|out~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx011110111 !
1+
0*
1)
1(
1'
1&
1%
0$
0#
0"
05
14
13
02
01
00
0/
0.
0-
0,
0?
1>
1=
0<
0;
0:
09
08
07
16
0@
1A
xB
1C
1D
1E
xF
0G
1H
1I
0J
0K
1L
1M
1N
1O
1P
1Q
1R
1S
0T
1U
0V
1W
0X
0Y
1Z
1[
1\
1]
1^
$end
#60000
bx011111111 !
1T
0U
0Z
1V
1<
0)
#120000
bx011111110 !
bx011111100 !
bx011111000 !
bx011101000 !
bx011001000 !
bx010001000 !
bx000001000 !
bx000000000 !
0I
0L
0O
0T
0H
0M
0P
0S
0Q
0W
1Z
0V
0N
10
11
12
15
0>
0<
1)
06
0^
1Y
0R
0=
1*
0%
#180000
bx000000001 !
bx000000101 !
bx000010101 !
bx000110101 !
bx010110101 !
1I
1O
1H
1M
1S
1U
1Q
1X
1^
0\
0[
1R
1=
0(
0'
1%
0+
0X
0^
1\
1[
1W
0R
00
01
02
05
0=
16
1(
1'
0%
1+
#320000
bx010110100 !
bx010110000 !
bx010100000 !
bx010000000 !
bx000000000 !
0I
0O
0H
0M
0S
0U
0Q
0W
0Z
0Y
1V
1R
10
11
12
15
1=
1<
0*
0)
06
1Z
1Y
0V
0R
0=
0<
1*
1)
#1000000
