library ieee;
use ieee.std_logic_1164.all;
use work.RAM;

entity RAMComplexa is
	port(Clock, WrEn : in std_logic;
		Address : in std_logic_vector(9 downto 0);
		DataIn : in std_logic_vector(31 downto 0);
		DataOut : out std_logic_vector(31 downto 0));
end RAMComplexa;

architecture Comportamento of RAMComplexa is
begin
end Comportamento;
