Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Dec 17 18:45:30 2024
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ft600_stream_recieve_top_timing_summary_routed.rpt -pb ft600_stream_recieve_top_timing_summary_routed.pb -rpx ft600_stream_recieve_top_timing_summary_routed.rpx -warn_on_violation
| Design            : ft600_stream_recieve_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-8   Critical Warning  No common period between related clocks             1           
LUTAR-1    Warning           LUT drives async reset alert                        5           
TIMING-16  Warning           Large setup violation                               146         
TIMING-18  Warning           Missing input or output delay                       26          
TIMING-24  Warning           Overridden Max delay datapath only                  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.485     -202.300                    147                 5024       -0.200       -0.200                      1                 5024        0.750        0.000                       0                  2924  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
ftdi_clk                                                                                             {0.000 7.576}        15.152          65.998          
ila_clk                                                                                              {0.000 1.667}        3.333           300.030         
sysclk_p                                                                                             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                                                 {0.000 1.667}        3.333           300.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.542        0.000                      0                  992        0.018        0.000                      0                  992       24.468        0.000                       0                   479  
ftdi_clk                                                                                                   5.267        0.000                      0                  330        0.036        0.000                      0                  330        7.301        0.000                       0                   177  
ila_clk                                                                                                    1.063        0.000                      0                 3356        0.012        0.000                      0                 3356        1.124        0.000                       0                  2265  
sysclk_p                                                                                                                                                                                                                                               0.750        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                   2.043        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ftdi_clk      ila_clk            -1.485     -202.300                    147                  147       -0.200       -0.200                      1                  147  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.094        0.000                      0                  100        0.104        0.000                      0                  100  
**async_default**                                                                                    ila_clk                                                                                              ila_clk                                                                                                    2.118        0.000                      0                  105        0.101        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               ila_clk                                                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  ila_clk                                                                                              
(none)                                                                                               ila_clk                                                                                              ila_clk                                                                                              


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               ftdi_clk                                                                                                                                                                                                  
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    ftdi_clk                                                                                             
(none)                                                                                                                                                                                                    ila_clk                                                                                              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.224ns (10.501%)  route 1.909ns (89.499%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.132ns (routing 1.228ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.132     9.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     9.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           0.700     9.869    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X92Y107        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     9.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.327    10.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X93Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.882    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                 13.542    

Slack (MET) :             21.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.456ns  (logic 5.353ns (82.917%)  route 1.103ns (17.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 53.022 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.160ns (routing 0.660ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.052    31.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.038    31.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y135        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.107    31.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.193    31.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X74Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.160    53.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X74Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.022    
                         clock uncertainty           -0.235    52.787    
    SLICE_X74Y136        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.044    52.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.743    
                         arrival time                         -31.456    
  -------------------------------------------------------------------
                         slack                                 21.287    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.434ns  (logic 5.353ns (83.201%)  route 1.081ns (16.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 53.025 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.660ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.052    31.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.038    31.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y135        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.107    31.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.171    31.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163    53.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.025    
                         clock uncertainty           -0.235    52.789    
    SLICE_X73Y136        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.044    52.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -31.434    
  -------------------------------------------------------------------
                         slack                                 21.311    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.434ns  (logic 5.353ns (83.201%)  route 1.081ns (16.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 53.025 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.660ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.052    31.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.038    31.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y135        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.107    31.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.171    31.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163    53.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.025    
                         clock uncertainty           -0.235    52.789    
    SLICE_X73Y136        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    52.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -31.434    
  -------------------------------------------------------------------
                         slack                                 21.311    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.434ns  (logic 5.353ns (83.201%)  route 1.081ns (16.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 53.025 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.660ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.052    31.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.038    31.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y135        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.107    31.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.171    31.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163    53.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.025    
                         clock uncertainty           -0.235    52.789    
    SLICE_X73Y136        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.044    52.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -31.434    
  -------------------------------------------------------------------
                         slack                                 21.311    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.434ns  (logic 5.353ns (83.201%)  route 1.081ns (16.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 53.025 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.660ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.052    31.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.038    31.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y135        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.107    31.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.171    31.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163    53.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.025    
                         clock uncertainty           -0.235    52.789    
    SLICE_X73Y136        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.044    52.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -31.434    
  -------------------------------------------------------------------
                         slack                                 21.311    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.434ns  (logic 5.353ns (83.201%)  route 1.081ns (16.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 53.025 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.163ns (routing 0.660ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.052    31.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.038    31.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y135        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.107    31.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.171    31.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163    53.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.025    
                         clock uncertainty           -0.235    52.789    
    SLICE_X73Y136        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.044    52.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -31.434    
  -------------------------------------------------------------------
                         slack                                 21.311    

Slack (MET) :             21.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.375ns  (logic 5.286ns (82.913%)  route 1.089ns (17.087%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 53.022 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.160ns (routing 0.660ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.482    31.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    31.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.233    31.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.160    53.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    53.022    
                         clock uncertainty           -0.235    52.786    
    SLICE_X73Y135        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.025    52.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         52.761    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                 21.386    

Slack (MET) :             21.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.375ns  (logic 5.286ns (82.913%)  route 1.089ns (17.087%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 53.022 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.160ns (routing 0.660ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.482    31.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    31.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.233    31.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.160    53.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    53.022    
                         clock uncertainty           -0.235    52.786    
    SLICE_X73Y135        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.024    52.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         52.762    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                 21.387    

Slack (MET) :             21.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.306ns  (logic 5.260ns (83.411%)  route 1.046ns (16.589%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 53.021 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.159ns (routing 0.660ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.375    30.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y103        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.497    31.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y135        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    31.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.174    31.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X73Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380    51.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.159    53.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.021    
                         clock uncertainty           -0.235    52.785    
    SLICE_X73Y137        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    52.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.741    
                         arrival time                         -31.306    
  -------------------------------------------------------------------
                         slack                                 21.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.093ns (54.737%)  route 0.077ns (45.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.094ns
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    4.835ns
  Clock Net Delay (Source):      1.900ns (routing 1.120ns, distribution 0.780ns)
  Clock Net Delay (Destination): 2.137ns (routing 1.228ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.900     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X74Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y136        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/Q
                         net (fo=7, routed)           0.068     4.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
    SLICE_X73Y136        LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.032     4.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[4]_i_1/O
                         net (fo=1, routed)           0.009     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[4]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.137     9.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism             -4.835     4.259    
    SLICE_X73Y136        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.321    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.093ns (54.417%)  route 0.078ns (45.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.094ns
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    4.835ns
  Clock Net Delay (Source):      1.900ns (routing 1.120ns, distribution 0.780ns)
  Clock Net Delay (Destination): 2.137ns (routing 1.228ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.900     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X74Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y136        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/Q
                         net (fo=7, routed)           0.069     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
    SLICE_X73Y136        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     4.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[2]_i_1/O
                         net (fo=1, routed)           0.009     4.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[2]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.137     9.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism             -4.835     4.259    
    SLICE_X73Y136        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.321    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.446ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    4.417ns
  Clock Net Delay (Source):      1.162ns (routing 0.660ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.732ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.162     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.033     3.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X70Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.307     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X70Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -4.417     3.030    
    SLICE_X70Y148        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.098ns
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    4.835ns
  Clock Net Delay (Source):      1.908ns (routing 1.120ns, distribution 0.788ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.228ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.908     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X71Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y139        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.065     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]
    SLICE_X69Y139        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.322 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.022     4.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X69Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.141     9.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X69Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -4.835     4.263    
    SLICE_X69Y139        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.447ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Net Delay (Source):      1.159ns (routing 0.660ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.732ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.159     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X70Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.024     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[6]
    SLICE_X70Y147        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     3.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1/O
                         net (fo=1, routed)           0.016     3.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_10
    SLICE_X70Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.308     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X70Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism             -4.404     3.043    
    SLICE_X70Y147        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.448ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    4.418ns
  Clock Net Delay (Source):      1.163ns (routing 0.660ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.732ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.039     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.309     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.418     3.031    
    SLICE_X73Y135        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    4.419ns
  Clock Net Delay (Source):      1.163ns (routing 0.660ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.732ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.163     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X74Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.041     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X74Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.310     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X74Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.419     3.031    
    SLICE_X74Y135        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.306%)  route 0.075ns (65.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.465ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Net Delay (Source):      1.158ns (routing 0.660ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.732ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.158     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y150        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.075     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.326     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -4.404     3.061    
    SLICE_X71Y152        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.044     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.105    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.088ns
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    4.835ns
  Clock Net Delay (Source):      1.912ns (routing 1.120ns, distribution 0.792ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.228ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.912     4.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y147        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.060     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[2]
    SLICE_X70Y147        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[1]_i_1__2/O
                         net (fo=1, routed)           0.022     4.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_14
    SLICE_X70Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.131     9.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X70Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism             -4.835     4.253    
    SLICE_X70Y147        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.848%)  route 0.099ns (63.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.098ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    4.885ns
  Clock Net Delay (Source):      1.881ns (routing 1.120ns, distribution 0.761ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.228ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.881     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/Q
                         net (fo=2, routed)           0.099     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[21]
    SLICE_X90Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.141     9.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                         clock pessimism             -4.885     4.213    
    SLICE_X90Y99         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.273    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X71Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.917ns  (logic 0.193ns (10.070%)  route 1.724ns (89.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 17.308 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.521ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.288    12.090    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y114        FDRE                                         r  read_4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.533    17.308    ftdi_clk_IBUF_BUFG
    SLICE_X66Y114        FDRE                                         r  read_4_reg[7]/C
                         clock pessimism              0.345    17.653    
                         clock uncertainty           -0.235    17.418    
    SLICE_X66Y114        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    17.357    read_4_reg[7]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.917ns  (logic 0.193ns (10.070%)  route 1.724ns (89.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 17.308 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.521ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.288    12.090    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y114        FDRE                                         r  read_5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.533    17.308    ftdi_clk_IBUF_BUFG
    SLICE_X66Y114        FDRE                                         r  read_5_reg[2]/C
                         clock pessimism              0.345    17.653    
                         clock uncertainty           -0.235    17.418    
    SLICE_X66Y114        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    17.357    read_5_reg[2]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_6_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.917ns  (logic 0.193ns (10.070%)  route 1.724ns (89.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 17.308 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.521ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.288    12.090    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y114        FDRE                                         r  read_6_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.533    17.308    ftdi_clk_IBUF_BUFG
    SLICE_X66Y114        FDRE                                         r  read_6_reg[2]/C
                         clock pessimism              0.345    17.653    
                         clock uncertainty           -0.235    17.418    
    SLICE_X66Y114        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    17.357    read_6_reg[2]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_6_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 17.306 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.521ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_6_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.531    17.306    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_6_reg[0]/C
                         clock pessimism              0.345    17.651    
                         clock uncertainty           -0.235    17.416    
    SLICE_X66Y112        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    17.355    read_6_reg[0]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_6_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 17.306 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.521ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_6_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.531    17.306    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_6_reg[1]/C
                         clock pessimism              0.345    17.651    
                         clock uncertainty           -0.235    17.416    
    SLICE_X66Y112        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    17.355    read_6_reg[1]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_7_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 17.306 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.521ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_7_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.531    17.306    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_7_reg[0]/C
                         clock pessimism              0.345    17.651    
                         clock uncertainty           -0.235    17.416    
    SLICE_X66Y112        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    17.355    read_7_reg[0]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_7_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 17.306 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.521ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_7_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.531    17.306    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_7_reg[1]/C
                         clock pessimism              0.345    17.651    
                         clock uncertainty           -0.235    17.416    
    SLICE_X66Y112        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    17.355    read_7_reg[1]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 17.307 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.521ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.532    17.307    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_5_reg[4]/C
                         clock pessimism              0.345    17.652    
                         clock uncertainty           -0.235    17.417    
    SLICE_X66Y112        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    17.356    read_5_reg[4]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 17.307 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.521ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.532    17.307    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_5_reg[5]/C
                         clock pessimism              0.345    17.652    
                         clock uncertainty           -0.235    17.417    
    SLICE_X66Y112        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    17.356    read_5_reg[5]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_6_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.576ns  (ftdi_clk rise@15.152ns - ftdi_clk fall@7.576ns)
  Data Path Delay:        1.835ns  (logic 0.193ns (10.515%)  route 1.642ns (89.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 17.307 - 15.152 ) 
    Source Clock Delay      (SCD):    2.597ns = ( 10.173 - 7.576 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.521ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 f  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           0.436    10.686    reg_ftdi_rd_n
    SLICE_X62Y132        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    10.802 r  reg_ftdi_be_i[1]_i_1/O
                         net (fo=138, routed)         1.207    12.009    reg_ftdi_be_i[1]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  read_6_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    15.751    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.775 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.532    17.307    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_6_reg[4]/C
                         clock pessimism              0.345    17.652    
                         clock uncertainty           -0.235    17.417    
    SLICE_X66Y112        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    17.356    read_6_reg[4]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 read_14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (52.807%)  route 0.047ns (47.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Net Delay (Source):      0.952ns (routing 0.311ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.345ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.952     1.307    ftdi_clk_IBUF_BUFG
    SLICE_X65Y119        FDRE                                         r  read_14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.346 r  read_14_reg[1]/Q
                         net (fo=4, routed)           0.031     1.377    read_14[1]
    SLICE_X65Y118        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.391 r  read_12[1]_i_1/O
                         net (fo=1, routed)           0.016     1.407    read_12[1]_i_1_n_0
    SLICE_X65Y118        FDRE                                         r  read_12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.074     1.655    ftdi_clk_IBUF_BUFG
    SLICE_X65Y118        FDRE                                         r  read_12_reg[1]/C
                         clock pessimism             -0.329     1.326    
    SLICE_X65Y118        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.372    read_12_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 read_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.093ns (36.763%)  route 0.160ns (63.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.518ns (routing 0.521ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.569ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.518     2.141    ftdi_clk_IBUF_BUFG
    SLICE_X66Y120        FDRE                                         r  read_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.199 r  read_14_reg[0]/Q
                         net (fo=4, routed)           0.130     2.329    read_14[0]
    SLICE_X66Y117        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     2.364 r  read_12[0]_i_1/O
                         net (fo=1, routed)           0.030     2.394    read_12[0]_i_1_n_0
    SLICE_X66Y117        FDRE                                         r  read_12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.725     2.641    ftdi_clk_IBUF_BUFG
    SLICE_X66Y117        FDRE                                         r  read_12_reg[0]/C
                         clock pessimism             -0.345     2.296    
    SLICE_X66Y117        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.356    read_12_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 read_10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      0.946ns (routing 0.311ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.345ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.946     1.301    ftdi_clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  read_10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.340 r  read_10_reg[4]/Q
                         net (fo=4, routed)           0.027     1.366    read_10[4]
    SLICE_X63Y117        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.381 r  read_10[4]_i_1/O
                         net (fo=1, routed)           0.015     1.396    read_10[4]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  read_10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.067     1.648    ftdi_clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  read_10_reg[4]/C
                         clock pessimism             -0.341     1.307    
    SLICE_X63Y117        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.353    read_10_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 read_10_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      0.946ns (routing 0.311ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.345ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.946     1.301    ftdi_clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  read_10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.340 r  read_10_reg[5]/Q
                         net (fo=4, routed)           0.027     1.366    read_10[5]
    SLICE_X63Y117        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.380 r  read_10[5]_i_1/O
                         net (fo=1, routed)           0.016     1.396    read_10[5]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  read_10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.067     1.648    ftdi_clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  read_10_reg[5]/C
                         clock pessimism             -0.341     1.307    
    SLICE_X63Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.353    read_10_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 read_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      0.945ns (routing 0.311ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.345ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.945     1.300    ftdi_clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  read_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.339 r  read_1_reg[5]/Q
                         net (fo=3, routed)           0.027     1.365    read_1[5]
    SLICE_X63Y113        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.380 r  read_1[5]_i_1/O
                         net (fo=1, routed)           0.015     1.395    read_1[5]_i_1_n_0
    SLICE_X63Y113        FDRE                                         r  read_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.067     1.648    ftdi_clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  read_1_reg[5]/C
                         clock pessimism             -0.342     1.306    
    SLICE_X63Y113        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.352    read_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 read_5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.345ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.948     1.303    ftdi_clk_IBUF_BUFG
    SLICE_X65Y113        FDRE                                         r  read_5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.342 r  read_5_reg[3]/Q
                         net (fo=4, routed)           0.027     1.368    read_5[3]
    SLICE_X65Y113        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.383 r  read_5[3]_i_1/O
                         net (fo=1, routed)           0.015     1.398    read_5[3]_i_1_n_0
    SLICE_X65Y113        FDRE                                         r  read_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.070     1.651    ftdi_clk_IBUF_BUFG
    SLICE_X65Y113        FDRE                                         r  read_5_reg[3]/C
                         clock pessimism             -0.342     1.309    
    SLICE_X65Y113        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.355    read_5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 read_12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.367%)  route 0.044ns (44.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      0.949ns (routing 0.311ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.345ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.949     1.304    ftdi_clk_IBUF_BUFG
    SLICE_X65Y118        FDRE                                         r  read_12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.343 r  read_12_reg[2]/Q
                         net (fo=4, routed)           0.029     1.371    read_12[2]
    SLICE_X65Y118        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.386 r  read_12[2]_i_1/O
                         net (fo=1, routed)           0.015     1.401    read_12[2]_i_1_n_0
    SLICE_X65Y118        FDRE                                         r  read_12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.070     1.651    ftdi_clk_IBUF_BUFG
    SLICE_X65Y118        FDRE                                         r  read_12_reg[2]/C
                         clock pessimism             -0.341     1.310    
    SLICE_X65Y118        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.356    read_12_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 read_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.367%)  route 0.044ns (44.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      0.949ns (routing 0.311ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.345ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.949     1.304    ftdi_clk_IBUF_BUFG
    SLICE_X65Y115        FDRE                                         r  read_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.343 r  read_4_reg[2]/Q
                         net (fo=4, routed)           0.029     1.371    read_4[2]
    SLICE_X65Y115        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.386 r  read_4[2]_i_1/O
                         net (fo=1, routed)           0.015     1.401    read_4[2]_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  read_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.070     1.651    ftdi_clk_IBUF_BUFG
    SLICE_X65Y115        FDRE                                         r  read_4_reg[2]/C
                         clock pessimism             -0.341     1.310    
    SLICE_X65Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.356    read_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 read_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      0.945ns (routing 0.311ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.345ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.945     1.300    ftdi_clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  read_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.339 r  read_1_reg[2]/Q
                         net (fo=3, routed)           0.028     1.366    read_1[2]
    SLICE_X63Y113        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.380 r  read_1[2]_i_1/O
                         net (fo=1, routed)           0.017     1.397    read_1[2]_i_1_n_0
    SLICE_X63Y113        FDRE                                         r  read_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.067     1.648    ftdi_clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  read_1_reg[2]/C
                         clock pessimism             -0.342     1.306    
    SLICE_X63Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.352    read_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 read_9_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            read_9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      0.946ns (routing 0.311ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.345ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.946     1.301    ftdi_clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  read_9_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.340 r  read_9_reg[3]/Q
                         net (fo=4, routed)           0.028     1.367    read_9[3]
    SLICE_X63Y117        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.381 r  read_9[3]_i_1/O
                         net (fo=1, routed)           0.017     1.398    read_9[3]_i_1_n_0
    SLICE_X63Y117        FDRE                                         r  read_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.067     1.648    ftdi_clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  read_9_reg[3]/C
                         clock pessimism             -0.341     1.307    
    SLICE_X63Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.353    read_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         15.152      13.862     BUFGCE_X0Y54   ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y110  read_0_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y112  read_0_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y110  read_0_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y112  read_0_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y112  read_0_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y112  read_0_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X63Y111  read_0_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y110  read_0_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X62Y118  read_10_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y110  read_0_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X62Y112  read_0_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk
  To Clock:  ila_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.571ns (28.103%)  route 1.461ns (71.897%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 5.239 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.906ns (routing 1.044ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.291     4.211    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.906     5.239    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.152     5.391    
                         clock uncertainty           -0.055     5.335    
    SLICE_X62Y148        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     5.274    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.571ns (28.103%)  route 1.461ns (71.897%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 5.239 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.906ns (routing 1.044ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.291     4.211    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.906     5.239    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.152     5.391    
                         clock uncertainty           -0.055     5.335    
    SLICE_X62Y148        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     5.274    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.571ns (28.103%)  route 1.461ns (71.897%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 5.239 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.906ns (routing 1.044ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.291     4.211    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.906     5.239    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.152     5.391    
                         clock uncertainty           -0.055     5.335    
    SLICE_X62Y148        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     5.274    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.571ns (28.045%)  route 1.465ns (71.955%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 5.248 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.044ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.296     4.215    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y147        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.915     5.248    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y147        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.152     5.400    
                         clock uncertainty           -0.055     5.345    
    SLICE_X62Y147        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     5.284    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.571ns (28.045%)  route 1.465ns (71.955%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 5.248 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.044ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.296     4.215    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y147        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.915     5.248    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y147        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.152     5.400    
                         clock uncertainty           -0.055     5.345    
    SLICE_X62Y147        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     5.284    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.571ns (28.073%)  route 1.463ns (71.927%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 5.248 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.044ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.294     4.213    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y147        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.915     5.248    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y147        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.152     5.400    
                         clock uncertainty           -0.055     5.345    
    SLICE_X62Y147        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.284    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.571ns (28.361%)  route 1.442ns (71.639%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 5.238 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.044ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.182     3.794    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.919 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.273     4.192    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.905     5.238    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y148        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.152     5.390    
                         clock uncertainty           -0.055     5.334    
    SLICE_X62Y148        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     5.273    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.273    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.536ns (27.363%)  route 1.423ns (72.637%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 5.238 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.044ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.169     3.782    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y145        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.872 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.266     4.138    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X62Y145        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.905     5.238    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y145        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
                         clock pessimism              0.152     5.390    
                         clock uncertainty           -0.055     5.334    
    SLICE_X62Y145        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     5.260    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.536ns (27.363%)  route 1.423ns (72.637%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 5.238 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.044ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.169     3.782    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y145        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.872 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.266     4.138    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X62Y145        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.905     5.238    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y145        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism              0.152     5.390    
                         clock uncertainty           -0.055     5.334    
    SLICE_X62Y145        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     5.260    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.536ns (27.363%)  route 1.423ns (72.637%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 5.238 - 3.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.148ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.044ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.179     2.179    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.255 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=62, routed)          0.382     2.637    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X66Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.760 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.053     2.813    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X66Y152        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.950 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.347     3.297    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X63Y147        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     3.371 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.206     3.577    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X63Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.613 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=14, routed)          0.169     3.782    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X62Y145        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.872 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.266     4.138    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X62Y145        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.905     5.238    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y145        FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
                         clock pessimism              0.152     5.390    
                         clock uncertainty           -0.055     5.334    
    SLICE_X62Y145        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     5.260    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.035%)  route 0.109ns (64.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.930ns (routing 1.044ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.148ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.930     1.930    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X70Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.989 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.109     2.098    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_do_o[11]
    SLICE_X71Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.176     2.176    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X71Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism             -0.152     2.024    
    SLICE_X71Y160        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.086    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.871ns (routing 1.044ns, distribution 0.827ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.148ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.871     1.871    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y115        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.932 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/Q
                         net (fo=1, routed)           0.206     2.138    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.256     2.256    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.104     2.152    
    RAMB36_X5Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.028     2.124    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][121]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.060ns (23.077%)  route 0.200ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.879ns (routing 1.044ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.148ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.879     1.879    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y118        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.939 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][121]/Q
                         net (fo=1, routed)           0.200     2.139    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[31]
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.256     2.256    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.104     2.152    
    RAMB36_X5Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.028     2.124    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.764%)  route 0.071ns (54.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.903ns (routing 1.044ns, distribution 0.859ns)
  Clock Net Delay (Destination): 2.158ns (routing 1.148ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.903     1.903    ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X65Y152        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y152        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.963 r  ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.071     2.034    ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_do_o[4]
    SLICE_X65Y153        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.158     2.158    ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X65Y153        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
                         clock pessimism             -0.204     1.954    
    SLICE_X65Y153        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.016    ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][93]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.060ns (21.898%)  route 0.214ns (78.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.870ns (routing 1.044ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.148ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.870     1.870    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y115        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.930 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][93]/Q
                         net (fo=1, routed)           0.214     2.144    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.256     2.256    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.104     2.152    
    RAMB36_X5Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     2.124    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][104]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.978%)  route 0.213ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.871ns (routing 1.044ns, distribution 0.827ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.148ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.871     1.871    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y117        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.931 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][104]/Q
                         net (fo=1, routed)           0.213     2.144    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.256     2.256    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E2                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.104     2.152    
    RAMB36_X5Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.028     2.124    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.494%)  route 0.104ns (56.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.911ns (routing 1.044ns, distribution 0.867ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.148ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.911     1.911    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X64Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.969 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.075     2.044    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]
    SLICE_X62Y162        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     2.066 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[2]_i_1/O
                         net (fo=1, routed)           0.029     2.095    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[2]
    SLICE_X62Y162        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.167     2.167    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X62Y162        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/C
                         clock pessimism             -0.152     2.015    
    SLICE_X62Y162        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.075    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (44.038%)  route 0.103ns (55.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.911ns (routing 1.044ns, distribution 0.867ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.148ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.911     1.911    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X64Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.969 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.078     2.047    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]
    SLICE_X62Y162        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     2.070 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[3]_i_1/O
                         net (fo=1, routed)           0.025     2.095    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[3]
    SLICE_X62Y162        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.167     2.167    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X62Y162        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism             -0.152     2.015    
    SLICE_X62Y162        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.075    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.331%)  route 0.102ns (62.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.928ns (routing 1.044ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.148ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.928     1.928    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X70Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.989 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.102     2.091    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[12]
    SLICE_X72Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.161     2.161    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X72Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.152     2.009    
    SLICE_X72Y161        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.071    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.925ns (routing 1.044ns, distribution 0.881ns)
  Clock Net Delay (Destination): 2.168ns (routing 1.148ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y151        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=2, routed)           0.114     2.097    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X69Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.168     2.168    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                         clock pessimism             -0.152     2.016    
    SLICE_X69Y150        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.076    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clk_wiz_0/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y25  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y25  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y24  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y24  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y26  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X5Y26  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X5Y25  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X5Y25  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y54  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y23  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y25  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X5Y25  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X0Y76  clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.333       2.262      MMCM_X0Y3     clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ila_clk

Setup :          147  Failing Endpoints,  Worst Slack       -1.485ns,  Total Violation     -202.300ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.200ns,  Total Violation       -0.200ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.485ns  (required time - arrival time)
  Source:                 reg_ftdi_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.629ns  (logic 0.078ns (12.399%)  route 0.551ns (87.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 2138.398 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 2139.042 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.694ns (routing 0.569ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.044ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.694  2139.042    ftdi_clk_IBUF_BUFG
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2139.120 r  reg_ftdi_data_i_reg[4]/Q
                         net (fo=3, routed)           0.551  2139.671    ila_0/inst/ila_core_inst/DATA_I[8]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.946  2138.398    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000  2138.398    
                         clock uncertainty           -0.138  2138.260    
    SLICE_X62Y134        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.074  2138.186    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                       2138.186    
                         arrival time                       -2139.672    
  -------------------------------------------------------------------
                         slack                                 -1.485    

Slack (VIOLATED) :        -1.484ns  (required time - arrival time)
  Source:                 read_12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.550ns  (logic 0.078ns (14.172%)  route 0.472ns (85.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 2138.355 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.643ns = ( 2139.075 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.727ns (routing 0.569ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.044ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.727  2139.075    ftdi_clk_IBUF_BUFG
    SLICE_X66Y117        FDRE                                         r  read_12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  2139.153 r  read_12_reg[3]/Q
                         net (fo=4, routed)           0.472  2139.626    ila_0/inst/ila_core_inst/DATA_I[121]
    SLICE_X66Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.902  2138.355    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/CLK
                         clock pessimism              0.000  2138.355    
                         clock uncertainty           -0.138  2138.217    
    SLICE_X66Y118        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.075  2138.142    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8
  -------------------------------------------------------------------
                         required time                       2138.142    
                         arrival time                       -2139.626    
  -------------------------------------------------------------------
                         slack                                 -1.484    

Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 reg_ftdi_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.625ns  (logic 0.078ns (12.483%)  route 0.547ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 2138.398 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.608ns = ( 2139.041 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.692ns (routing 0.569ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.044ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.692  2139.040    ftdi_clk_IBUF_BUFG
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078  2139.118 r  reg_ftdi_data_i_reg[8]/Q
                         net (fo=3, routed)           0.547  2139.665    ila_0/inst/ila_core_inst/DATA_I[12]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.946  2138.398    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000  2138.398    
                         clock uncertainty           -0.138  2138.260    
    SLICE_X62Y134        SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.077  2138.183    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                       2138.183    
                         arrival time                       -2139.666    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 read_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.546ns  (logic 0.079ns (14.480%)  route 0.467ns (85.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 2138.346 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.630ns = ( 2139.062 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.714ns (routing 0.569ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.044ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.714  2139.062    ftdi_clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  read_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  2139.142 r  read_2_reg[5]/Q
                         net (fo=4, routed)           0.467  2139.608    ila_0/inst/ila_core_inst/DATA_I[43]
    SLICE_X62Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.893  2138.346    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000  2138.346    
                         clock uncertainty           -0.138  2138.208    
    SLICE_X62Y113        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.075  2138.133    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                       2138.133    
                         arrival time                       -2139.608    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 reg_ftdi_data_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.617ns  (logic 0.078ns (12.647%)  route 0.539ns (87.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 2138.398 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 2139.042 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.694ns (routing 0.569ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.044ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.694  2139.042    ftdi_clk_IBUF_BUFG
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078  2139.120 r  reg_ftdi_data_i_reg[9]/Q
                         net (fo=3, routed)           0.539  2139.659    ila_0/inst/ila_core_inst/DATA_I[13]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.946  2138.398    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000  2138.398    
                         clock uncertainty           -0.138  2138.260    
    SLICE_X62Y134        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.074  2138.186    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                       2138.186    
                         arrival time                       -2139.659    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 read_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.541ns  (logic 0.078ns (14.410%)  route 0.463ns (85.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 2138.346 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.631ns = ( 2139.063 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.715ns (routing 0.569ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.044ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.715  2139.063    ftdi_clk_IBUF_BUFG
    SLICE_X62Y110        FDRE                                         r  read_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078  2139.141 r  read_0_reg[2]/Q
                         net (fo=2, routed)           0.463  2139.605    ila_0/inst/ila_core_inst/DATA_I[24]
    SLICE_X62Y111        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.893  2138.346    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y111        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.000  2138.346    
                         clock uncertainty           -0.138  2138.208    
    SLICE_X62Y111        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.074  2138.134    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                       2138.134    
                         arrival time                       -2139.605    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.468ns  (required time - arrival time)
  Source:                 reg_ftdi_data_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.668ns  (logic 0.077ns (11.519%)  route 0.591ns (88.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 2138.398 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 2139.042 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.694ns (routing 0.569ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.044ns, distribution 0.902ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.694  2139.042    ftdi_clk_IBUF_BUFG
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  2139.119 r  reg_ftdi_data_i_reg[11]/Q
                         net (fo=2, routed)           0.591  2139.711    ila_0/inst/ila_core_inst/DATA_I[15]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.946  2138.398    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000  2138.398    
                         clock uncertainty           -0.138  2138.260    
    SLICE_X62Y134        SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                     -0.017  2138.243    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                       2138.243    
                         arrival time                       -2139.711    
  -------------------------------------------------------------------
                         slack                                 -1.468    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 read_14_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.524ns  (logic 0.079ns (15.067%)  route 0.445ns (84.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 2138.355 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.642ns = ( 2139.074 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.726ns (routing 0.569ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.044ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.726  2139.074    ftdi_clk_IBUF_BUFG
    SLICE_X65Y119        FDRE                                         r  read_14_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079  2139.154 r  read_14_reg[4]/Q
                         net (fo=4, routed)           0.445  2139.599    ila_0/inst/ila_core_inst/DATA_I[138]
    SLICE_X66Y119        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.902  2138.355    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y119        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8/CLK
                         clock pessimism              0.000  2138.355    
                         clock uncertainty           -0.138  2138.217    
    SLICE_X66Y119        SRL16E (Setup_C5LUT_SLICEM_CLK_D)
                                                     -0.074  2138.143    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8
  -------------------------------------------------------------------
                         required time                       2138.143    
                         arrival time                       -2139.599    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.453ns  (required time - arrival time)
  Source:                 read_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.520ns  (logic 0.076ns (14.626%)  route 0.444ns (85.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 2138.355 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.641ns = ( 2139.073 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.725ns (routing 0.569ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.044ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.725  2139.073    ftdi_clk_IBUF_BUFG
    SLICE_X66Y116        FDRE                                         r  read_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2139.149 r  read_4_reg[6]/Q
                         net (fo=4, routed)           0.444  2139.593    ila_0/inst/ila_core_inst/DATA_I[60]
    SLICE_X66Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.902  2138.355    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.000  2138.355    
                         clock uncertainty           -0.138  2138.217    
    SLICE_X66Y115        SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.077  2138.140    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                       2138.140    
                         arrival time                       -2139.593    
  -------------------------------------------------------------------
                         slack                                 -1.453    

Slack (VIOLATED) :        -1.448ns  (required time - arrival time)
  Source:                 read_6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (ila_clk rise@2136.453ns - ftdi_clk rise@2136.432ns)
  Data Path Delay:        0.528ns  (logic 0.079ns (14.974%)  route 0.449ns (85.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 2138.354 - 2136.453 ) 
    Source Clock Delay      (SCD):    2.630ns = ( 2139.062 - 2136.432 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.714ns (routing 0.569ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.901ns (routing 1.044ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                   2136.432  2136.432 r  
    E13                                               0.000  2136.432 r  ftdi_clk (IN)
                         net (fo=0)                   0.000  2136.432    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552  2136.984 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000  2136.984    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2136.984 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336  2137.320    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2137.348 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.714  2139.062    ftdi_clk_IBUF_BUFG
    SLICE_X65Y113        FDRE                                         r  read_6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079  2139.142 r  read_6_reg[7]/Q
                         net (fo=4, routed)           0.449  2139.590    ila_0/inst/ila_core_inst/DATA_I[77]
    SLICE_X66Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge) 2136.453  2136.453 r  
    BUFGCE_X0Y76         BUFGCE                       0.000  2136.453 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.901  2138.354    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8/CLK
                         clock pessimism              0.000  2138.354    
                         clock uncertainty           -0.138  2138.216    
    SLICE_X66Y113        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.074  2138.142    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][77]_srl8
  -------------------------------------------------------------------
                         required time                       2138.142    
                         arrival time                       -2139.590    
  -------------------------------------------------------------------
                         slack                                 -1.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.200ns  (arrival time - required time)
  Source:                 ftdi_clk
                            (clock source 'ftdi_clk'  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.326ns (15.050%)  route 1.840ns (84.950%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.199ns (routing 1.148ns, distribution 1.051ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.543     2.166    ila_0/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.199     2.199    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     2.199    
                         clock uncertainty            0.138     2.337    
    SLICE_X62Y134        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     2.366    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 reg_ftdi_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.729%)  route 0.159ns (80.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.947ns (routing 0.311ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.704ns, distribution 0.630ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.947     1.302    ftdi_clk_IBUF_BUFG
    SLICE_X62Y112        FDRE                                         r  reg_ftdi_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.341 r  reg_ftdi_data_i_reg[14]/Q
                         net (fo=2, routed)           0.159     1.499    ila_0/inst/ila_core_inst/DATA_I[18]
    SLICE_X62Y111        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.334     1.334    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y111        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.000     1.334    
                         clock uncertainty            0.138     1.472    
    SLICE_X62Y111        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.016     1.488    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 read_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.903%)  route 0.192ns (83.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.945ns (routing 0.311ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.945     1.300    ftdi_clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  read_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.339 r  read_2_reg[4]/Q
                         net (fo=4, routed)           0.192     1.530    ila_0/inst/ila_core_inst/DATA_I[42]
    SLICE_X62Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.000     1.335    
                         clock uncertainty            0.138     1.473    
    SLICE_X62Y113        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     1.519    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 read_11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.039ns (19.915%)  route 0.157ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.955ns (routing 0.311ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.704ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.955     1.310    ftdi_clk_IBUF_BUFG
    SLICE_X66Y117        FDRE                                         r  read_11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.349 r  read_11_reg[3]/Q
                         net (fo=4, routed)           0.157     1.505    ila_0/inst/ila_core_inst/DATA_I[113]
    SLICE_X66Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.340     1.340    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
                         clock pessimism              0.000     1.340    
                         clock uncertainty            0.138     1.478    
    SLICE_X66Y118        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.016     1.494    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 read_11_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.813%)  route 0.158ns (80.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.954ns (routing 0.311ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.704ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.954     1.309    ftdi_clk_IBUF_BUFG
    SLICE_X66Y117        FDRE                                         r  read_11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.348 r  read_11_reg[5]/Q
                         net (fo=4, routed)           0.158     1.505    ila_0/inst/ila_core_inst/DATA_I[115]
    SLICE_X66Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.340     1.340    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y118        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK
                         clock pessimism              0.000     1.340    
                         clock uncertainty            0.138     1.478    
    SLICE_X66Y118        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.016     1.494    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 read_10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.039ns (17.135%)  route 0.189ns (82.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.949ns (routing 0.311ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.949     1.304    ftdi_clk_IBUF_BUFG
    SLICE_X62Y118        FDRE                                         r  read_10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.343 r  read_10_reg[2]/Q
                         net (fo=4, routed)           0.189     1.531    ila_0/inst/ila_core_inst/DATA_I[104]
    SLICE_X62Y117        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y117        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
                         clock pessimism              0.000     1.335    
                         clock uncertainty            0.138     1.473    
    SLICE_X62Y117        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     1.519    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 read_9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.038ns (15.598%)  route 0.206ns (84.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.949ns (routing 0.311ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.949     1.304    ftdi_clk_IBUF_BUFG
    SLICE_X62Y118        FDRE                                         r  read_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.342 r  read_9_reg[1]/Q
                         net (fo=4, routed)           0.206     1.547    ila_0/inst/ila_core_inst/DATA_I[95]
    SLICE_X62Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
                         clock pessimism              0.000     1.335    
                         clock uncertainty            0.138     1.473    
    SLICE_X62Y115        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     1.535    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 read_9_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.038ns (19.117%)  route 0.161ns (80.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.948     1.303    ftdi_clk_IBUF_BUFG
    SLICE_X62Y118        FDRE                                         r  read_9_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.341 r  read_9_reg[5]/Q
                         net (fo=4, routed)           0.161     1.501    ila_0/inst/ila_core_inst/DATA_I[99]
    SLICE_X62Y117        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y117        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/CLK
                         clock pessimism              0.000     1.335    
                         clock uncertainty            0.138     1.473    
    SLICE_X62Y117        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.016     1.489    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 read_8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.060%)  route 0.190ns (82.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.948     1.303    ftdi_clk_IBUF_BUFG
    SLICE_X62Y116        FDRE                                         r  read_8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.342 r  read_8_reg[3]/Q
                         net (fo=4, routed)           0.190     1.531    ila_0/inst/ila_core_inst/DATA_I[89]
    SLICE_X62Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y115        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/CLK
                         clock pessimism              0.000     1.335    
                         clock uncertainty            0.138     1.473    
    SLICE_X62Y115        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     1.518    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 read_5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ila_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.629%)  route 0.160ns (80.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.954ns (routing 0.311ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.704ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.954     1.309    ftdi_clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  read_5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.348 r  read_5_reg[4]/Q
                         net (fo=4, routed)           0.160     1.507    ila_0/inst/ila_core_inst/DATA_I[66]
    SLICE_X66Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.340     1.340    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/CLK
                         clock pessimism              0.000     1.340    
                         clock uncertainty            0.138     1.478    
    SLICE_X66Y113        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.016     1.494    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.013    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.270ns (16.215%)  route 1.395ns (83.785%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 54.171 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.120ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.913    10.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.902    54.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.796    58.967    
                         clock uncertainty           -0.035    58.931    
    SLICE_X73Y135        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.865    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                 48.094    

Slack (MET) :             48.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.270ns (16.215%)  route 1.395ns (83.785%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 54.171 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.120ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.913    10.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.902    54.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.796    58.967    
                         clock uncertainty           -0.035    58.931    
    SLICE_X73Y135        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.865    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                 48.094    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    

Slack (MET) :             48.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.270ns (16.225%)  route 1.394ns (83.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 54.173 - 50.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    4.796ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 1.228ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.149     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y103        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.249     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X94Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     9.526 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.234     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y103        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.912    10.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780    52.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904    54.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.796    58.969    
                         clock uncertainty           -0.035    58.933    
    SLICE_X73Y135        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.867    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 48.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.442ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    4.373ns
  Clock Net Delay (Source):      1.153ns (routing 0.660ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.732ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.153     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y146        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.098     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X74Y146        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.303     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.373     3.069    
    SLICE_X74Y146        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     3.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.410ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.732ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     3.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.302     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.410     3.031    
    SLICE_X74Y148        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.410ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.732ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     3.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y148        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.302     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.410     3.031    
    SLICE_X74Y148        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.410ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.732ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     3.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.302     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.410     3.031    
    SLICE_X74Y148        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.410ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.732ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.079     3.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.302     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -4.410     3.031    
    SLICE_X74Y148        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.402%)  route 0.074ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.438ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.410ns
  Clock Net Delay (Source):      1.158ns (routing 0.660ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.732ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.158     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y144        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X73Y144        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.299     7.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X73Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.410     3.028    
    SLICE_X73Y144        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.402%)  route 0.074ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.438ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.410ns
  Clock Net Delay (Source):      1.158ns (routing 0.660ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.732ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.158     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y144        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X73Y144        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.299     7.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X73Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.410     3.028    
    SLICE_X73Y144        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.722%)  route 0.102ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.439ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.732ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y149        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.300     7.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.404     3.035    
    SLICE_X74Y149        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.722%)  route 0.102ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.439ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.732ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.300     7.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.404     3.035    
    SLICE_X74Y149        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.722%)  route 0.102ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.439ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.404ns
  Clock Net Delay (Source):      1.155ns (routing 0.660ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.732ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.155     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.300     7.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.404     3.035    
    SLICE_X74Y149        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk
  To Clock:  ila_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.076ns (7.497%)  route 0.938ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.256 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.044ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.938     3.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.923     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.152     5.408    
                         clock uncertainty           -0.055     5.353    
    SLICE_X70Y143        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.076ns (7.497%)  route 0.938ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.256 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.044ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.938     3.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.923     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.152     5.408    
                         clock uncertainty           -0.055     5.353    
    SLICE_X70Y143        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.076ns (7.504%)  route 0.937ns (92.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.044ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.937     3.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.152     5.410    
                         clock uncertainty           -0.055     5.355    
    SLICE_X69Y143        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.076ns (7.504%)  route 0.937ns (92.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.044ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.937     3.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.152     5.410    
                         clock uncertainty           -0.055     5.355    
    SLICE_X69Y143        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     5.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.076ns (7.504%)  route 0.937ns (92.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.044ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.937     3.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y143        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.152     5.410    
                         clock uncertainty           -0.055     5.355    
    SLICE_X69Y143        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066     5.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.076ns (7.527%)  route 0.934ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.255 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.044ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.934     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.922     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.152     5.407    
                         clock uncertainty           -0.055     5.352    
    SLICE_X69Y145        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.076ns (7.527%)  route 0.934ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.255 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.044ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.934     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.922     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.152     5.407    
                         clock uncertainty           -0.055     5.352    
    SLICE_X69Y145        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.076ns (7.527%)  route 0.934ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.255 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.044ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.934     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.922     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.152     5.407    
                         clock uncertainty           -0.055     5.352    
    SLICE_X69Y145        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.076ns (7.527%)  route 0.934ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.255 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.044ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.934     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.922     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.152     5.407    
                         clock uncertainty           -0.055     5.352    
    SLICE_X70Y145        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ila_clk rise@3.333ns - ila_clk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.076ns (7.527%)  route 0.934ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.255 - 3.333 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.044ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.934     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X70Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    3.333     3.333 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     3.333 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.922     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.152     5.407    
                         clock uncertainty           -0.055     5.352    
    SLICE_X70Y145        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.038ns (28.551%)  route 0.095ns (71.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.192ns (routing 0.629ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.704ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.192     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y144        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.095     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X69Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.350     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X69Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.106     1.245    
    SLICE_X69Y144        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.190ns (routing 0.629ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.704ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.109     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X68Y142        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.355     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.106     1.249    
    SLICE_X68Y142        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.533%)  route 0.098ns (71.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.197ns (routing 0.629ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.704ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.197     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.098     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X70Y149        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.346     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X70Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.106     1.241    
    SLICE_X70Y149        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.316%)  route 0.136ns (77.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.191ns (routing 0.629ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.191     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y146        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.136     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X69Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X69Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.106     1.244    
    SLICE_X69Y146        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.741%)  route 0.104ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.193ns (routing 0.629ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y146        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.137     1.212    
    SLICE_X70Y146        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.741%)  route 0.104ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.193ns (routing 0.629ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.137     1.212    
    SLICE_X70Y146        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.741%)  route 0.104ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.193ns (routing 0.629ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.137     1.212    
    SLICE_X70Y146        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.741%)  route 0.104ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.193ns (routing 0.629ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.137     1.212    
    SLICE_X70Y146        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.741%)  route 0.104ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.193ns (routing 0.629ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.137     1.212    
    SLICE_X70Y146        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk rise@0.000ns - ila_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.741%)  route 0.104ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.193ns (routing 0.629ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.704ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.349     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.137     1.212    
    SLICE_X70Y146        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.144    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ila_clk
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.076ns (6.558%)  route 1.083ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.120ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.083     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.914     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.156ns  (logic 0.076ns (6.575%)  route 1.080ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.913ns (routing 1.120ns, distribution 0.793ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.080     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.913     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.156ns  (logic 0.076ns (6.575%)  route 1.080ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.155ns (routing 1.148ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.913ns (routing 1.120ns, distribution 0.793ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.080     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.913     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        6.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.454ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.196ns (routing 0.629ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.732ns, distribution 0.583ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.196     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y145        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.063     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X71Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.315     7.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.443ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.187ns (routing 0.629ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.732ns, distribution 0.572ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.187     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X70Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X70Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.304     7.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X70Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        6.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.438ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.189ns (routing 0.629ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.732ns, distribution 0.567ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.189     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.078     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X73Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.299     7.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.443ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.190ns (routing 0.629ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.732ns, distribution 0.572ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X69Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X69Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.304     7.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        6.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.434ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.189ns (routing 0.629ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.732ns, distribution 0.563ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.189     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.081     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X73Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.295     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.440ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.191ns (routing 0.629ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.732ns, distribution 0.569ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.191     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X70Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y144        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X70Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.301     7.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X70Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.440ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.191ns (routing 0.629ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.732ns, distribution 0.569ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.191     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X69Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y145        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X69Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.301     7.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X69Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.192ns (routing 0.629ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.732ns, distribution 0.578ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.192     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X70Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y138        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X70Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.310     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X70Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.192ns (routing 0.629ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.732ns, distribution 0.578ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.192     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X69Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X69Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.310     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X69Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        6.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.192ns (routing 0.629ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.732ns, distribution 0.570ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.192     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X69Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y143        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.080     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X69Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.302     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X69Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  ila_clk

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.295ns (40.578%)  route 0.432ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        -7.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.044ns, distribution 0.873ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     9.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.432     9.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X70Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.917     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.292ns (45.483%)  route 0.350ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        -7.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.044ns, distribution 0.881ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     9.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.350     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.288ns (46.080%)  route 0.337ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        -7.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.044ns, distribution 0.882ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     9.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.337     9.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X71Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.926     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.307ns (49.919%)  route 0.308ns (50.081%))
  Logic Levels:           0  
  Clock Path Skew:        -7.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.044ns, distribution 0.873ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     9.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.308     9.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X69Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.917     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.078ns (12.023%)  route 0.571ns (87.977%))
  Logic Levels:           0  
  Clock Path Skew:        -7.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    9.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.119ns (routing 1.228ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.044ns, distribution 0.873ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.119     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     9.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.571     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X71Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.917     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X71Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.304ns (49.673%)  route 0.308ns (50.327%))
  Logic Levels:           0  
  Clock Path Skew:        -7.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.913ns (routing 1.044ns, distribution 0.869ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     9.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.308     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X69Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.913     1.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.301ns (49.752%)  route 0.304ns (50.248%))
  Logic Levels:           0  
  Clock Path Skew:        -7.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.044ns, distribution 0.881ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     9.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.304     9.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.295ns (48.922%)  route 0.308ns (51.078%))
  Logic Levels:           0  
  Clock Path Skew:        -7.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.154ns (routing 1.228ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.044ns, distribution 0.879ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.154     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y152        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y152        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     9.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.308     9.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X72Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.923     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X72Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.593ns  (logic 0.080ns (13.490%)  route 0.513ns (86.510%))
  Logic Levels:           0  
  Clock Path Skew:        -7.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    9.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.153ns (routing 1.228ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.044ns, distribution 0.865ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.153     9.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X66Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     9.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.513     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.909     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.591ns  (logic 0.295ns (49.915%)  route 0.296ns (50.085%))
  Logic Levels:           0  
  Clock Path Skew:        -7.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    9.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.153ns (routing 1.228ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.044ns, distribution 0.881ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.153     9.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X71Y151        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y151        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     9.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.296     9.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.146ns (routing 0.660ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.704ns, distribution 0.646ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.146     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.061     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X74Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.350     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X74Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        -1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.146ns (routing 0.660ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.704ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.146     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.065     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.352     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X74Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.160ns (routing 0.660ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.704ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.160     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y144        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.058     3.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.348     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.161ns (routing 0.660ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.704ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.161     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.060     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X72Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.352     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.146ns (routing 0.660ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.704ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.146     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.076     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.345     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.217%)  route 0.069ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.154ns (routing 0.660ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.704ns, distribution 0.651ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.154     3.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.069     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.355     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.804%)  route 0.069ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        -1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.154ns (routing 0.660ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.704ns, distribution 0.649ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.154     3.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.069     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.964%)  route 0.071ns (65.036%))
  Logic Levels:           0  
  Clock Path Skew:        -1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.154ns (routing 0.660ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.704ns, distribution 0.649ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.154     3.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.071     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.041ns (37.123%)  route 0.069ns (62.877%))
  Logic Levels:           0  
  Clock Path Skew:        -1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.154ns (routing 0.660ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.704ns, distribution 0.649ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.154     3.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.069     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X74Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.147ns (routing 0.660ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.704ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.380     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.147     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X73Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y151        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.082     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X73Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.346     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ila_clk
  To Clock:  ila_clk

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 0.560ns (39.353%)  route 0.863ns (60.647%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.148ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.908ns (routing 1.044ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.191     2.191    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X71Y160        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.585 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.431     3.016    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X71Y161        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.182 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.432     3.614    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.908     1.908    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X66Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.413ns  (logic 0.704ns (49.823%)  route 0.709ns (50.177%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.148ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.891ns (routing 1.044ns, distribution 0.847ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.143     2.143    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X58Y156        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y156        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.535 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.269     2.804    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_8
    SLICE_X56Y156        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.960 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.986    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X56Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.046 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.396     3.442    ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X61Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     3.538 r  ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.018     3.556    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X61Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.891     1.891    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X61Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.389ns  (logic 0.639ns (46.004%)  route 0.750ns (53.996%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.148ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.894ns (routing 1.044ns, distribution 0.850ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.145     2.145    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X58Y158        SRL16E                                       r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y158        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     2.521 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.327     2.848    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_4
    SLICE_X58Y159        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     2.941 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.967    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X58Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.027 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.367     3.394    ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X61Y156        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.504 r  ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.030     3.534    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X61Y156        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.894     1.894    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X61Y156        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.350ns  (logic 0.560ns (41.481%)  route 0.790ns (58.519%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.148ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.908ns (routing 1.044ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.177     2.177    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X67Y156        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y156        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.571 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.337     2.908    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X67Y157        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.074 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.453     3.527    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.908     1.908    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X65Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.366ns  (logic 0.681ns (49.854%)  route 0.685ns (50.146%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.139ns (routing 1.148ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.891ns (routing 1.044ns, distribution 0.847ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.139     2.139    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X58Y153        SRL16E                                       r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     2.515 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.327     2.842    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_4
    SLICE_X58Y154        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     2.935 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.961    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X58Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.021 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.274     3.295    ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X61Y154        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.447 r  ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.058     3.505    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X61Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.891     1.891    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X61Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.560ns (43.011%)  route 0.742ns (56.989%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.148ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.908ns (routing 1.044ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.188     2.188    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X71Y158        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y158        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.582 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.349     2.931    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.097 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.393     3.490    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.908     1.908    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X65Y160        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.560ns (45.344%)  route 0.675ns (54.656%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.181ns (routing 1.148ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.912ns (routing 1.044ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.181     2.181    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X67Y159        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y159        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.575 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.279     2.854    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X67Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.020 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.396     3.416    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.912     1.912    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X65Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.560ns (47.904%)  route 0.609ns (52.096%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.148ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.908ns (routing 1.044ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.183     2.183    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X67Y161        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.577 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.279     2.856    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X67Y160        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.022 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.330     3.352    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.908     1.908    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X66Y161        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.175ns  (logic 0.560ns (47.660%)  route 0.615ns (52.340%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.175ns (routing 1.148ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.912ns (routing 1.044ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.175     2.175    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X66Y159        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y159        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.569 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.358     2.927    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X66Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.093 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.257     3.350    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.912     1.912    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X65Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.560ns (48.151%)  route 0.603ns (51.849%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.148ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.044ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        2.178     2.178    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X66Y162        SRLC32E                                      r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y162        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.572 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.286     2.858    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/lopt_7
    SLICE_X66Y163        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     3.024 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.317     3.341    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y162        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.909     1.909    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X66Y162        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.169ns (routing 0.629ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.704ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.169     1.169    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X60Y151        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.208 r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.035     1.242    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X60Y151        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.322     1.322    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X60Y151        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.520%)  route 0.060ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.170ns (routing 0.629ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.704ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.170     1.170    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y153        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.209 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.060     1.268    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X60Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.320     1.320    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X60Y154        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.348%)  route 0.053ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.629ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.704ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.183     1.183    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X63Y157        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.222 r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     1.275    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X63Y157        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.339     1.339    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X63Y157        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.461%)  route 0.053ns (57.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.629ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.704ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.184     1.184    ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X65Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.223 r  ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.053     1.275    ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X65Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.340     1.340    ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X65Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.789%)  route 0.084ns (68.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.629ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.704ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.165     1.165    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y155        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.204 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/Q
                         net (fo=2, routed)           0.084     1.288    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[10]
    SLICE_X59Y155        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.320     1.320    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X59Y155        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.943%)  route 0.083ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.629ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.704ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.167     1.167    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y152        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y152        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.206 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.083     1.289    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X60Y152        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.319     1.319    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X60Y152        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.316%)  route 0.066ns (62.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.629ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.704ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.187     1.187    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X62Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y159        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.226 r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.066     1.291    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X62Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.345     1.345    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X62Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.629ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.704ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.176     1.176    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X64Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.216 r  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.077     1.293    ila_0/inst/ila_core_inst/debug_data_in[3]
    SLICE_X64Y150        FDRE                                         r  ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.326     1.326    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X64Y150        FDRE                                         r  ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.629ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.704ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.176     1.176    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X64Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.215 r  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.082     1.297    ila_0/inst/ila_core_inst/debug_data_in[2]
    SLICE_X64Y150        FDRE                                         r  ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.326     1.326    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X64Y150        FDRE                                         r  ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.629ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.704ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.173     1.173    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X60Y157        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y157        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.212 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.091     1.303    ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X60Y157        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.327     1.327    ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X60Y157        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.331ns  (logic 1.339ns (40.192%)  route 1.992ns (59.808%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.992     2.507    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.824     3.331 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     3.331    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.380ns  (logic 0.551ns (39.891%)  route 0.830ns (60.109%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.830     0.979    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     1.380 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     1.380    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.371ns  (logic 0.914ns (27.115%)  route 2.457ns (72.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    10.251 r  reg_ftdi_oe_n_reg/Q
                         net (fo=4, routed)           2.457    12.709    reg_ftdi_oe_n
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.836    13.545 r  ftdi_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.545    ftdi_oe_n
    B10                                                               r  ftdi_oe_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 0.915ns (28.899%)  route 2.252ns (71.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.569ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.681    10.173    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.250 r  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           2.252    12.502    reg_ftdi_rd_n
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.838    13.341 r  ftdi_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.341    ftdi_rd_n
    A10                                                               r  ftdi_rd_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_LED_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.180ns  (logic 0.901ns (28.336%)  route 2.279ns (71.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.696ns (routing 0.569ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.696     2.612    ftdi_clk_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  reg_LED_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.689 r  reg_LED_data_reg[0]/Q
                         net (fo=1, routed)           2.279     4.968    LED_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.824     5.792 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.792    LED[0]
    H11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_LED_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.160ns  (logic 0.906ns (28.669%)  route 2.254ns (71.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.569ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.694     2.610    ftdi_clk_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  reg_LED_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.686 r  reg_LED_data_reg[2]/Q
                         net (fo=1, routed)           2.254     4.940    LED_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.830     5.770 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.770    LED[2]
    J10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_LED_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.141ns  (logic 0.898ns (28.598%)  route 2.243ns (71.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.569ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.694     2.610    ftdi_clk_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  reg_LED_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.686 r  reg_LED_data_reg[1]/Q
                         net (fo=1, routed)           2.243     4.929    LED_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.822     5.752 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.752    LED[1]
    J11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_clk_beat/beat_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 0.913ns (38.693%)  route 1.446ns (61.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.569ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.756     2.672    u_ftdi_clk_beat/clk
    SLICE_X2Y218         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y218         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.751 r  u_ftdi_clk_beat/beat_reg/Q
                         net (fo=2, routed)           1.446     4.197    LED_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.834     5.031 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.031    LED[3]
    G11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_clk_beat/beat_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.104ns  (logic 0.449ns (40.690%)  route 0.655ns (59.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.311ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.969     1.324    u_ftdi_clk_beat/clk
    SLICE_X2Y218         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y218         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.363 r  u_ftdi_clk_beat/beat_reg/Q
                         net (fo=2, routed)           0.655     2.018    LED_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     2.428 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.428    LED[3]
    G11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_LED_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.497ns  (logic 0.436ns (29.124%)  route 1.061ns (70.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.311ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.932     1.287    ftdi_clk_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  reg_LED_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.324 r  reg_LED_data_reg[1]/Q
                         net (fo=1, routed)           1.061     2.385    LED_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.783 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.783    LED[1]
    J11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_LED_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.512ns  (logic 0.444ns (29.386%)  route 1.068ns (70.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.311ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.932     1.287    ftdi_clk_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  reg_LED_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.325 r  reg_LED_data_reg[2]/Q
                         net (fo=1, routed)           1.068     2.393    LED_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.406     2.799 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.799    LED[2]
    J10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_LED_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.440ns (28.838%)  route 1.085ns (71.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.933ns (routing 0.311ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.933     1.288    ftdi_clk_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  reg_LED_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.327 r  reg_LED_data_reg[0]/Q
                         net (fo=1, routed)           1.085     2.412    LED_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     2.812 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.812    LED[0]
    H11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 0.453ns (29.652%)  route 1.074ns (70.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.927ns (routing 0.311ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.927     8.858    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     8.896 r  reg_ftdi_rd_n_reg/Q
                         net (fo=6, routed)           1.074     9.970    reg_ftdi_rd_n
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415    10.385 r  ftdi_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000    10.385    ftdi_rd_n
    A10                                                               r  ftdi_rd_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.597ns  (logic 0.451ns (28.211%)  route 1.147ns (71.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.927ns (routing 0.311ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         0.927     8.858    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     8.896 r  reg_ftdi_oe_n_reg/Q
                         net (fo=4, routed)           1.147    10.043    reg_ftdi_oe_n
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.413    10.455 r  ftdi_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000    10.455    ftdi_oe_n
    B10                                                               r  ftdi_oe_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.284ns  (logic 4.300ns (81.383%)  route 0.984ns (18.617%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.984     5.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X74Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.904     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X74Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 4.398ns (86.676%)  route 0.676ns (13.324%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 1.120ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.627     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X94Y99         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     5.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.049     5.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X94Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.889     4.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 4.424ns (87.516%)  route 0.631ns (12.484%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 1.120ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.576     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X92Y98         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     5.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.055     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X92Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.887     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 4.401ns (89.786%)  route 0.501ns (10.214%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.892ns (routing 1.120ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.443     4.743    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X90Y107        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.058     4.902    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X90Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.780     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.892     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X90Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.506ns (65.679%)  route 0.264ns (34.321%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.303ns (routing 0.732ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.243     0.708    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X90Y107        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.021     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X90Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.303     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X90Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.514ns (60.820%)  route 0.331ns (39.180%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.299ns (routing 0.732ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.312     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X92Y98         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     0.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.019     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X92Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.299     7.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.506ns (59.035%)  route 0.351ns (40.965%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.300ns (routing 0.732ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.336     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X94Y99         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     0.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X94Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.300     7.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.465ns (48.467%)  route 0.494ns (51.533%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.308ns (routing 0.732ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.494     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X74Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.820     6.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.308     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X74Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_data[12]
                            (input port)
  Destination:            reg_ftdi_data_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.031ns  (logic 0.574ns (18.944%)  route 2.457ns (81.056%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.522ns (routing 0.521ns, distribution 1.001ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  ftdi_data[12] (INOUT)
                         net (fo=0)                   0.000     0.000    ftdi_data_IBUF[12]_inst/I
    E8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  ftdi_data_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    ftdi_data_IBUF[12]_inst/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  ftdi_data_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.457     3.031    ftdi_data_IBUF[12]
    SLICE_X62Y112        FDRE                                         r  reg_ftdi_data_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.522     2.145    ftdi_clk_IBUF_BUFG
    SLICE_X62Y112        FDRE                                         r  reg_ftdi_data_i_reg[12]/C

Slack:                    inf
  Source:                 ftdi_data[13]
                            (input port)
  Destination:            reg_ftdi_data_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.908ns  (logic 0.575ns (19.773%)  route 2.333ns (80.227%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.521ns, distribution 0.997ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  ftdi_data[13] (INOUT)
                         net (fo=0)                   0.000     0.000    ftdi_data_IBUF[13]_inst/I
    D8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.575     0.575 r  ftdi_data_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.575    ftdi_data_IBUF[13]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.575 r  ftdi_data_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.333     2.908    ftdi_data_IBUF[13]
    SLICE_X63Y111        FDRE                                         r  reg_ftdi_data_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.518     2.141    ftdi_clk_IBUF_BUFG
    SLICE_X63Y111        FDRE                                         r  reg_ftdi_data_i_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_oe_n_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.854ns  (logic 0.515ns (18.028%)  route 2.340ns (81.972%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 9.696 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.497ns (routing 0.521ns, distribution 0.976ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.340     2.854    ftdi_resetn_OBUF
    SLICE_X62Y137        FDPE                                         f  reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     8.175    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.199 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.497     9.696    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_rd_n_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.854ns  (logic 0.515ns (18.028%)  route 2.340ns (81.972%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 9.696 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.497ns (routing 0.521ns, distribution 0.976ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           2.340     2.854    ftdi_resetn_OBUF
    SLICE_X62Y137        FDPE                                         f  reg_ftdi_rd_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     8.175    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.199 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.497     9.696    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.713ns (25.115%)  route 2.127ns (74.885%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 9.696 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.497ns (routing 0.521ns, distribution 0.976ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.074     2.637    p_0_in
    SLICE_X62Y137        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.787 r  reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.053     2.840    reg_ftdi_rd_n_i_1_n_0
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     8.175    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.199 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.497     9.696    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_be[0]
                            (input port)
  Destination:            reg_ftdi_be_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.833ns  (logic 0.563ns (19.884%)  route 2.270ns (80.116%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.520ns (routing 0.521ns, distribution 0.999ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  ftdi_be[0] (INOUT)
                         net (fo=0)                   0.000     0.000    ftdi_be_IBUF[0]_inst/I
    E11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 r  ftdi_be_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    ftdi_be_IBUF[0]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 r  ftdi_be_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.270     2.833    ftdi_be_IBUF[0]
    SLICE_X62Y110        FDRE                                         r  reg_ftdi_be_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.520     2.143    ftdi_clk_IBUF_BUFG
    SLICE_X62Y110        FDRE                                         r  reg_ftdi_be_i_reg[0]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 0.563ns (19.918%)  route 2.265ns (80.082%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 9.696 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.497ns (routing 0.521ns, distribution 0.976ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.265     2.828    p_0_in
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     8.175    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.199 f  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.497     9.696    ftdi_clk_IBUF_BUFG
    SLICE_X62Y137        FDPE                                         r  reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_data[14]
                            (input port)
  Destination:            reg_ftdi_data_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.816ns  (logic 0.579ns (20.572%)  route 2.237ns (79.428%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.521ns, distribution 1.000ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  ftdi_data[14] (INOUT)
                         net (fo=0)                   0.000     0.000    ftdi_data_IBUF[14]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  ftdi_data_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    ftdi_data_IBUF[14]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  ftdi_data_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.237     2.816    ftdi_data_IBUF[14]
    SLICE_X62Y112        FDRE                                         r  reg_ftdi_data_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.521     2.144    ftdi_clk_IBUF_BUFG
    SLICE_X62Y112        FDRE                                         r  reg_ftdi_data_i_reg[14]/C

Slack:                    inf
  Source:                 ftdi_data[2]
                            (input port)
  Destination:            reg_ftdi_data_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 0.603ns (21.685%)  route 2.176ns (78.315%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.521ns, distribution 0.983ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  ftdi_data[2] (INOUT)
                         net (fo=0)                   0.000     0.000    ftdi_data_IBUF[2]_inst/I
    A15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.603     0.603 r  ftdi_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    ftdi_data_IBUF[2]_inst/OUT
    A15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.603 r  ftdi_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.176     2.779    ftdi_data_IBUF[2]
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.504     2.127    ftdi_clk_IBUF_BUFG
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[2]/C

Slack:                    inf
  Source:                 ftdi_data[3]
                            (input port)
  Destination:            reg_ftdi_data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.593ns (21.425%)  route 2.173ns (78.575%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.521ns, distribution 0.983ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ftdi_data[3] (INOUT)
                         net (fo=0)                   0.000     0.000    ftdi_data_IBUF[3]_inst/I
    B15                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.593     0.593 r  ftdi_data_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.593    ftdi_data_IBUF[3]_inst/OUT
    B15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.593 r  ftdi_data_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.173     2.766    ftdi_data_IBUF[3]
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.504     2.127    ftdi_clk_IBUF_BUFG
    SLICE_X62Y135        FDRE                                         r  reg_ftdi_data_i_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/beat_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.209ns (33.980%)  route 0.405ns (66.020%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.089ns (routing 0.345ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.389     0.539    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     0.598 r  u_ftdi_clk_beat/beat_i_1/O
                         net (fo=1, routed)           0.016     0.614    u_ftdi_clk_beat/beat_i_1_n_0
    SLICE_X2Y218         FDRE                                         r  u_ftdi_clk_beat/beat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.089     1.669    u_ftdi_clk_beat/clk
    SLICE_X2Y218         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.345ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.093     1.674    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.345ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.093     1.674    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.345ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.093     1.674    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.345ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.093     1.674    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.345ns, distribution 0.752ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.097     1.678    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.345ns, distribution 0.752ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.097     1.678    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.345ns, distribution 0.752ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.097     1.678    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.165ns (26.630%)  route 0.453ns (73.370%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.345ns, distribution 0.752ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.091     0.618    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.097     1.678    u_ftdi_clk_beat/clk
    SLICE_X2Y217         FDRE                                         r  u_ftdi_clk_beat/count_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.165ns (23.592%)  route 0.533ns (76.408%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.092ns (routing 0.345ns, distribution 0.747ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.362     0.512    u_ftdi_clk_beat/rst_n
    SLICE_X2Y218         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.527 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.171     0.698    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y216         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=178, routed)         1.092     1.673    u_ftdi_clk_beat/clk
    SLICE_X2Y216         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ila_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.961ns  (logic 0.660ns (22.298%)  route 2.301ns (77.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.906ns (routing 1.044ns, distribution 0.862ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     2.466    ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[1]
    SLICE_X66Y153        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     2.563 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=2, routed)           0.398     2.961    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/PROBES_I[0]
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.906     1.906    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/CLK_I
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.660ns (22.893%)  route 2.224ns (77.107%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.906ns (routing 1.044ns, distribution 0.862ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.903     2.466    ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[1]
    SLICE_X66Y153        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     2.563 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=2, routed)           0.321     2.884    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/PROBES_I[0]
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.906     1.906    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/CLK_I
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.873ns  (logic 0.563ns (19.610%)  route 2.309ns (80.390%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.946ns (routing 1.044ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.309     2.873    ila_0/inst/ila_core_inst/TRIGGER_I[1]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.946     1.946    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.235ns (18.853%)  route 1.011ns (81.147%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.872     1.070    ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[1]
    SLICE_X66Y153        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.107 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=2, routed)           0.139     1.246    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/PROBES_I[0]
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/CLK_I
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.198ns (15.740%)  route 1.059ns (84.260%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.371ns (routing 0.704ns, distribution 0.667ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.059     1.257    ila_0/inst/ila_core_inst/TRIGGER_I[1]
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.371     1.371    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X62Y134        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.235ns (18.381%)  route 1.043ns (81.619%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.335ns (routing 0.704ns, distribution 0.631ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.872     1.070    ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[1]
    SLICE_X66Y153        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.107 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=2, routed)           0.171     1.278    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/PROBES_I[0]
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk rise edge)    0.000     0.000 r  
    BUFGCE_X0Y76         BUFGCE                       0.000     0.000 r  clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2265, routed)        1.335     1.335    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/CLK_I
    SLICE_X66Y159        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/C





