// Seed: 1696011380
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_15 = -1'b0;
  assign id_9 = id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd25,
    parameter id_22 = 32'd88,
    parameter id_9  = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout tri0 id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire _id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_3,
      id_18,
      id_19,
      id_2,
      id_2,
      id_15,
      id_3,
      id_6,
      id_2,
      id_11,
      id_4,
      id_3,
      id_16,
      id_13
  );
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_21;
  wire [-1 : id_14] _id_22;
  wire [id_9 : -1 'b0] id_23;
  assign id_18 = -1;
  wire [id_22 : -1 'b0] id_24;
  wire id_25;
  ;
  xnor primCall (id_13, id_2, id_6, id_20, id_18, id_3, id_19, id_15, id_7, id_4, id_17);
  logic id_26;
  ;
  assign id_5[-1] = 1;
endmodule
