
B-G4311B-driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063e0  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080065b8  080065b8  000165b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065e0  080065e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080065e0  080065e0  000165e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065e8  080065e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065e8  080065e8  000165e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065ec  080065ec  000165ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080065f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  2000000c  080065fc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  080065fc  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011567  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022a0  00000000  00000000  000315a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001048  00000000  00000000  00033848  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f20  00000000  00000000  00034890  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001df10  00000000  00000000  000357b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dc49  00000000  00000000  000536c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c2ee7  00000000  00000000  00061309  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001241f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000442c  00000000  00000000  0012426c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080065a0 	.word	0x080065a0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080065a0 	.word	0x080065a0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08a      	sub	sp, #40	; 0x28
 800051c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	f107 0314 	add.w	r3, r7, #20
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
 800052c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052e:	4b24      	ldr	r3, [pc, #144]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000532:	4a23      	ldr	r2, [pc, #140]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	64d3      	str	r3, [r2, #76]	; 0x4c
 800053a:	4b21      	ldr	r3, [pc, #132]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800053e:	f003 0304 	and.w	r3, r3, #4
 8000542:	613b      	str	r3, [r7, #16]
 8000544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000546:	4b1e      	ldr	r3, [pc, #120]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800054a:	4a1d      	ldr	r2, [pc, #116]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800054c:	f043 0320 	orr.w	r3, r3, #32
 8000550:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000552:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000556:	f003 0320 	and.w	r3, r3, #32
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055e:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000562:	4a17      	ldr	r2, [pc, #92]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000564:	f043 0302 	orr.w	r3, r3, #2
 8000568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800056a:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800056c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056e:	f003 0302 	and.w	r3, r3, #2
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000576:	4b12      	ldr	r3, [pc, #72]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057a:	4a11      	ldr	r2, [pc, #68]	; (80005c0 <MX_GPIO_Init+0xa8>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <MX_GPIO_Init+0xa8>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 800058e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <MX_GPIO_Init+0xac>)
 8000596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	2300      	movs	r3, #0
 800059a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800059c:	f107 0314 	add.w	r3, r7, #20
 80005a0:	4619      	mov	r1, r3
 80005a2:	4809      	ldr	r0, [pc, #36]	; (80005c8 <MX_GPIO_Init+0xb0>)
 80005a4:	f001 f8a8 	bl	80016f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2104      	movs	r1, #4
 80005ac:	2028      	movs	r0, #40	; 0x28
 80005ae:	f001 f808 	bl	80015c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005b2:	2028      	movs	r0, #40	; 0x28
 80005b4:	f001 f81f 	bl	80015f6 <HAL_NVIC_EnableIRQ>

}
 80005b8:	bf00      	nop
 80005ba:	3728      	adds	r7, #40	; 0x28
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40021000 	.word	0x40021000
 80005c4:	10110000 	.word	0x10110000
 80005c8:	48000800 	.word	0x48000800

080005cc <HAL_GPIO_EXTI_Callback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_10)
 80005d6:	88fb      	ldrh	r3, [r7, #6]
 80005d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80005dc:	d116      	bne.n	800060c <HAL_GPIO_EXTI_Callback+0x40>
	{

				 HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_1);
 80005de:	2100      	movs	r1, #0
 80005e0:	480c      	ldr	r0, [pc, #48]	; (8000614 <HAL_GPIO_EXTI_Callback+0x48>)
 80005e2:	f003 ff19 	bl	8004418 <HAL_TIMEx_PWMN_Start_IT>
				 HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_2);
 80005e6:	2104      	movs	r1, #4
 80005e8:	480a      	ldr	r0, [pc, #40]	; (8000614 <HAL_GPIO_EXTI_Callback+0x48>)
 80005ea:	f003 ff15 	bl	8004418 <HAL_TIMEx_PWMN_Start_IT>
				 HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_3);
 80005ee:	2108      	movs	r1, #8
 80005f0:	4808      	ldr	r0, [pc, #32]	; (8000614 <HAL_GPIO_EXTI_Callback+0x48>)
 80005f2:	f003 ff11 	bl	8004418 <HAL_TIMEx_PWMN_Start_IT>

				 HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 80005f6:	2100      	movs	r1, #0
 80005f8:	4807      	ldr	r0, [pc, #28]	; (8000618 <HAL_GPIO_EXTI_Callback+0x4c>)
 80005fa:	f002 fb11 	bl	8002c20 <HAL_TIM_IC_Start>
				 HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 80005fe:	2104      	movs	r1, #4
 8000600:	4805      	ldr	r0, [pc, #20]	; (8000618 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000602:	f002 fb0d 	bl	8002c20 <HAL_TIM_IC_Start>

				 start_stop=1;
 8000606:	4b05      	ldr	r3, [pc, #20]	; (800061c <HAL_GPIO_EXTI_Callback+0x50>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]

	}
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000080 	.word	0x20000080
 8000618:	200000cc 	.word	0x200000cc
 800061c:	20000031 	.word	0x20000031

08000620 <HAL_TIMEx_CommutCallback>:

void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	{



	}
}
 8000628:	bf00      	nop
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr

08000634 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]

	if(htim->Instance==TIM2)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
		//  TIM1->CCR2=TIM2->CCR2;
		//  TIM1->CCR3=TIM2->CCR2;
		}
	}

}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000654:	f000 fe69 	bl	800132a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000658:	f000 f9bc 	bl	80009d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065c:	f7ff ff5c 	bl	8000518 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000660:	f000 fab6 	bl	8000bd0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000664:	f000 fc32 	bl	8000ecc <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000668:	f000 fd9e 	bl	80011a8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800066c:	f000 fb94 	bl	8000d98 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //////// konfiguracja Timer 2  ////////////
    TIM2->ARR=0xFFFF;
 8000670:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000674:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000678:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->PSC=500;
 800067a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800067e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000682:	629a      	str	r2, [r3, #40]	; 0x28

  //////// konfiguracja Timer 4  ////////////
    TIM4->ARR=0xFFFF;
 8000684:	4b20      	ldr	r3, [pc, #128]	; (8000708 <main+0xb8>)
 8000686:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800068a:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM4->PSC=500;
 800068c:	4b1e      	ldr	r3, [pc, #120]	; (8000708 <main+0xb8>)
 800068e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000692:	629a      	str	r2, [r3, #40]	; 0x28
    TIM4->CCR2=2;
 8000694:	4b1c      	ldr	r3, [pc, #112]	; (8000708 <main+0xb8>)
 8000696:	2202      	movs	r2, #2
 8000698:	639a      	str	r2, [r3, #56]	; 0x38

    //////// konfiguracja Timer 1  ////////////
    TIM1->ARR=0;
 800069a:	4b1c      	ldr	r3, [pc, #112]	; (800070c <main+0xbc>)
 800069c:	2200      	movs	r2, #0
 800069e:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM1->PSC=0;
 80006a0:	4b1a      	ldr	r3, [pc, #104]	; (800070c <main+0xbc>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	629a      	str	r2, [r3, #40]	; 0x28
    TIM1->CCR1=0;
 80006a6:	4b19      	ldr	r3, [pc, #100]	; (800070c <main+0xbc>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	635a      	str	r2, [r3, #52]	; 0x34
    TIM1->CCR2=0;
 80006ac:	4b17      	ldr	r3, [pc, #92]	; (800070c <main+0xbc>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	639a      	str	r2, [r3, #56]	; 0x38
    TIM1->CCR3=0;
 80006b2:	4b16      	ldr	r3, [pc, #88]	; (800070c <main+0xbc>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))
 80006b8:	2140      	movs	r1, #64	; 0x40
 80006ba:	4815      	ldr	r0, [pc, #84]	; (8000710 <main+0xc0>)
 80006bc:	f001 f99e 	bl	80019fc <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d003      	beq.n	80006ce <main+0x7e>
	 		  a=1;
 80006c6:	4b13      	ldr	r3, [pc, #76]	; (8000714 <main+0xc4>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	701a      	strb	r2, [r3, #0]
 80006cc:	e002      	b.n	80006d4 <main+0x84>
	 	  else
	 		  a=0;
 80006ce:	4b11      	ldr	r3, [pc, #68]	; (8000714 <main+0xc4>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	701a      	strb	r2, [r3, #0]

	 	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	480e      	ldr	r0, [pc, #56]	; (8000710 <main+0xc0>)
 80006d8:	f001 f990 	bl	80019fc <HAL_GPIO_ReadPin>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d003      	beq.n	80006ea <main+0x9a>
	 	  		  b=1;
 80006e2:	4b0d      	ldr	r3, [pc, #52]	; (8000718 <main+0xc8>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	e002      	b.n	80006f0 <main+0xa0>
	 	  else
	 		  b=0;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <main+0xc8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]

	 	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 80006f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f4:	4806      	ldr	r0, [pc, #24]	; (8000710 <main+0xc0>)
 80006f6:	f001 f981 	bl	80019fc <HAL_GPIO_ReadPin>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d00f      	beq.n	8000720 <main+0xd0>
	 	  		  c=1;
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <main+0xcc>)
 8000702:	2201      	movs	r2, #1
 8000704:	701a      	strb	r2, [r3, #0]
 8000706:	e00e      	b.n	8000726 <main+0xd6>
 8000708:	40000800 	.word	0x40000800
 800070c:	40012c00 	.word	0x40012c00
 8000710:	48000400 	.word	0x48000400
 8000714:	20000030 	.word	0x20000030
 8000718:	20000028 	.word	0x20000028
 800071c:	2000002e 	.word	0x2000002e
	 	  else
	 		  c=0;
 8000720:	4b98      	ldr	r3, [pc, #608]	; (8000984 <main+0x334>)
 8000722:	2200      	movs	r2, #0
 8000724:	701a      	strb	r2, [r3, #0]

	 	  	  if(start_stop==1)
 8000726:	4b98      	ldr	r3, [pc, #608]	; (8000988 <main+0x338>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b01      	cmp	r3, #1
 800072e:	f040 8141 	bne.w	80009b4 <main+0x364>
	 	  	  {
	 											if( a==1 && b==0 && c==0)
 8000732:	4b96      	ldr	r3, [pc, #600]	; (800098c <main+0x33c>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d12b      	bne.n	8000792 <main+0x142>
 800073a:	4b95      	ldr	r3, [pc, #596]	; (8000990 <main+0x340>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d127      	bne.n	8000792 <main+0x142>
 8000742:	4b90      	ldr	r3, [pc, #576]	; (8000984 <main+0x334>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d123      	bne.n	8000792 <main+0x142>
	 											{
	 											SET_CC1_T1;
 800074a:	4b92      	ldr	r3, [pc, #584]	; (8000994 <main+0x344>)
 800074c:	6a1b      	ldr	r3, [r3, #32]
 800074e:	4a91      	ldr	r2, [pc, #580]	; (8000994 <main+0x344>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6213      	str	r3, [r2, #32]
	 											RESET_CC1N_T2;
 8000756:	4b8f      	ldr	r3, [pc, #572]	; (8000994 <main+0x344>)
 8000758:	6a1b      	ldr	r3, [r3, #32]
 800075a:	4a8e      	ldr	r2, [pc, #568]	; (8000994 <main+0x344>)
 800075c:	f023 0304 	bic.w	r3, r3, #4
 8000760:	6213      	str	r3, [r2, #32]
	 											RESET_CC2_T3;
 8000762:	4b8c      	ldr	r3, [pc, #560]	; (8000994 <main+0x344>)
 8000764:	6a1b      	ldr	r3, [r3, #32]
 8000766:	4a8b      	ldr	r2, [pc, #556]	; (8000994 <main+0x344>)
 8000768:	f023 0310 	bic.w	r3, r3, #16
 800076c:	6213      	str	r3, [r2, #32]
	 											SET_CC2N_T4;
 800076e:	4b89      	ldr	r3, [pc, #548]	; (8000994 <main+0x344>)
 8000770:	6a1b      	ldr	r3, [r3, #32]
 8000772:	4a88      	ldr	r2, [pc, #544]	; (8000994 <main+0x344>)
 8000774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000778:	6213      	str	r3, [r2, #32]
	 											RESET_CC3_T5;
 800077a:	4b86      	ldr	r3, [pc, #536]	; (8000994 <main+0x344>)
 800077c:	6a1b      	ldr	r3, [r3, #32]
 800077e:	4a85      	ldr	r2, [pc, #532]	; (8000994 <main+0x344>)
 8000780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000784:	6213      	str	r3, [r2, #32]
	 											RESET_CC3N_T6;
 8000786:	4b83      	ldr	r3, [pc, #524]	; (8000994 <main+0x344>)
 8000788:	6a1b      	ldr	r3, [r3, #32]
 800078a:	4a82      	ldr	r2, [pc, #520]	; (8000994 <main+0x344>)
 800078c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000790:	6213      	str	r3, [r2, #32]
	 											}

	 											if( a==1 && b==1 && c==0)
 8000792:	4b7e      	ldr	r3, [pc, #504]	; (800098c <main+0x33c>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b01      	cmp	r3, #1
 8000798:	d12b      	bne.n	80007f2 <main+0x1a2>
 800079a:	4b7d      	ldr	r3, [pc, #500]	; (8000990 <main+0x340>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d127      	bne.n	80007f2 <main+0x1a2>
 80007a2:	4b78      	ldr	r3, [pc, #480]	; (8000984 <main+0x334>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d123      	bne.n	80007f2 <main+0x1a2>
	 											{
	 											SET_CC1_T1;
 80007aa:	4b7a      	ldr	r3, [pc, #488]	; (8000994 <main+0x344>)
 80007ac:	6a1b      	ldr	r3, [r3, #32]
 80007ae:	4a79      	ldr	r2, [pc, #484]	; (8000994 <main+0x344>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6213      	str	r3, [r2, #32]
	 											RESET_CC1N_T2;
 80007b6:	4b77      	ldr	r3, [pc, #476]	; (8000994 <main+0x344>)
 80007b8:	6a1b      	ldr	r3, [r3, #32]
 80007ba:	4a76      	ldr	r2, [pc, #472]	; (8000994 <main+0x344>)
 80007bc:	f023 0304 	bic.w	r3, r3, #4
 80007c0:	6213      	str	r3, [r2, #32]
	 											RESET_CC2_T3;
 80007c2:	4b74      	ldr	r3, [pc, #464]	; (8000994 <main+0x344>)
 80007c4:	6a1b      	ldr	r3, [r3, #32]
 80007c6:	4a73      	ldr	r2, [pc, #460]	; (8000994 <main+0x344>)
 80007c8:	f023 0310 	bic.w	r3, r3, #16
 80007cc:	6213      	str	r3, [r2, #32]
	 											RESET_CC2N_T4;
 80007ce:	4b71      	ldr	r3, [pc, #452]	; (8000994 <main+0x344>)
 80007d0:	6a1b      	ldr	r3, [r3, #32]
 80007d2:	4a70      	ldr	r2, [pc, #448]	; (8000994 <main+0x344>)
 80007d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007d8:	6213      	str	r3, [r2, #32]
	 											RESET_CC3_T5;
 80007da:	4b6e      	ldr	r3, [pc, #440]	; (8000994 <main+0x344>)
 80007dc:	6a1b      	ldr	r3, [r3, #32]
 80007de:	4a6d      	ldr	r2, [pc, #436]	; (8000994 <main+0x344>)
 80007e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007e4:	6213      	str	r3, [r2, #32]
	 											SET_CC3N_T6;
 80007e6:	4b6b      	ldr	r3, [pc, #428]	; (8000994 <main+0x344>)
 80007e8:	6a1b      	ldr	r3, [r3, #32]
 80007ea:	4a6a      	ldr	r2, [pc, #424]	; (8000994 <main+0x344>)
 80007ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007f0:	6213      	str	r3, [r2, #32]
	 											}


	 											if( a==0 && b==1 && c==0)
 80007f2:	4b66      	ldr	r3, [pc, #408]	; (800098c <main+0x33c>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d12b      	bne.n	8000852 <main+0x202>
 80007fa:	4b65      	ldr	r3, [pc, #404]	; (8000990 <main+0x340>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d127      	bne.n	8000852 <main+0x202>
 8000802:	4b60      	ldr	r3, [pc, #384]	; (8000984 <main+0x334>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d123      	bne.n	8000852 <main+0x202>
	 											{
	 											RESET_CC1_T1;
 800080a:	4b62      	ldr	r3, [pc, #392]	; (8000994 <main+0x344>)
 800080c:	6a1b      	ldr	r3, [r3, #32]
 800080e:	4a61      	ldr	r2, [pc, #388]	; (8000994 <main+0x344>)
 8000810:	f023 0301 	bic.w	r3, r3, #1
 8000814:	6213      	str	r3, [r2, #32]
	 											RESET_CC1N_T2;
 8000816:	4b5f      	ldr	r3, [pc, #380]	; (8000994 <main+0x344>)
 8000818:	6a1b      	ldr	r3, [r3, #32]
 800081a:	4a5e      	ldr	r2, [pc, #376]	; (8000994 <main+0x344>)
 800081c:	f023 0304 	bic.w	r3, r3, #4
 8000820:	6213      	str	r3, [r2, #32]
	 											SET_CC2_T3;
 8000822:	4b5c      	ldr	r3, [pc, #368]	; (8000994 <main+0x344>)
 8000824:	6a1b      	ldr	r3, [r3, #32]
 8000826:	4a5b      	ldr	r2, [pc, #364]	; (8000994 <main+0x344>)
 8000828:	f043 0310 	orr.w	r3, r3, #16
 800082c:	6213      	str	r3, [r2, #32]
	 											RESET_CC2N_T4;
 800082e:	4b59      	ldr	r3, [pc, #356]	; (8000994 <main+0x344>)
 8000830:	6a1b      	ldr	r3, [r3, #32]
 8000832:	4a58      	ldr	r2, [pc, #352]	; (8000994 <main+0x344>)
 8000834:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000838:	6213      	str	r3, [r2, #32]
	 											RESET_CC3_T5;
 800083a:	4b56      	ldr	r3, [pc, #344]	; (8000994 <main+0x344>)
 800083c:	6a1b      	ldr	r3, [r3, #32]
 800083e:	4a55      	ldr	r2, [pc, #340]	; (8000994 <main+0x344>)
 8000840:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000844:	6213      	str	r3, [r2, #32]
	 											SET_CC3N_T6;
 8000846:	4b53      	ldr	r3, [pc, #332]	; (8000994 <main+0x344>)
 8000848:	6a1b      	ldr	r3, [r3, #32]
 800084a:	4a52      	ldr	r2, [pc, #328]	; (8000994 <main+0x344>)
 800084c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000850:	6213      	str	r3, [r2, #32]
	 											}


	 											if( a==0 && b==1 && c==1)
 8000852:	4b4e      	ldr	r3, [pc, #312]	; (800098c <main+0x33c>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d12b      	bne.n	80008b2 <main+0x262>
 800085a:	4b4d      	ldr	r3, [pc, #308]	; (8000990 <main+0x340>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d127      	bne.n	80008b2 <main+0x262>
 8000862:	4b48      	ldr	r3, [pc, #288]	; (8000984 <main+0x334>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d123      	bne.n	80008b2 <main+0x262>
	 											{
	 					    					RESET_CC1_T1;
 800086a:	4b4a      	ldr	r3, [pc, #296]	; (8000994 <main+0x344>)
 800086c:	6a1b      	ldr	r3, [r3, #32]
 800086e:	4a49      	ldr	r2, [pc, #292]	; (8000994 <main+0x344>)
 8000870:	f023 0301 	bic.w	r3, r3, #1
 8000874:	6213      	str	r3, [r2, #32]
	 					    					SET_CC1N_T2;
 8000876:	4b47      	ldr	r3, [pc, #284]	; (8000994 <main+0x344>)
 8000878:	6a1b      	ldr	r3, [r3, #32]
 800087a:	4a46      	ldr	r2, [pc, #280]	; (8000994 <main+0x344>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6213      	str	r3, [r2, #32]
	 					    					SET_CC2_T3;
 8000882:	4b44      	ldr	r3, [pc, #272]	; (8000994 <main+0x344>)
 8000884:	6a1b      	ldr	r3, [r3, #32]
 8000886:	4a43      	ldr	r2, [pc, #268]	; (8000994 <main+0x344>)
 8000888:	f043 0310 	orr.w	r3, r3, #16
 800088c:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC2N_T4;
 800088e:	4b41      	ldr	r3, [pc, #260]	; (8000994 <main+0x344>)
 8000890:	6a1b      	ldr	r3, [r3, #32]
 8000892:	4a40      	ldr	r2, [pc, #256]	; (8000994 <main+0x344>)
 8000894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000898:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC3_T5;
 800089a:	4b3e      	ldr	r3, [pc, #248]	; (8000994 <main+0x344>)
 800089c:	6a1b      	ldr	r3, [r3, #32]
 800089e:	4a3d      	ldr	r2, [pc, #244]	; (8000994 <main+0x344>)
 80008a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008a4:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC3N_T6;
 80008a6:	4b3b      	ldr	r3, [pc, #236]	; (8000994 <main+0x344>)
 80008a8:	6a1b      	ldr	r3, [r3, #32]
 80008aa:	4a3a      	ldr	r2, [pc, #232]	; (8000994 <main+0x344>)
 80008ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80008b0:	6213      	str	r3, [r2, #32]
	 											}


	 					    					if( a==0 && b==0 && c==1)
 80008b2:	4b36      	ldr	r3, [pc, #216]	; (800098c <main+0x33c>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d12b      	bne.n	8000912 <main+0x2c2>
 80008ba:	4b35      	ldr	r3, [pc, #212]	; (8000990 <main+0x340>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d127      	bne.n	8000912 <main+0x2c2>
 80008c2:	4b30      	ldr	r3, [pc, #192]	; (8000984 <main+0x334>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d123      	bne.n	8000912 <main+0x2c2>
	 					    					{
	 					    					RESET_CC1_T1;
 80008ca:	4b32      	ldr	r3, [pc, #200]	; (8000994 <main+0x344>)
 80008cc:	6a1b      	ldr	r3, [r3, #32]
 80008ce:	4a31      	ldr	r2, [pc, #196]	; (8000994 <main+0x344>)
 80008d0:	f023 0301 	bic.w	r3, r3, #1
 80008d4:	6213      	str	r3, [r2, #32]
	 					    					SET_CC1N_T2;
 80008d6:	4b2f      	ldr	r3, [pc, #188]	; (8000994 <main+0x344>)
 80008d8:	6a1b      	ldr	r3, [r3, #32]
 80008da:	4a2e      	ldr	r2, [pc, #184]	; (8000994 <main+0x344>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC2_T3;
 80008e2:	4b2c      	ldr	r3, [pc, #176]	; (8000994 <main+0x344>)
 80008e4:	6a1b      	ldr	r3, [r3, #32]
 80008e6:	4a2b      	ldr	r2, [pc, #172]	; (8000994 <main+0x344>)
 80008e8:	f023 0310 	bic.w	r3, r3, #16
 80008ec:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC2N_T4;
 80008ee:	4b29      	ldr	r3, [pc, #164]	; (8000994 <main+0x344>)
 80008f0:	6a1b      	ldr	r3, [r3, #32]
 80008f2:	4a28      	ldr	r2, [pc, #160]	; (8000994 <main+0x344>)
 80008f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80008f8:	6213      	str	r3, [r2, #32]
	 					    					SET_CC3_T5;
 80008fa:	4b26      	ldr	r3, [pc, #152]	; (8000994 <main+0x344>)
 80008fc:	6a1b      	ldr	r3, [r3, #32]
 80008fe:	4a25      	ldr	r2, [pc, #148]	; (8000994 <main+0x344>)
 8000900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000904:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC3N_T6;
 8000906:	4b23      	ldr	r3, [pc, #140]	; (8000994 <main+0x344>)
 8000908:	6a1b      	ldr	r3, [r3, #32]
 800090a:	4a22      	ldr	r2, [pc, #136]	; (8000994 <main+0x344>)
 800090c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000910:	6213      	str	r3, [r2, #32]
	 					    					}


	 					    					if( a==1 && b==0 && c==1)
 8000912:	4b1e      	ldr	r3, [pc, #120]	; (800098c <main+0x33c>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d12b      	bne.n	8000972 <main+0x322>
 800091a:	4b1d      	ldr	r3, [pc, #116]	; (8000990 <main+0x340>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d127      	bne.n	8000972 <main+0x322>
 8000922:	4b18      	ldr	r3, [pc, #96]	; (8000984 <main+0x334>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d123      	bne.n	8000972 <main+0x322>
	 					    					{
	 					    					RESET_CC1_T1;
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <main+0x344>)
 800092c:	6a1b      	ldr	r3, [r3, #32]
 800092e:	4a19      	ldr	r2, [pc, #100]	; (8000994 <main+0x344>)
 8000930:	f023 0301 	bic.w	r3, r3, #1
 8000934:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC1N_T2;
 8000936:	4b17      	ldr	r3, [pc, #92]	; (8000994 <main+0x344>)
 8000938:	6a1b      	ldr	r3, [r3, #32]
 800093a:	4a16      	ldr	r2, [pc, #88]	; (8000994 <main+0x344>)
 800093c:	f023 0304 	bic.w	r3, r3, #4
 8000940:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC2_T3;
 8000942:	4b14      	ldr	r3, [pc, #80]	; (8000994 <main+0x344>)
 8000944:	6a1b      	ldr	r3, [r3, #32]
 8000946:	4a13      	ldr	r2, [pc, #76]	; (8000994 <main+0x344>)
 8000948:	f023 0310 	bic.w	r3, r3, #16
 800094c:	6213      	str	r3, [r2, #32]
	 					    					SET_CC2N_T4;
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <main+0x344>)
 8000950:	6a1b      	ldr	r3, [r3, #32]
 8000952:	4a10      	ldr	r2, [pc, #64]	; (8000994 <main+0x344>)
 8000954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000958:	6213      	str	r3, [r2, #32]
	 					    					SET_CC3_T5;
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <main+0x344>)
 800095c:	6a1b      	ldr	r3, [r3, #32]
 800095e:	4a0d      	ldr	r2, [pc, #52]	; (8000994 <main+0x344>)
 8000960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000964:	6213      	str	r3, [r2, #32]
	 					    					RESET_CC3N_T6;
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <main+0x344>)
 8000968:	6a1b      	ldr	r3, [r3, #32]
 800096a:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <main+0x344>)
 800096c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000970:	6213      	str	r3, [r2, #32]
	 					    					}

	 					    					TIM1->ARR=TIM2->CCR1;
 8000972:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000976:	4a07      	ldr	r2, [pc, #28]	; (8000994 <main+0x344>)
 8000978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800097a:	62d3      	str	r3, [r2, #44]	; 0x2c
	 					    				    TIM1->CCR1=TIM2->CCR2;
 800097c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000980:	e00a      	b.n	8000998 <main+0x348>
 8000982:	bf00      	nop
 8000984:	2000002e 	.word	0x2000002e
 8000988:	20000031 	.word	0x20000031
 800098c:	20000030 	.word	0x20000030
 8000990:	20000028 	.word	0x20000028
 8000994:	40012c00 	.word	0x40012c00
 8000998:	4a0d      	ldr	r2, [pc, #52]	; (80009d0 <main+0x380>)
 800099a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800099c:	6353      	str	r3, [r2, #52]	; 0x34
	 					    					TIM1->CCR2=TIM2->CCR2;
 800099e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80009a2:	4a0b      	ldr	r2, [pc, #44]	; (80009d0 <main+0x380>)
 80009a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009a6:	6393      	str	r3, [r2, #56]	; 0x38
	 					    					TIM1->CCR3=TIM2->CCR2;
 80009a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80009ac:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <main+0x380>)
 80009ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009b0:	63d3      	str	r3, [r2, #60]	; 0x3c
 80009b2:	e681      	b.n	80006b8 <main+0x68>
	 	  	  	  }
	 	  	  	  else
	 	  	  	  {
					TIM1->ARR=0;
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <main+0x380>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	62da      	str	r2, [r3, #44]	; 0x2c
					TIM1->CCR1=0;
 80009ba:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <main+0x380>)
 80009bc:	2200      	movs	r2, #0
 80009be:	635a      	str	r2, [r3, #52]	; 0x34
					TIM1->CCR2=0;
 80009c0:	4b03      	ldr	r3, [pc, #12]	; (80009d0 <main+0x380>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	639a      	str	r2, [r3, #56]	; 0x38
					TIM1->CCR3=0;
 80009c6:	4b02      	ldr	r3, [pc, #8]	; (80009d0 <main+0x380>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	63da      	str	r2, [r3, #60]	; 0x3c
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))
 80009cc:	e674      	b.n	80006b8 <main+0x68>
 80009ce:	bf00      	nop
 80009d0:	40012c00 	.word	0x40012c00

080009d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b0a4      	sub	sp, #144	; 0x90
 80009d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80009de:	2238      	movs	r2, #56	; 0x38
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f005 fdd4 	bl	8006590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009f8:	463b      	mov	r3, r7
 80009fa:	2244      	movs	r2, #68	; 0x44
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f005 fdc6 	bl	8006590 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000a04:	2000      	movs	r0, #0
 8000a06:	f001 f829 	bl	8001a5c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a12:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a14:	2302      	movs	r3, #2
 8000a16:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000a20:	2350      	movs	r3, #80	; 0x50
 8000a22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a26:	2302      	movs	r3, #2
 8000a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a32:	2302      	movs	r3, #2
 8000a34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a38:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f001 f8b1 	bl	8001ba4 <HAL_RCC_OscConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000a48:	f000 f826 	bl	8000a98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a4c:	230f      	movs	r3, #15
 8000a4e:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a50:	2303      	movs	r3, #3
 8000a52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a54:	2300      	movs	r3, #0
 8000a56:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a60:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a64:	2107      	movs	r1, #7
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 fbb4 	bl	80021d4 <HAL_RCC_ClockConfig>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000a72:	f000 f811 	bl	8000a98 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4618      	mov	r0, r3
 8000a82:	f001 fdc3 	bl	800260c <HAL_RCCEx_PeriphCLKConfig>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000a8c:	f000 f804 	bl	8000a98 <Error_Handler>
  }
}
 8000a90:	bf00      	nop
 8000a92:	3790      	adds	r7, #144	; 0x90
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
	...

08000aa8 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000aae:	689b      	ldr	r3, [r3, #8]
 8000ab0:	4a04      	ldr	r2, [pc, #16]	; (8000ac4 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000ab2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab6:	6093      	str	r3, [r2, #8]
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	40007000 	.word	0x40007000

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <HAL_MspInit+0x44>)
 8000ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad2:	4a0e      	ldr	r2, [pc, #56]	; (8000b0c <HAL_MspInit+0x44>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6613      	str	r3, [r2, #96]	; 0x60
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <HAL_MspInit+0x44>)
 8000adc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <HAL_MspInit+0x44>)
 8000ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aea:	4a08      	ldr	r2, [pc, #32]	; (8000b0c <HAL_MspInit+0x44>)
 8000aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af0:	6593      	str	r3, [r2, #88]	; 0x58
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_MspInit+0x44>)
 8000af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000afe:	f7ff ffd3 	bl	8000aa8 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000

08000b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <HardFault_Handler+0x4>

08000b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <MemManage_Handler+0x4>

08000b2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2e:	e7fe      	b.n	8000b2e <BusFault_Handler+0x4>

08000b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <UsageFault_Handler+0x4>

08000b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b64:	f000 fc34 	bl	80013d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b70:	4802      	ldr	r0, [pc, #8]	; (8000b7c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000b72:	f002 f917 	bl	8002da4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000080 	.word	0x20000080

08000b80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b84:	4802      	ldr	r0, [pc, #8]	; (8000b90 <USART2_IRQHandler+0x10>)
 8000b86:	f003 fee9 	bl	800495c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000118 	.word	0x20000118

08000b94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000b98:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000b9c:	f000 ff46 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ba8:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <SystemInit+0x28>)
 8000baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bae:	4a07      	ldr	r2, [pc, #28]	; (8000bcc <SystemInit+0x28>)
 8000bb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bb8:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <SystemInit+0x28>)
 8000bba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bbe:	609a      	str	r2, [r3, #8]
#endif
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b0a0      	sub	sp, #128	; 0x80
 8000bd4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bd6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000be4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bf4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	605a      	str	r2, [r3, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
 8000c10:	615a      	str	r2, [r3, #20]
 8000c12:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c14:	463b      	mov	r3, r7
 8000c16:	2234      	movs	r2, #52	; 0x34
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f005 fcb8 	bl	8006590 <memset>

  htim1.Instance = TIM1;
 8000c20:	4b5b      	ldr	r3, [pc, #364]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c22:	4a5c      	ldr	r2, [pc, #368]	; (8000d94 <MX_TIM1_Init+0x1c4>)
 8000c24:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c26:	4b5a      	ldr	r3, [pc, #360]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2c:	4b58      	ldr	r3, [pc, #352]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8000c32:	4b57      	ldr	r3, [pc, #348]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c38:	4b55      	ldr	r3, [pc, #340]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c3e:	4b54      	ldr	r3, [pc, #336]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c44:	4b52      	ldr	r3, [pc, #328]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c4a:	4851      	ldr	r0, [pc, #324]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c4c:	f001 fece 	bl	80029ec <HAL_TIM_Base_Init>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000c56:	f7ff ff1f 	bl	8000a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c5e:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c60:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c64:	4619      	mov	r1, r3
 8000c66:	484a      	ldr	r0, [pc, #296]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c68:	f002 fbc0 	bl	80033ec <HAL_TIM_ConfigClockSource>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000c72:	f7ff ff11 	bl	8000a98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c76:	4846      	ldr	r0, [pc, #280]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c78:	f001 ff0f 	bl	8002a9a <HAL_TIM_PWM_Init>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8000c82:	f7ff ff09 	bl	8000a98 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	65fb      	str	r3, [r7, #92]	; 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8000c8a:	2330      	movs	r3, #48	; 0x30
 8000c8c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000c8e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c92:	4619      	mov	r1, r3
 8000c94:	483e      	ldr	r0, [pc, #248]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000c96:	f002 fc87 	bl	80035a8 <HAL_TIM_SlaveConfigSynchro>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000ca0:	f7ff fefa 	bl	8000a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000ca4:	2370      	movs	r3, #112	; 0x70
 8000ca6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cac:	2300      	movs	r3, #0
 8000cae:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cb0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4836      	ldr	r0, [pc, #216]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000cb8:	f003 fc7c 	bl	80045b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000cc2:	f7ff fee9 	bl	8000a98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cc6:	2360      	movs	r3, #96	; 0x60
 8000cc8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ce2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4829      	ldr	r0, [pc, #164]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000cec:	f002 fa6e 	bl	80031cc <HAL_TIM_PWM_ConfigChannel>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000cf6:	f7ff fecf 	bl	8000a98 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000cfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d02:	2204      	movs	r2, #4
 8000d04:	4619      	mov	r1, r3
 8000d06:	4822      	ldr	r0, [pc, #136]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000d08:	f002 fa60 	bl	80031cc <HAL_TIM_PWM_ConfigChannel>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000d12:	f7ff fec1 	bl	8000a98 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d1a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d1e:	2208      	movs	r2, #8
 8000d20:	4619      	mov	r1, r3
 8000d22:	481b      	ldr	r0, [pc, #108]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000d24:	f002 fa52 	bl	80031cc <HAL_TIM_PWM_ConfigChannel>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM1_Init+0x162>
  {
    Error_Handler();
 8000d2e:	f7ff feb3 	bl	8000a98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000d32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d36:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000d38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = (DEAD_TIME_COUNTS) / 2;
 8000d42:	2344      	movs	r3, #68	; 0x44
 8000d44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d4e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d6e:	463b      	mov	r3, r7
 8000d70:	4619      	mov	r1, r3
 8000d72:	4807      	ldr	r0, [pc, #28]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000d74:	f003 fca0 	bl	80046b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM1_Init+0x1b2>
  {
    Error_Handler();
 8000d7e:	f7ff fe8b 	bl	8000a98 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000d82:	4803      	ldr	r0, [pc, #12]	; (8000d90 <MX_TIM1_Init+0x1c0>)
 8000d84:	f000 f99a 	bl	80010bc <HAL_TIM_MspPostInit>

}
 8000d88:	bf00      	nop
 8000d8a:	3780      	adds	r7, #128	; 0x80
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20000080 	.word	0x20000080
 8000d94:	40012c00 	.word	0x40012c00

08000d98 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b090      	sub	sp, #64	; 0x40
 8000d9c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dac:	f107 031c 	add.w	r3, r7, #28
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000dc8:	463b      	mov	r3, r7
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8000dd4:	4b3c      	ldr	r3, [pc, #240]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000dd6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000dda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ddc:	4b3a      	ldr	r3, [pc, #232]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de2:	4b39      	ldr	r3, [pc, #228]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8000de8:	4b37      	ldr	r3, [pc, #220]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dee:	4b36      	ldr	r3, [pc, #216]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df4:	4b34      	ldr	r3, [pc, #208]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dfa:	4833      	ldr	r0, [pc, #204]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000dfc:	f001 fdf6 	bl	80029ec <HAL_TIM_Base_Init>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e06:	f7ff fe47 	bl	8000a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e14:	4619      	mov	r1, r3
 8000e16:	482c      	ldr	r0, [pc, #176]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000e18:	f002 fae8 	bl	80033ec <HAL_TIM_ConfigClockSource>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e22:	f7ff fe39 	bl	8000a98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000e26:	4828      	ldr	r0, [pc, #160]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000e28:	f001 fe98 	bl	8002b5c <HAL_TIM_IC_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000e32:	f7ff fe31 	bl	8000a98 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000e36:	2304      	movs	r3, #4
 8000e38:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e3a:	2350      	movs	r3, #80	; 0x50
 8000e3c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000e46:	f107 031c 	add.w	r3, r7, #28
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	481e      	ldr	r0, [pc, #120]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000e4e:	f002 fbab 	bl	80035a8 <HAL_TIM_SlaveConfigSynchro>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8000e58:	f7ff fe1e 	bl	8000a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e64:	f107 0310 	add.w	r3, r7, #16
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4817      	ldr	r0, [pc, #92]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000e6c:	f003 fba2 	bl	80045b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 8000e76:	f7ff fe0f 	bl	8000a98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	4619      	mov	r1, r3
 8000e90:	480d      	ldr	r0, [pc, #52]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000e92:	f002 f906 	bl	80030a2 <HAL_TIM_IC_ConfigChannel>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8000e9c:	f7ff fdfc 	bl	8000a98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000ea8:	463b      	mov	r3, r7
 8000eaa:	2204      	movs	r2, #4
 8000eac:	4619      	mov	r1, r3
 8000eae:	4806      	ldr	r0, [pc, #24]	; (8000ec8 <MX_TIM2_Init+0x130>)
 8000eb0:	f002 f8f7 	bl	80030a2 <HAL_TIM_IC_ConfigChannel>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM2_Init+0x126>
  {
    Error_Handler();
 8000eba:	f7ff fded 	bl	8000a98 <Error_Handler>
  }

}
 8000ebe:	bf00      	nop
 8000ec0:	3740      	adds	r7, #64	; 0x40
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200000cc 	.word	0x200000cc

08000ecc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08c      	sub	sp, #48	; 0x30
 8000ed0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ed2:	f107 0320 	add.w	r3, r7, #32
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 8000ef8:	4b26      	ldr	r3, [pc, #152]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000efa:	4a27      	ldr	r2, [pc, #156]	; (8000f98 <MX_TIM4_Init+0xcc>)
 8000efc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000efe:	4b25      	ldr	r3, [pc, #148]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f04:	4b23      	ldr	r3, [pc, #140]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8000f0a:	4b22      	ldr	r3, [pc, #136]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f10:	4b20      	ldr	r3, [pc, #128]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f16:	4b1f      	ldr	r3, [pc, #124]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f1c:	481d      	ldr	r0, [pc, #116]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f1e:	f001 fd65 	bl	80029ec <HAL_TIM_Base_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8000f28:	f7ff fdb6 	bl	8000a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f30:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f32:	f107 0320 	add.w	r3, r7, #32
 8000f36:	4619      	mov	r1, r3
 8000f38:	4816      	ldr	r0, [pc, #88]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f3a:	f002 fa57 	bl	80033ec <HAL_TIM_ConfigClockSource>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000f44:	f7ff fda8 	bl	8000a98 <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 8000f58:	f107 0310 	add.w	r3, r7, #16
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480d      	ldr	r0, [pc, #52]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f60:	f003 f9a1 	bl	80042a6 <HAL_TIMEx_HallSensor_Init>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8000f6a:	f7ff fd95 	bl	8000a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8000f6e:	2350      	movs	r3, #80	; 0x50
 8000f70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4806      	ldr	r0, [pc, #24]	; (8000f94 <MX_TIM4_Init+0xc8>)
 8000f7c:	f003 fb1a 	bl	80045b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM4_Init+0xbe>
  {
    Error_Handler();
 8000f86:	f7ff fd87 	bl	8000a98 <Error_Handler>
  }

}
 8000f8a:	bf00      	nop
 8000f8c:	3730      	adds	r7, #48	; 0x30
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20000034 	.word	0x20000034
 8000f98:	40000800 	.word	0x40000800

08000f9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08c      	sub	sp, #48	; 0x30
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a3c      	ldr	r2, [pc, #240]	; (80010ac <HAL_TIM_Base_MspInit+0x110>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d114      	bne.n	8000fe8 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fbe:	4b3c      	ldr	r3, [pc, #240]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8000fc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fc2:	4a3b      	ldr	r2, [pc, #236]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8000fc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fc8:	6613      	str	r3, [r2, #96]	; 0x60
 8000fca:	4b39      	ldr	r3, [pc, #228]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8000fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fd2:	61bb      	str	r3, [r7, #24]
 8000fd4:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 2, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2102      	movs	r1, #2
 8000fda:	201a      	movs	r0, #26
 8000fdc:	f000 faf1 	bl	80015c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000fe0:	201a      	movs	r0, #26
 8000fe2:	f000 fb08 	bl	80015f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000fe6:	e05d      	b.n	80010a4 <HAL_TIM_Base_MspInit+0x108>
  else if(tim_baseHandle->Instance==TIM2)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ff0:	d12a      	bne.n	8001048 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ff2:	4b2f      	ldr	r3, [pc, #188]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8000ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ff6:	4a2e      	ldr	r2, [pc, #184]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6593      	str	r3, [r2, #88]	; 0x58
 8000ffe:	4b2c      	ldr	r3, [pc, #176]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b29      	ldr	r3, [pc, #164]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	4a28      	ldr	r2, [pc, #160]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001016:	4b26      	ldr	r3, [pc, #152]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PWM_INPUT_TIM2_Pin;
 8001022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800102c:	2302      	movs	r3, #2
 800102e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001030:	2302      	movs	r3, #2
 8001032:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001034:	2301      	movs	r3, #1
 8001036:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PWM_INPUT_TIM2_GPIO_Port, &GPIO_InitStruct);
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	4619      	mov	r1, r3
 800103e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001042:	f000 fb59 	bl	80016f8 <HAL_GPIO_Init>
}
 8001046:	e02d      	b.n	80010a4 <HAL_TIM_Base_MspInit+0x108>
  else if(tim_baseHandle->Instance==TIM4)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a19      	ldr	r2, [pc, #100]	; (80010b4 <HAL_TIM_Base_MspInit+0x118>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d128      	bne.n	80010a4 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001056:	4a16      	ldr	r2, [pc, #88]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	6593      	str	r3, [r2, #88]	; 0x58
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001062:	f003 0304 	and.w	r3, r3, #4
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a10      	ldr	r2, [pc, #64]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <HAL_TIM_Base_MspInit+0x114>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = HALL_W_TIM4_Pin|HALL_U_TIM4_Pin|HALL_V_TIM4_Pin;
 8001082:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108c:	2301      	movs	r3, #1
 800108e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001090:	2302      	movs	r3, #2
 8001092:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001094:	2302      	movs	r3, #2
 8001096:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4619      	mov	r1, r3
 800109e:	4806      	ldr	r0, [pc, #24]	; (80010b8 <HAL_TIM_Base_MspInit+0x11c>)
 80010a0:	f000 fb2a 	bl	80016f8 <HAL_GPIO_Init>
}
 80010a4:	bf00      	nop
 80010a6:	3730      	adds	r7, #48	; 0x30
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40012c00 	.word	0x40012c00
 80010b0:	40021000 	.word	0x40021000
 80010b4:	40000800 	.word	0x40000800
 80010b8:	48000400 	.word	0x48000400

080010bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a2f      	ldr	r2, [pc, #188]	; (8001198 <HAL_TIM_MspPostInit+0xdc>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d157      	bne.n	800118e <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010de:	4b2f      	ldr	r3, [pc, #188]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e2:	4a2e      	ldr	r2, [pc, #184]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 80010e4:	f043 0304 	orr.w	r3, r3, #4
 80010e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ea:	4b2c      	ldr	r3, [pc, #176]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ee:	f003 0304 	and.w	r3, r3, #4
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f6:	4b29      	ldr	r3, [pc, #164]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fa:	4a28      	ldr	r2, [pc, #160]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 80010fc:	f043 0302 	orr.w	r3, r3, #2
 8001100:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001102:	4b26      	ldr	r3, [pc, #152]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110e:	4b23      	ldr	r3, [pc, #140]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001112:	4a22      	ldr	r2, [pc, #136]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111a:	4b20      	ldr	r3, [pc, #128]	; (800119c <HAL_TIM_MspPostInit+0xe0>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001130:	2302      	movs	r3, #2
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001138:	2304      	movs	r3, #4
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4817      	ldr	r0, [pc, #92]	; (80011a0 <HAL_TIM_MspPostInit+0xe4>)
 8001144:	f000 fad8 	bl	80016f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001148:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800114c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114e:	2302      	movs	r3, #2
 8001150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001152:	2302      	movs	r3, #2
 8001154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001156:	2302      	movs	r3, #2
 8001158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800115a:	2304      	movs	r3, #4
 800115c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480f      	ldr	r0, [pc, #60]	; (80011a4 <HAL_TIM_MspPostInit+0xe8>)
 8001166:	f000 fac7 	bl	80016f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 800116a:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 800116e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001174:	2302      	movs	r3, #2
 8001176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001178:	2302      	movs	r3, #2
 800117a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800117c:	2306      	movs	r3, #6
 800117e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800118a:	f000 fab5 	bl	80016f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800118e:	bf00      	nop
 8001190:	3728      	adds	r7, #40	; 0x28
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40012c00 	.word	0x40012c00
 800119c:	40021000 	.word	0x40021000
 80011a0:	48000800 	.word	0x48000800
 80011a4:	48000400 	.word	0x48000400

080011a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80011ac:	4b22      	ldr	r3, [pc, #136]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011ae:	4a23      	ldr	r2, [pc, #140]	; (800123c <MX_USART2_UART_Init+0x94>)
 80011b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011b2:	4b21      	ldr	r3, [pc, #132]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ba:	4b1f      	ldr	r3, [pc, #124]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c0:	4b1d      	ldr	r3, [pc, #116]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011c6:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011ce:	220c      	movs	r2, #12
 80011d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d2:	4b19      	ldr	r3, [pc, #100]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d8:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011da:	2200      	movs	r2, #0
 80011dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011de:	4b16      	ldr	r3, [pc, #88]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011ea:	4b13      	ldr	r3, [pc, #76]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011f0:	4811      	ldr	r0, [pc, #68]	; (8001238 <MX_USART2_UART_Init+0x90>)
 80011f2:	f003 fb62 	bl	80048ba <HAL_UART_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80011fc:	f7ff fc4c 	bl	8000a98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001200:	2100      	movs	r1, #0
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_USART2_UART_Init+0x90>)
 8001204:	f005 f8bc 	bl	8006380 <HAL_UARTEx_SetTxFifoThreshold>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800120e:	f7ff fc43 	bl	8000a98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001212:	2100      	movs	r1, #0
 8001214:	4808      	ldr	r0, [pc, #32]	; (8001238 <MX_USART2_UART_Init+0x90>)
 8001216:	f005 f8f1 	bl	80063fc <HAL_UARTEx_SetRxFifoThreshold>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001220:	f7ff fc3a 	bl	8000a98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001224:	4804      	ldr	r0, [pc, #16]	; (8001238 <MX_USART2_UART_Init+0x90>)
 8001226:	f005 f872 	bl	800630e <HAL_UARTEx_DisableFifoMode>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001230:	f7ff fc32 	bl	8000a98 <Error_Handler>
  }

}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000118 	.word	0x20000118
 800123c:	40004400 	.word	0x40004400

08001240 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <HAL_UART_MspInit+0x8c>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d12f      	bne.n	80012c2 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001262:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <HAL_UART_MspInit+0x90>)
 8001264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001266:	4a1a      	ldr	r2, [pc, #104]	; (80012d0 <HAL_UART_MspInit+0x90>)
 8001268:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800126c:	6593      	str	r3, [r2, #88]	; 0x58
 800126e:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <HAL_UART_MspInit+0x90>)
 8001270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	613b      	str	r3, [r7, #16]
 8001278:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <HAL_UART_MspInit+0x90>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127e:	4a14      	ldr	r2, [pc, #80]	; (80012d0 <HAL_UART_MspInit+0x90>)
 8001280:	f043 0302 	orr.w	r3, r3, #2
 8001284:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001286:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <HAL_UART_MspInit+0x90>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001292:	2318      	movs	r3, #24
 8001294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a2:	2307      	movs	r3, #7
 80012a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	4619      	mov	r1, r3
 80012ac:	4809      	ldr	r0, [pc, #36]	; (80012d4 <HAL_UART_MspInit+0x94>)
 80012ae:	f000 fa23 	bl	80016f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2103      	movs	r1, #3
 80012b6:	2026      	movs	r0, #38	; 0x26
 80012b8:	f000 f983 	bl	80015c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012bc:	2026      	movs	r0, #38	; 0x26
 80012be:	f000 f99a 	bl	80015f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012c2:	bf00      	nop
 80012c4:	3728      	adds	r7, #40	; 0x28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40004400 	.word	0x40004400
 80012d0:	40021000 	.word	0x40021000
 80012d4:	48000400 	.word	0x48000400

080012d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012d8:	480d      	ldr	r0, [pc, #52]	; (8001310 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012da:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012dc:	480d      	ldr	r0, [pc, #52]	; (8001314 <LoopForever+0x6>)
  ldr r1, =_edata
 80012de:	490e      	ldr	r1, [pc, #56]	; (8001318 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012e0:	4a0e      	ldr	r2, [pc, #56]	; (800131c <LoopForever+0xe>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80012e4:	e002      	b.n	80012ec <LoopCopyDataInit>

080012e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ea:	3304      	adds	r3, #4

080012ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f0:	d3f9      	bcc.n	80012e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f2:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012f4:	4c0b      	ldr	r4, [pc, #44]	; (8001324 <LoopForever+0x16>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f8:	e001      	b.n	80012fe <LoopFillZerobss>

080012fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012fc:	3204      	adds	r2, #4

080012fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001300:	d3fb      	bcc.n	80012fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001302:	f7ff fc4f 	bl	8000ba4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001306:	f005 f91f 	bl	8006548 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800130a:	f7ff f9a1 	bl	8000650 <main>

0800130e <LoopForever>:

LoopForever:
    b LoopForever
 800130e:	e7fe      	b.n	800130e <LoopForever>
  ldr   r0, =_estack
 8001310:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001318:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800131c:	080065f0 	.word	0x080065f0
  ldr r2, =_sbss
 8001320:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001324:	200001a8 	.word	0x200001a8

08001328 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001328:	e7fe      	b.n	8001328 <ADC1_2_IRQHandler>

0800132a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001334:	2003      	movs	r0, #3
 8001336:	f000 f939 	bl	80015ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800133a:	2000      	movs	r0, #0
 800133c:	f000 f80e 	bl	800135c <HAL_InitTick>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d002      	beq.n	800134c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	71fb      	strb	r3, [r7, #7]
 800134a:	e001      	b.n	8001350 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800134c:	f7ff fbbc 	bl	8000ac8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001350:	79fb      	ldrb	r3, [r7, #7]

}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001368:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <HAL_InitTick+0x68>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d022      	beq.n	80013b6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001370:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <HAL_InitTick+0x6c>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <HAL_InitTick+0x68>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800137c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001380:	fbb2 f3f3 	udiv	r3, r2, r3
 8001384:	4618      	mov	r0, r3
 8001386:	f000 f944 	bl	8001612 <HAL_SYSTICK_Config>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d10f      	bne.n	80013b0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b0f      	cmp	r3, #15
 8001394:	d809      	bhi.n	80013aa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001396:	2200      	movs	r2, #0
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	f04f 30ff 	mov.w	r0, #4294967295
 800139e:	f000 f910 	bl	80015c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013a2:	4a0a      	ldr	r2, [pc, #40]	; (80013cc <HAL_InitTick+0x70>)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	e007      	b.n	80013ba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
 80013ae:	e004      	b.n	80013ba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
 80013b4:	e001      	b.n	80013ba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000008 	.word	0x20000008
 80013c8:	20000000 	.word	0x20000000
 80013cc:	20000004 	.word	0x20000004

080013d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013d4:	4b05      	ldr	r3, [pc, #20]	; (80013ec <HAL_IncTick+0x1c>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <HAL_IncTick+0x20>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4413      	add	r3, r2
 80013de:	4a03      	ldr	r2, [pc, #12]	; (80013ec <HAL_IncTick+0x1c>)
 80013e0:	6013      	str	r3, [r2, #0]
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	200001a4 	.word	0x200001a4
 80013f0:	20000008 	.word	0x20000008

080013f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return uwTick;
 80013f8:	4b03      	ldr	r3, [pc, #12]	; (8001408 <HAL_GetTick+0x14>)
 80013fa:	681b      	ldr	r3, [r3, #0]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	200001a4 	.word	0x200001a4

0800140c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <__NVIC_SetPriorityGrouping+0x44>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001422:	68ba      	ldr	r2, [r7, #8]
 8001424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001428:	4013      	ands	r3, r2
 800142a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800143c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800143e:	4a04      	ldr	r2, [pc, #16]	; (8001450 <__NVIC_SetPriorityGrouping+0x44>)
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	60d3      	str	r3, [r2, #12]
}
 8001444:	bf00      	nop
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001458:	4b04      	ldr	r3, [pc, #16]	; (800146c <__NVIC_GetPriorityGrouping+0x18>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	f003 0307 	and.w	r3, r3, #7
}
 8001462:	4618      	mov	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	2b00      	cmp	r3, #0
 8001480:	db0b      	blt.n	800149a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	f003 021f 	and.w	r2, r3, #31
 8001488:	4907      	ldr	r1, [pc, #28]	; (80014a8 <__NVIC_EnableIRQ+0x38>)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	095b      	lsrs	r3, r3, #5
 8001490:	2001      	movs	r0, #1
 8001492:	fa00 f202 	lsl.w	r2, r0, r2
 8001496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100

080014ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	6039      	str	r1, [r7, #0]
 80014b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	db0a      	blt.n	80014d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	490c      	ldr	r1, [pc, #48]	; (80014f8 <__NVIC_SetPriority+0x4c>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	0112      	lsls	r2, r2, #4
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	440b      	add	r3, r1
 80014d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d4:	e00a      	b.n	80014ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	b2da      	uxtb	r2, r3
 80014da:	4908      	ldr	r1, [pc, #32]	; (80014fc <__NVIC_SetPriority+0x50>)
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	f003 030f 	and.w	r3, r3, #15
 80014e2:	3b04      	subs	r3, #4
 80014e4:	0112      	lsls	r2, r2, #4
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	440b      	add	r3, r1
 80014ea:	761a      	strb	r2, [r3, #24]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000e100 	.word	0xe000e100
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001500:	b480      	push	{r7}
 8001502:	b089      	sub	sp, #36	; 0x24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	f1c3 0307 	rsb	r3, r3, #7
 800151a:	2b04      	cmp	r3, #4
 800151c:	bf28      	it	cs
 800151e:	2304      	movcs	r3, #4
 8001520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3304      	adds	r3, #4
 8001526:	2b06      	cmp	r3, #6
 8001528:	d902      	bls.n	8001530 <NVIC_EncodePriority+0x30>
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	3b03      	subs	r3, #3
 800152e:	e000      	b.n	8001532 <NVIC_EncodePriority+0x32>
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001534:	f04f 32ff 	mov.w	r2, #4294967295
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43da      	mvns	r2, r3
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	401a      	ands	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001548:	f04f 31ff 	mov.w	r1, #4294967295
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	fa01 f303 	lsl.w	r3, r1, r3
 8001552:	43d9      	mvns	r1, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	4313      	orrs	r3, r2
         );
}
 800155a:	4618      	mov	r0, r3
 800155c:	3724      	adds	r7, #36	; 0x24
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
	...

08001568 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3b01      	subs	r3, #1
 8001574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001578:	d301      	bcc.n	800157e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800157a:	2301      	movs	r3, #1
 800157c:	e00f      	b.n	800159e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800157e:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <SysTick_Config+0x40>)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b01      	subs	r3, #1
 8001584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001586:	210f      	movs	r1, #15
 8001588:	f04f 30ff 	mov.w	r0, #4294967295
 800158c:	f7ff ff8e 	bl	80014ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001590:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <SysTick_Config+0x40>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001596:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <SysTick_Config+0x40>)
 8001598:	2207      	movs	r2, #7
 800159a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	e000e010 	.word	0xe000e010

080015ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff ff29 	bl	800140c <__NVIC_SetPriorityGrouping>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b086      	sub	sp, #24
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	4603      	mov	r3, r0
 80015ca:	60b9      	str	r1, [r7, #8]
 80015cc:	607a      	str	r2, [r7, #4]
 80015ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015d0:	f7ff ff40 	bl	8001454 <__NVIC_GetPriorityGrouping>
 80015d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	68b9      	ldr	r1, [r7, #8]
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7ff ff90 	bl	8001500 <NVIC_EncodePriority>
 80015e0:	4602      	mov	r2, r0
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff5f 	bl	80014ac <__NVIC_SetPriority>
}
 80015ee:	bf00      	nop
 80015f0:	3718      	adds	r7, #24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4603      	mov	r3, r0
 80015fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff33 	bl	8001470 <__NVIC_EnableIRQ>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff ffa4 	bl	8001568 <SysTick_Config>
 8001620:	4603      	mov	r3, r0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b084      	sub	sp, #16
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d00d      	beq.n	800165e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2204      	movs	r2, #4
 8001646:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2201      	movs	r2, #1
 800164c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	73fb      	strb	r3, [r7, #15]
 800165c:	e047      	b.n	80016ee <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 020e 	bic.w	r2, r2, #14
 800166c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f022 0201 	bic.w	r2, r2, #1
 800167c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001688:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800168c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001692:	f003 021f 	and.w	r2, r3, #31
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	2101      	movs	r1, #1
 800169c:	fa01 f202 	lsl.w	r2, r1, r2
 80016a0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80016aa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00c      	beq.n	80016ce <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016c2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80016cc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	4798      	blx	r3
    }
  }
  return status;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b087      	sub	sp, #28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001706:	e15a      	b.n	80019be <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2101      	movs	r1, #1
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	f000 814c 	beq.w	80019b8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d00b      	beq.n	8001740 <HAL_GPIO_Init+0x48>
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d007      	beq.n	8001740 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001734:	2b11      	cmp	r3, #17
 8001736:	d003      	beq.n	8001740 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b12      	cmp	r3, #18
 800173e:	d130      	bne.n	80017a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	2203      	movs	r2, #3
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001776:	2201      	movs	r2, #1
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43db      	mvns	r3, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	f003 0201 	and.w	r2, r3, #1
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	2203      	movs	r2, #3
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	4013      	ands	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	689a      	ldr	r2, [r3, #8]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d003      	beq.n	80017e2 <HAL_GPIO_Init+0xea>
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b12      	cmp	r3, #18
 80017e0:	d123      	bne.n	800182a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	08da      	lsrs	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3208      	adds	r2, #8
 80017ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	220f      	movs	r2, #15
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	43db      	mvns	r3, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4013      	ands	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	691a      	ldr	r2, [r3, #16]
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	08da      	lsrs	r2, r3, #3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3208      	adds	r2, #8
 8001824:	6939      	ldr	r1, [r7, #16]
 8001826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	2203      	movs	r2, #3
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4013      	ands	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f003 0203 	and.w	r2, r3, #3
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	4313      	orrs	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80a6 	beq.w	80019b8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186c:	4b5b      	ldr	r3, [pc, #364]	; (80019dc <HAL_GPIO_Init+0x2e4>)
 800186e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001870:	4a5a      	ldr	r2, [pc, #360]	; (80019dc <HAL_GPIO_Init+0x2e4>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	6613      	str	r3, [r2, #96]	; 0x60
 8001878:	4b58      	ldr	r3, [pc, #352]	; (80019dc <HAL_GPIO_Init+0x2e4>)
 800187a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001884:	4a56      	ldr	r2, [pc, #344]	; (80019e0 <HAL_GPIO_Init+0x2e8>)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	3302      	adds	r3, #2
 800188c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	f003 0303 	and.w	r3, r3, #3
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	220f      	movs	r2, #15
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018ae:	d01f      	beq.n	80018f0 <HAL_GPIO_Init+0x1f8>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a4c      	ldr	r2, [pc, #304]	; (80019e4 <HAL_GPIO_Init+0x2ec>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d019      	beq.n	80018ec <HAL_GPIO_Init+0x1f4>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a4b      	ldr	r2, [pc, #300]	; (80019e8 <HAL_GPIO_Init+0x2f0>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d013      	beq.n	80018e8 <HAL_GPIO_Init+0x1f0>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a4a      	ldr	r2, [pc, #296]	; (80019ec <HAL_GPIO_Init+0x2f4>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d00d      	beq.n	80018e4 <HAL_GPIO_Init+0x1ec>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a49      	ldr	r2, [pc, #292]	; (80019f0 <HAL_GPIO_Init+0x2f8>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d007      	beq.n	80018e0 <HAL_GPIO_Init+0x1e8>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a48      	ldr	r2, [pc, #288]	; (80019f4 <HAL_GPIO_Init+0x2fc>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d101      	bne.n	80018dc <HAL_GPIO_Init+0x1e4>
 80018d8:	2305      	movs	r3, #5
 80018da:	e00a      	b.n	80018f2 <HAL_GPIO_Init+0x1fa>
 80018dc:	2306      	movs	r3, #6
 80018de:	e008      	b.n	80018f2 <HAL_GPIO_Init+0x1fa>
 80018e0:	2304      	movs	r3, #4
 80018e2:	e006      	b.n	80018f2 <HAL_GPIO_Init+0x1fa>
 80018e4:	2303      	movs	r3, #3
 80018e6:	e004      	b.n	80018f2 <HAL_GPIO_Init+0x1fa>
 80018e8:	2302      	movs	r3, #2
 80018ea:	e002      	b.n	80018f2 <HAL_GPIO_Init+0x1fa>
 80018ec:	2301      	movs	r3, #1
 80018ee:	e000      	b.n	80018f2 <HAL_GPIO_Init+0x1fa>
 80018f0:	2300      	movs	r3, #0
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	f002 0203 	and.w	r2, r2, #3
 80018f8:	0092      	lsls	r2, r2, #2
 80018fa:	4093      	lsls	r3, r2
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	4313      	orrs	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001902:	4937      	ldr	r1, [pc, #220]	; (80019e0 <HAL_GPIO_Init+0x2e8>)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	089b      	lsrs	r3, r3, #2
 8001908:	3302      	adds	r3, #2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001910:	4b39      	ldr	r3, [pc, #228]	; (80019f8 <HAL_GPIO_Init+0x300>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	43db      	mvns	r3, r3
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	4013      	ands	r3, r2
 800191e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	4313      	orrs	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001934:	4a30      	ldr	r2, [pc, #192]	; (80019f8 <HAL_GPIO_Init+0x300>)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800193a:	4b2f      	ldr	r3, [pc, #188]	; (80019f8 <HAL_GPIO_Init+0x300>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	43db      	mvns	r3, r3
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	4013      	ands	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4313      	orrs	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800195e:	4a26      	ldr	r2, [pc, #152]	; (80019f8 <HAL_GPIO_Init+0x300>)
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001964:	4b24      	ldr	r3, [pc, #144]	; (80019f8 <HAL_GPIO_Init+0x300>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	43db      	mvns	r3, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001988:	4a1b      	ldr	r2, [pc, #108]	; (80019f8 <HAL_GPIO_Init+0x300>)
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800198e:	4b1a      	ldr	r3, [pc, #104]	; (80019f8 <HAL_GPIO_Init+0x300>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	43db      	mvns	r3, r3
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	4013      	ands	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019b2:	4a11      	ldr	r2, [pc, #68]	; (80019f8 <HAL_GPIO_Init+0x300>)
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	3301      	adds	r3, #1
 80019bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	fa22 f303 	lsr.w	r3, r2, r3
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f47f ae9d 	bne.w	8001708 <HAL_GPIO_Init+0x10>
  }
}
 80019ce:	bf00      	nop
 80019d0:	371c      	adds	r7, #28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40010000 	.word	0x40010000
 80019e4:	48000400 	.word	0x48000400
 80019e8:	48000800 	.word	0x48000800
 80019ec:	48000c00 	.word	0x48000c00
 80019f0:	48001000 	.word	0x48001000
 80019f4:	48001400 	.word	0x48001400
 80019f8:	40010400 	.word	0x40010400

080019fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	691a      	ldr	r2, [r3, #16]
 8001a0c:	887b      	ldrh	r3, [r7, #2]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d002      	beq.n	8001a1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a14:	2301      	movs	r3, #1
 8001a16:	73fb      	strb	r3, [r7, #15]
 8001a18:	e001      	b.n	8001a1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a36:	4b08      	ldr	r3, [pc, #32]	; (8001a58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a38:	695a      	ldr	r2, [r3, #20]
 8001a3a:	88fb      	ldrh	r3, [r7, #6]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d006      	beq.n	8001a50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a42:	4a05      	ldr	r2, [pc, #20]	; (8001a58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a48:	88fb      	ldrh	r3, [r7, #6]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fdbe 	bl	80005cc <HAL_GPIO_EXTI_Callback>
  }
}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40010400 	.word	0x40010400

08001a5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d141      	bne.n	8001aee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a6a:	4b4b      	ldr	r3, [pc, #300]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a76:	d131      	bne.n	8001adc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a78:	4b47      	ldr	r3, [pc, #284]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a7e:	4a46      	ldr	r2, [pc, #280]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a88:	4b43      	ldr	r3, [pc, #268]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a90:	4a41      	ldr	r2, [pc, #260]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a98:	4b40      	ldr	r3, [pc, #256]	; (8001b9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2232      	movs	r2, #50	; 0x32
 8001a9e:	fb02 f303 	mul.w	r3, r2, r3
 8001aa2:	4a3f      	ldr	r2, [pc, #252]	; (8001ba0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa8:	0c9b      	lsrs	r3, r3, #18
 8001aaa:	3301      	adds	r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001aae:	e002      	b.n	8001ab6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ab6:	4b38      	ldr	r3, [pc, #224]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ac2:	d102      	bne.n	8001aca <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f2      	bne.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001aca:	4b33      	ldr	r3, [pc, #204]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ad2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ad6:	d158      	bne.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e057      	b.n	8001b8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001adc:	4b2e      	ldr	r3, [pc, #184]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ae2:	4a2d      	ldr	r2, [pc, #180]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ae4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ae8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001aec:	e04d      	b.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001af4:	d141      	bne.n	8001b7a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001af6:	4b28      	ldr	r3, [pc, #160]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001afe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b02:	d131      	bne.n	8001b68 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b04:	4b24      	ldr	r3, [pc, #144]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b0a:	4a23      	ldr	r2, [pc, #140]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b14:	4b20      	ldr	r3, [pc, #128]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b1c:	4a1e      	ldr	r2, [pc, #120]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b24:	4b1d      	ldr	r3, [pc, #116]	; (8001b9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2232      	movs	r2, #50	; 0x32
 8001b2a:	fb02 f303 	mul.w	r3, r2, r3
 8001b2e:	4a1c      	ldr	r2, [pc, #112]	; (8001ba0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b30:	fba2 2303 	umull	r2, r3, r2, r3
 8001b34:	0c9b      	lsrs	r3, r3, #18
 8001b36:	3301      	adds	r3, #1
 8001b38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b3a:	e002      	b.n	8001b42 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b4e:	d102      	bne.n	8001b56 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f2      	bne.n	8001b3c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b56:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b62:	d112      	bne.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e011      	b.n	8001b8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b78:	e007      	b.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b7a:	4b07      	ldr	r3, [pc, #28]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b82:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b88:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3714      	adds	r7, #20
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	40007000 	.word	0x40007000
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	431bde83 	.word	0x431bde83

08001ba4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b088      	sub	sp, #32
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e308      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d075      	beq.n	8001cae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bc2:	4ba3      	ldr	r3, [pc, #652]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f003 030c 	and.w	r3, r3, #12
 8001bca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bcc:	4ba0      	ldr	r3, [pc, #640]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	f003 0303 	and.w	r3, r3, #3
 8001bd4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b0c      	cmp	r3, #12
 8001bda:	d102      	bne.n	8001be2 <HAL_RCC_OscConfig+0x3e>
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d002      	beq.n	8001be8 <HAL_RCC_OscConfig+0x44>
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	2b08      	cmp	r3, #8
 8001be6:	d10b      	bne.n	8001c00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be8:	4b99      	ldr	r3, [pc, #612]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d05b      	beq.n	8001cac <HAL_RCC_OscConfig+0x108>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d157      	bne.n	8001cac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e2e3      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c08:	d106      	bne.n	8001c18 <HAL_RCC_OscConfig+0x74>
 8001c0a:	4b91      	ldr	r3, [pc, #580]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a90      	ldr	r2, [pc, #576]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e01d      	b.n	8001c54 <HAL_RCC_OscConfig+0xb0>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c20:	d10c      	bne.n	8001c3c <HAL_RCC_OscConfig+0x98>
 8001c22:	4b8b      	ldr	r3, [pc, #556]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a8a      	ldr	r2, [pc, #552]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c2c:	6013      	str	r3, [r2, #0]
 8001c2e:	4b88      	ldr	r3, [pc, #544]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a87      	ldr	r2, [pc, #540]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	e00b      	b.n	8001c54 <HAL_RCC_OscConfig+0xb0>
 8001c3c:	4b84      	ldr	r3, [pc, #528]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a83      	ldr	r2, [pc, #524]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c46:	6013      	str	r3, [r2, #0]
 8001c48:	4b81      	ldr	r3, [pc, #516]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a80      	ldr	r2, [pc, #512]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d013      	beq.n	8001c84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5c:	f7ff fbca 	bl	80013f4 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c64:	f7ff fbc6 	bl	80013f4 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e2a8      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c76:	4b76      	ldr	r3, [pc, #472]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0f0      	beq.n	8001c64 <HAL_RCC_OscConfig+0xc0>
 8001c82:	e014      	b.n	8001cae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c84:	f7ff fbb6 	bl	80013f4 <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c8c:	f7ff fbb2 	bl	80013f4 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b64      	cmp	r3, #100	; 0x64
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e294      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c9e:	4b6c      	ldr	r3, [pc, #432]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1f0      	bne.n	8001c8c <HAL_RCC_OscConfig+0xe8>
 8001caa:	e000      	b.n	8001cae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d075      	beq.n	8001da6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cba:	4b65      	ldr	r3, [pc, #404]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 030c 	and.w	r3, r3, #12
 8001cc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cc4:	4b62      	ldr	r3, [pc, #392]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	2b0c      	cmp	r3, #12
 8001cd2:	d102      	bne.n	8001cda <HAL_RCC_OscConfig+0x136>
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d002      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x13c>
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d11f      	bne.n	8001d20 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ce0:	4b5b      	ldr	r3, [pc, #364]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d005      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x154>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e267      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	4b55      	ldr	r3, [pc, #340]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	061b      	lsls	r3, r3, #24
 8001d06:	4952      	ldr	r1, [pc, #328]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001d0c:	4b51      	ldr	r3, [pc, #324]	; (8001e54 <HAL_RCC_OscConfig+0x2b0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fb23 	bl	800135c <HAL_InitTick>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d043      	beq.n	8001da4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e253      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d023      	beq.n	8001d70 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d28:	4b49      	ldr	r3, [pc, #292]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a48      	ldr	r2, [pc, #288]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d34:	f7ff fb5e 	bl	80013f4 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d3c:	f7ff fb5a 	bl	80013f4 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e23c      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d4e:	4b40      	ldr	r3, [pc, #256]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d0f0      	beq.n	8001d3c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5a:	4b3d      	ldr	r3, [pc, #244]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	061b      	lsls	r3, r3, #24
 8001d68:	4939      	ldr	r1, [pc, #228]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	604b      	str	r3, [r1, #4]
 8001d6e:	e01a      	b.n	8001da6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d70:	4b37      	ldr	r3, [pc, #220]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a36      	ldr	r2, [pc, #216]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7c:	f7ff fb3a 	bl	80013f4 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d84:	f7ff fb36 	bl	80013f4 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e218      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d96:	4b2e      	ldr	r3, [pc, #184]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x1e0>
 8001da2:	e000      	b.n	8001da6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001da4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0308 	and.w	r3, r3, #8
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d03c      	beq.n	8001e2c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d01c      	beq.n	8001df4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dba:	4b25      	ldr	r3, [pc, #148]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001dbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dc0:	4a23      	ldr	r2, [pc, #140]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dca:	f7ff fb13 	bl	80013f4 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd2:	f7ff fb0f 	bl	80013f4 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e1f1      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001de4:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d0ef      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x22e>
 8001df2:	e01b      	b.n	8001e2c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001df4:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dfa:	4a15      	ldr	r2, [pc, #84]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001dfc:	f023 0301 	bic.w	r3, r3, #1
 8001e00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e04:	f7ff faf6 	bl	80013f4 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0c:	f7ff faf2 	bl	80013f4 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e1d4      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001e20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e24:	f003 0302 	and.w	r3, r3, #2
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1ef      	bne.n	8001e0c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 80ab 	beq.w	8001f90 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e3e:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <HAL_RCC_OscConfig+0x2ac>)
 8001e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d106      	bne.n	8001e58 <HAL_RCC_OscConfig+0x2b4>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e005      	b.n	8001e5a <HAL_RCC_OscConfig+0x2b6>
 8001e4e:	bf00      	nop
 8001e50:	40021000 	.word	0x40021000
 8001e54:	20000004 	.word	0x20000004
 8001e58:	2300      	movs	r3, #0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00d      	beq.n	8001e7a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e5e:	4baf      	ldr	r3, [pc, #700]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e62:	4aae      	ldr	r2, [pc, #696]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e68:	6593      	str	r3, [r2, #88]	; 0x58
 8001e6a:	4bac      	ldr	r3, [pc, #688]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e76:	2301      	movs	r3, #1
 8001e78:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e7a:	4ba9      	ldr	r3, [pc, #676]	; (8002120 <HAL_RCC_OscConfig+0x57c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d118      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e86:	4ba6      	ldr	r3, [pc, #664]	; (8002120 <HAL_RCC_OscConfig+0x57c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4aa5      	ldr	r2, [pc, #660]	; (8002120 <HAL_RCC_OscConfig+0x57c>)
 8001e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e92:	f7ff faaf 	bl	80013f4 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e9a:	f7ff faab 	bl	80013f4 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e18d      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eac:	4b9c      	ldr	r3, [pc, #624]	; (8002120 <HAL_RCC_OscConfig+0x57c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0f0      	beq.n	8001e9a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d108      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x32e>
 8001ec0:	4b96      	ldr	r3, [pc, #600]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ec6:	4a95      	ldr	r2, [pc, #596]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ed0:	e024      	b.n	8001f1c <HAL_RCC_OscConfig+0x378>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2b05      	cmp	r3, #5
 8001ed8:	d110      	bne.n	8001efc <HAL_RCC_OscConfig+0x358>
 8001eda:	4b90      	ldr	r3, [pc, #576]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ee0:	4a8e      	ldr	r2, [pc, #568]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001ee2:	f043 0304 	orr.w	r3, r3, #4
 8001ee6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001eea:	4b8c      	ldr	r3, [pc, #560]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ef0:	4a8a      	ldr	r2, [pc, #552]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001ef2:	f043 0301 	orr.w	r3, r3, #1
 8001ef6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001efa:	e00f      	b.n	8001f1c <HAL_RCC_OscConfig+0x378>
 8001efc:	4b87      	ldr	r3, [pc, #540]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f02:	4a86      	ldr	r2, [pc, #536]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f04:	f023 0301 	bic.w	r3, r3, #1
 8001f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f0c:	4b83      	ldr	r3, [pc, #524]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f12:	4a82      	ldr	r2, [pc, #520]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d016      	beq.n	8001f52 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f24:	f7ff fa66 	bl	80013f4 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f2a:	e00a      	b.n	8001f42 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f2c:	f7ff fa62 	bl	80013f4 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e142      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f42:	4b76      	ldr	r3, [pc, #472]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0ed      	beq.n	8001f2c <HAL_RCC_OscConfig+0x388>
 8001f50:	e015      	b.n	8001f7e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f52:	f7ff fa4f 	bl	80013f4 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f58:	e00a      	b.n	8001f70 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f5a:	f7ff fa4b 	bl	80013f4 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e12b      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f70:	4b6a      	ldr	r3, [pc, #424]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1ed      	bne.n	8001f5a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f7e:	7ffb      	ldrb	r3, [r7, #31]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d105      	bne.n	8001f90 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f84:	4b65      	ldr	r3, [pc, #404]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f88:	4a64      	ldr	r2, [pc, #400]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001f8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f8e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0320 	and.w	r3, r3, #32
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d03c      	beq.n	8002016 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d01c      	beq.n	8001fde <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001fa4:	4b5d      	ldr	r3, [pc, #372]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001fa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001faa:	4a5c      	ldr	r2, [pc, #368]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb4:	f7ff fa1e 	bl	80013f4 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fbc:	f7ff fa1a 	bl	80013f4 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e0fc      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001fce:	4b53      	ldr	r3, [pc, #332]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001fd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0ef      	beq.n	8001fbc <HAL_RCC_OscConfig+0x418>
 8001fdc:	e01b      	b.n	8002016 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001fde:	4b4f      	ldr	r3, [pc, #316]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001fe4:	4a4d      	ldr	r2, [pc, #308]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8001fe6:	f023 0301 	bic.w	r3, r3, #1
 8001fea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fee:	f7ff fa01 	bl	80013f4 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ff6:	f7ff f9fd 	bl	80013f4 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e0df      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002008:	4b44      	ldr	r3, [pc, #272]	; (800211c <HAL_RCC_OscConfig+0x578>)
 800200a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d1ef      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 80d3 	beq.w	80021c6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002020:	4b3e      	ldr	r3, [pc, #248]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 030c 	and.w	r3, r3, #12
 8002028:	2b0c      	cmp	r3, #12
 800202a:	f000 808d 	beq.w	8002148 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	69db      	ldr	r3, [r3, #28]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d15a      	bne.n	80020ec <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002036:	4b39      	ldr	r3, [pc, #228]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a38      	ldr	r2, [pc, #224]	; (800211c <HAL_RCC_OscConfig+0x578>)
 800203c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002042:	f7ff f9d7 	bl	80013f4 <HAL_GetTick>
 8002046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002048:	e008      	b.n	800205c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800204a:	f7ff f9d3 	bl	80013f4 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e0b5      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800205c:	4b2f      	ldr	r3, [pc, #188]	; (800211c <HAL_RCC_OscConfig+0x578>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f0      	bne.n	800204a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002068:	4b2c      	ldr	r3, [pc, #176]	; (800211c <HAL_RCC_OscConfig+0x578>)
 800206a:	68da      	ldr	r2, [r3, #12]
 800206c:	4b2d      	ldr	r3, [pc, #180]	; (8002124 <HAL_RCC_OscConfig+0x580>)
 800206e:	4013      	ands	r3, r2
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	6a11      	ldr	r1, [r2, #32]
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002078:	3a01      	subs	r2, #1
 800207a:	0112      	lsls	r2, r2, #4
 800207c:	4311      	orrs	r1, r2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002082:	0212      	lsls	r2, r2, #8
 8002084:	4311      	orrs	r1, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800208a:	0852      	lsrs	r2, r2, #1
 800208c:	3a01      	subs	r2, #1
 800208e:	0552      	lsls	r2, r2, #21
 8002090:	4311      	orrs	r1, r2
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002096:	0852      	lsrs	r2, r2, #1
 8002098:	3a01      	subs	r2, #1
 800209a:	0652      	lsls	r2, r2, #25
 800209c:	4311      	orrs	r1, r2
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80020a2:	06d2      	lsls	r2, r2, #27
 80020a4:	430a      	orrs	r2, r1
 80020a6:	491d      	ldr	r1, [pc, #116]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020ac:	4b1b      	ldr	r3, [pc, #108]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a1a      	ldr	r2, [pc, #104]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020b8:	4b18      	ldr	r3, [pc, #96]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	4a17      	ldr	r2, [pc, #92]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7ff f996 	bl	80013f4 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020cc:	f7ff f992 	bl	80013f4 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e074      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020de:	4b0f      	ldr	r3, [pc, #60]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0f0      	beq.n	80020cc <HAL_RCC_OscConfig+0x528>
 80020ea:	e06c      	b.n	80021c6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a0a      	ldr	r2, [pc, #40]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020f6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80020f8:	4b08      	ldr	r3, [pc, #32]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	4a07      	ldr	r2, [pc, #28]	; (800211c <HAL_RCC_OscConfig+0x578>)
 80020fe:	f023 0303 	bic.w	r3, r3, #3
 8002102:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002104:	4b05      	ldr	r3, [pc, #20]	; (800211c <HAL_RCC_OscConfig+0x578>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	4a04      	ldr	r2, [pc, #16]	; (800211c <HAL_RCC_OscConfig+0x578>)
 800210a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800210e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002112:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002114:	f7ff f96e 	bl	80013f4 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800211a:	e00e      	b.n	800213a <HAL_RCC_OscConfig+0x596>
 800211c:	40021000 	.word	0x40021000
 8002120:	40007000 	.word	0x40007000
 8002124:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002128:	f7ff f964 	bl	80013f4 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e046      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800213a:	4b25      	ldr	r3, [pc, #148]	; (80021d0 <HAL_RCC_OscConfig+0x62c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0x584>
 8002146:	e03e      	b.n	80021c6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d101      	bne.n	8002154 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e039      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002154:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <HAL_RCC_OscConfig+0x62c>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f003 0203 	and.w	r2, r3, #3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	429a      	cmp	r2, r3
 8002166:	d12c      	bne.n	80021c2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002172:	3b01      	subs	r3, #1
 8002174:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002176:	429a      	cmp	r2, r3
 8002178:	d123      	bne.n	80021c2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002184:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002186:	429a      	cmp	r2, r3
 8002188:	d11b      	bne.n	80021c2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002194:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002196:	429a      	cmp	r2, r3
 8002198:	d113      	bne.n	80021c2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	085b      	lsrs	r3, r3, #1
 80021a6:	3b01      	subs	r3, #1
 80021a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d109      	bne.n	80021c2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b8:	085b      	lsrs	r3, r3, #1
 80021ba:	3b01      	subs	r3, #1
 80021bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021be:	429a      	cmp	r2, r3
 80021c0:	d001      	beq.n	80021c6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3720      	adds	r7, #32
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40021000 	.word	0x40021000

080021d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e11e      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021ec:	4b91      	ldr	r3, [pc, #580]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 030f 	and.w	r3, r3, #15
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d910      	bls.n	800221c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b8e      	ldr	r3, [pc, #568]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 020f 	bic.w	r2, r3, #15
 8002202:	498c      	ldr	r1, [pc, #560]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b8a      	ldr	r3, [pc, #552]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e106      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b00      	cmp	r3, #0
 8002226:	d073      	beq.n	8002310 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b03      	cmp	r3, #3
 800222e:	d129      	bne.n	8002284 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002230:	4b81      	ldr	r3, [pc, #516]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e0f4      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002240:	f000 f99e 	bl	8002580 <RCC_GetSysClockFreqFromPLLSource>
 8002244:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4a7c      	ldr	r2, [pc, #496]	; (800243c <HAL_RCC_ClockConfig+0x268>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d93f      	bls.n	80022ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800224e:	4b7a      	ldr	r3, [pc, #488]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d009      	beq.n	800226e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002262:	2b00      	cmp	r3, #0
 8002264:	d033      	beq.n	80022ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800226a:	2b00      	cmp	r3, #0
 800226c:	d12f      	bne.n	80022ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800226e:	4b72      	ldr	r3, [pc, #456]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002276:	4a70      	ldr	r2, [pc, #448]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800227c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800227e:	2380      	movs	r3, #128	; 0x80
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	e024      	b.n	80022ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	2b02      	cmp	r3, #2
 800228a:	d107      	bne.n	800229c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800228c:	4b6a      	ldr	r3, [pc, #424]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d109      	bne.n	80022ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e0c6      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800229c:	4b66      	ldr	r3, [pc, #408]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e0be      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80022ac:	f000 f8ce 	bl	800244c <HAL_RCC_GetSysClockFreq>
 80022b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4a61      	ldr	r2, [pc, #388]	; (800243c <HAL_RCC_ClockConfig+0x268>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d909      	bls.n	80022ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80022ba:	4b5f      	ldr	r3, [pc, #380]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022c2:	4a5d      	ldr	r2, [pc, #372]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80022c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022ce:	4b5a      	ldr	r3, [pc, #360]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f023 0203 	bic.w	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4957      	ldr	r1, [pc, #348]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022e0:	f7ff f888 	bl	80013f4 <HAL_GetTick>
 80022e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e6:	e00a      	b.n	80022fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e8:	f7ff f884 	bl	80013f4 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e095      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022fe:	4b4e      	ldr	r3, [pc, #312]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 020c 	and.w	r2, r3, #12
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	429a      	cmp	r2, r3
 800230e:	d1eb      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d023      	beq.n	8002364 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002328:	4b43      	ldr	r3, [pc, #268]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	4a42      	ldr	r2, [pc, #264]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800232e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002332:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	2b00      	cmp	r3, #0
 800233e:	d007      	beq.n	8002350 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002340:	4b3d      	ldr	r3, [pc, #244]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002348:	4a3b      	ldr	r2, [pc, #236]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800234a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800234e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002350:	4b39      	ldr	r3, [pc, #228]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	4936      	ldr	r1, [pc, #216]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800235e:	4313      	orrs	r3, r2
 8002360:	608b      	str	r3, [r1, #8]
 8002362:	e008      	b.n	8002376 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	2b80      	cmp	r3, #128	; 0x80
 8002368:	d105      	bne.n	8002376 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800236a:	4b33      	ldr	r3, [pc, #204]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	4a32      	ldr	r2, [pc, #200]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002374:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002376:	4b2f      	ldr	r3, [pc, #188]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d21d      	bcs.n	80023c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002384:	4b2b      	ldr	r3, [pc, #172]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f023 020f 	bic.w	r2, r3, #15
 800238c:	4929      	ldr	r1, [pc, #164]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	4313      	orrs	r3, r2
 8002392:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002394:	f7ff f82e 	bl	80013f4 <HAL_GetTick>
 8002398:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239a:	e00a      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800239c:	f7ff f82a 	bl	80013f4 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e03b      	b.n	800242a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b2:	4b20      	ldr	r3, [pc, #128]	; (8002434 <HAL_RCC_ClockConfig+0x260>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d1ed      	bne.n	800239c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0304 	and.w	r3, r3, #4
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d008      	beq.n	80023de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023cc:	4b1a      	ldr	r3, [pc, #104]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	4917      	ldr	r1, [pc, #92]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0308 	and.w	r3, r3, #8
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d009      	beq.n	80023fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023ea:	4b13      	ldr	r3, [pc, #76]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	490f      	ldr	r1, [pc, #60]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023fe:	f000 f825 	bl	800244c <HAL_RCC_GetSysClockFreq>
 8002402:	4601      	mov	r1, r0
 8002404:	4b0c      	ldr	r3, [pc, #48]	; (8002438 <HAL_RCC_ClockConfig+0x264>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	091b      	lsrs	r3, r3, #4
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_RCC_ClockConfig+0x26c>)
 8002410:	5cd3      	ldrb	r3, [r2, r3]
 8002412:	f003 031f 	and.w	r3, r3, #31
 8002416:	fa21 f303 	lsr.w	r3, r1, r3
 800241a:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <HAL_RCC_ClockConfig+0x270>)
 800241c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800241e:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <HAL_RCC_ClockConfig+0x274>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe ff9a 	bl	800135c <HAL_InitTick>
 8002428:	4603      	mov	r3, r0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40022000 	.word	0x40022000
 8002438:	40021000 	.word	0x40021000
 800243c:	04c4b400 	.word	0x04c4b400
 8002440:	080065c8 	.word	0x080065c8
 8002444:	20000000 	.word	0x20000000
 8002448:	20000004 	.word	0x20000004

0800244c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800244c:	b480      	push	{r7}
 800244e:	b087      	sub	sp, #28
 8002450:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002452:	4b2c      	ldr	r3, [pc, #176]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 030c 	and.w	r3, r3, #12
 800245a:	2b04      	cmp	r3, #4
 800245c:	d102      	bne.n	8002464 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800245e:	4b2a      	ldr	r3, [pc, #168]	; (8002508 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	e047      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002464:	4b27      	ldr	r3, [pc, #156]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 030c 	and.w	r3, r3, #12
 800246c:	2b08      	cmp	r3, #8
 800246e:	d102      	bne.n	8002476 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002470:	4b26      	ldr	r3, [pc, #152]	; (800250c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	e03e      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002476:	4b23      	ldr	r3, [pc, #140]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 030c 	and.w	r3, r3, #12
 800247e:	2b0c      	cmp	r3, #12
 8002480:	d136      	bne.n	80024f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002482:	4b20      	ldr	r3, [pc, #128]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800248c:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	091b      	lsrs	r3, r3, #4
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3301      	adds	r3, #1
 8002498:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b03      	cmp	r3, #3
 800249e:	d10c      	bne.n	80024ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024a0:	4a1a      	ldr	r2, [pc, #104]	; (800250c <HAL_RCC_GetSysClockFreq+0xc0>)
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a8:	4a16      	ldr	r2, [pc, #88]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024aa:	68d2      	ldr	r2, [r2, #12]
 80024ac:	0a12      	lsrs	r2, r2, #8
 80024ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024b2:	fb02 f303 	mul.w	r3, r2, r3
 80024b6:	617b      	str	r3, [r7, #20]
      break;
 80024b8:	e00c      	b.n	80024d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024ba:	4a13      	ldr	r2, [pc, #76]	; (8002508 <HAL_RCC_GetSysClockFreq+0xbc>)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c2:	4a10      	ldr	r2, [pc, #64]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024c4:	68d2      	ldr	r2, [r2, #12]
 80024c6:	0a12      	lsrs	r2, r2, #8
 80024c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024cc:	fb02 f303 	mul.w	r3, r2, r3
 80024d0:	617b      	str	r3, [r7, #20]
      break;
 80024d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024d4:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	0e5b      	lsrs	r3, r3, #25
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	3301      	adds	r3, #1
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	e001      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80024f4:	693b      	ldr	r3, [r7, #16]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	371c      	adds	r7, #28
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40021000 	.word	0x40021000
 8002508:	00f42400 	.word	0x00f42400
 800250c:	007a1200 	.word	0x007a1200

08002510 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <HAL_RCC_GetHCLKFreq+0x14>)
 8002516:	681b      	ldr	r3, [r3, #0]
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000000 	.word	0x20000000

08002528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800252c:	f7ff fff0 	bl	8002510 <HAL_RCC_GetHCLKFreq>
 8002530:	4601      	mov	r1, r0
 8002532:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	0a1b      	lsrs	r3, r3, #8
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	4a04      	ldr	r2, [pc, #16]	; (8002550 <HAL_RCC_GetPCLK1Freq+0x28>)
 800253e:	5cd3      	ldrb	r3, [r2, r3]
 8002540:	f003 031f 	and.w	r3, r3, #31
 8002544:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002548:	4618      	mov	r0, r3
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40021000 	.word	0x40021000
 8002550:	080065d8 	.word	0x080065d8

08002554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002558:	f7ff ffda 	bl	8002510 <HAL_RCC_GetHCLKFreq>
 800255c:	4601      	mov	r1, r0
 800255e:	4b06      	ldr	r3, [pc, #24]	; (8002578 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	0adb      	lsrs	r3, r3, #11
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	4a04      	ldr	r2, [pc, #16]	; (800257c <HAL_RCC_GetPCLK2Freq+0x28>)
 800256a:	5cd3      	ldrb	r3, [r2, r3]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002574:	4618      	mov	r0, r3
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40021000 	.word	0x40021000
 800257c:	080065d8 	.word	0x080065d8

08002580 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002580:	b480      	push	{r7}
 8002582:	b087      	sub	sp, #28
 8002584:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002586:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	091b      	lsrs	r3, r3, #4
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	3301      	adds	r3, #1
 800259c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	2b03      	cmp	r3, #3
 80025a2:	d10c      	bne.n	80025be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025a4:	4a17      	ldr	r2, [pc, #92]	; (8002604 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ac:	4a14      	ldr	r2, [pc, #80]	; (8002600 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025ae:	68d2      	ldr	r2, [r2, #12]
 80025b0:	0a12      	lsrs	r2, r2, #8
 80025b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025b6:	fb02 f303 	mul.w	r3, r2, r3
 80025ba:	617b      	str	r3, [r7, #20]
    break;
 80025bc:	e00c      	b.n	80025d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025be:	4a12      	ldr	r2, [pc, #72]	; (8002608 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c6:	4a0e      	ldr	r2, [pc, #56]	; (8002600 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025c8:	68d2      	ldr	r2, [r2, #12]
 80025ca:	0a12      	lsrs	r2, r2, #8
 80025cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025d0:	fb02 f303 	mul.w	r3, r2, r3
 80025d4:	617b      	str	r3, [r7, #20]
    break;
 80025d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	0e5b      	lsrs	r3, r3, #25
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	3301      	adds	r3, #1
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80025f2:	687b      	ldr	r3, [r7, #4]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	371c      	adds	r7, #28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	40021000 	.word	0x40021000
 8002604:	007a1200 	.word	0x007a1200
 8002608:	00f42400 	.word	0x00f42400

0800260c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002614:	2300      	movs	r3, #0
 8002616:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002618:	2300      	movs	r3, #0
 800261a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002624:	2b00      	cmp	r3, #0
 8002626:	f000 8098 	beq.w	800275a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800262a:	2300      	movs	r3, #0
 800262c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800262e:	4b43      	ldr	r3, [pc, #268]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10d      	bne.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800263a:	4b40      	ldr	r3, [pc, #256]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800263c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263e:	4a3f      	ldr	r2, [pc, #252]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002644:	6593      	str	r3, [r2, #88]	; 0x58
 8002646:	4b3d      	ldr	r3, [pc, #244]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002652:	2301      	movs	r3, #1
 8002654:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002656:	4b3a      	ldr	r3, [pc, #232]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a39      	ldr	r2, [pc, #228]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800265c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002660:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002662:	f7fe fec7 	bl	80013f4 <HAL_GetTick>
 8002666:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002668:	e009      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800266a:	f7fe fec3 	bl	80013f4 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d902      	bls.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	74fb      	strb	r3, [r7, #19]
        break;
 800267c:	e005      	b.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800267e:	4b30      	ldr	r3, [pc, #192]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0ef      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800268a:	7cfb      	ldrb	r3, [r7, #19]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d159      	bne.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002690:	4b2a      	ldr	r3, [pc, #168]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800269a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d01e      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d019      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026ac:	4b23      	ldr	r3, [pc, #140]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80026b8:	4b20      	ldr	r3, [pc, #128]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026be:	4a1f      	ldr	r2, [pc, #124]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026c8:	4b1c      	ldr	r3, [pc, #112]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ce:	4a1b      	ldr	r2, [pc, #108]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026d8:	4a18      	ldr	r2, [pc, #96]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d016      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ea:	f7fe fe83 	bl	80013f4 <HAL_GetTick>
 80026ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026f0:	e00b      	b.n	800270a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f2:	f7fe fe7f 	bl	80013f4 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002700:	4293      	cmp	r3, r2
 8002702:	d902      	bls.n	800270a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	74fb      	strb	r3, [r7, #19]
            break;
 8002708:	e006      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800270c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0ec      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002718:	7cfb      	ldrb	r3, [r7, #19]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10b      	bne.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800271e:	4b07      	ldr	r3, [pc, #28]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002724:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	4903      	ldr	r1, [pc, #12]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800272e:	4313      	orrs	r3, r2
 8002730:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002734:	e008      	b.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002736:	7cfb      	ldrb	r3, [r7, #19]
 8002738:	74bb      	strb	r3, [r7, #18]
 800273a:	e005      	b.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800273c:	40021000 	.word	0x40021000
 8002740:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002744:	7cfb      	ldrb	r3, [r7, #19]
 8002746:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002748:	7c7b      	ldrb	r3, [r7, #17]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d105      	bne.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800274e:	4ba6      	ldr	r3, [pc, #664]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002752:	4aa5      	ldr	r2, [pc, #660]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002758:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00a      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002766:	4ba0      	ldr	r3, [pc, #640]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276c:	f023 0203 	bic.w	r2, r3, #3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	499c      	ldr	r1, [pc, #624]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002776:	4313      	orrs	r3, r2
 8002778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00a      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002788:	4b97      	ldr	r3, [pc, #604]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800278a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278e:	f023 020c 	bic.w	r2, r3, #12
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	4994      	ldr	r1, [pc, #592]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002798:	4313      	orrs	r3, r2
 800279a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00a      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027aa:	4b8f      	ldr	r3, [pc, #572]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	498b      	ldr	r1, [pc, #556]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0308 	and.w	r3, r3, #8
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00a      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027cc:	4b86      	ldr	r3, [pc, #536]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	4983      	ldr	r1, [pc, #524]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0320 	and.w	r3, r3, #32
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00a      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027ee:	4b7e      	ldr	r3, [pc, #504]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	497a      	ldr	r1, [pc, #488]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00a      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002810:	4b75      	ldr	r3, [pc, #468]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002816:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	4972      	ldr	r1, [pc, #456]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002820:	4313      	orrs	r3, r2
 8002822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00a      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002832:	4b6d      	ldr	r3, [pc, #436]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002838:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	4969      	ldr	r1, [pc, #420]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002842:	4313      	orrs	r3, r2
 8002844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00a      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002854:	4b64      	ldr	r3, [pc, #400]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	4961      	ldr	r1, [pc, #388]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002864:	4313      	orrs	r3, r2
 8002866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002876:	4b5c      	ldr	r3, [pc, #368]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002884:	4958      	ldr	r1, [pc, #352]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002886:	4313      	orrs	r3, r2
 8002888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002894:	2b00      	cmp	r3, #0
 8002896:	d015      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002898:	4b53      	ldr	r3, [pc, #332]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a6:	4950      	ldr	r1, [pc, #320]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028b6:	d105      	bne.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028b8:	4b4b      	ldr	r3, [pc, #300]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4a4a      	ldr	r2, [pc, #296]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d015      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028d0:	4b45      	ldr	r3, [pc, #276]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028de:	4942      	ldr	r1, [pc, #264]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028ee:	d105      	bne.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028f0:	4b3d      	ldr	r3, [pc, #244]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4a3c      	ldr	r2, [pc, #240]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028fa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d015      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002908:	4b37      	ldr	r3, [pc, #220]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800290a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	4934      	ldr	r1, [pc, #208]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002918:	4313      	orrs	r3, r2
 800291a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002926:	d105      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002928:	4b2f      	ldr	r3, [pc, #188]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a2e      	ldr	r2, [pc, #184]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800292e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002932:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d015      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002940:	4b29      	ldr	r3, [pc, #164]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002946:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800294e:	4926      	ldr	r1, [pc, #152]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800295a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800295e:	d105      	bne.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002960:	4b21      	ldr	r3, [pc, #132]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	4a20      	ldr	r2, [pc, #128]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800296a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d015      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002978:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800297a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002986:	4918      	ldr	r1, [pc, #96]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002988:	4313      	orrs	r3, r2
 800298a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002992:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002996:	d105      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002998:	4b13      	ldr	r3, [pc, #76]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	4a12      	ldr	r2, [pc, #72]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800299e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d015      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029b0:	4b0d      	ldr	r3, [pc, #52]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029be:	490a      	ldr	r1, [pc, #40]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029ce:	d105      	bne.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80029d0:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80029dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40021000 	.word	0x40021000

080029ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e049      	b.n	8002a92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7fe fac2 	bl	8000f9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3304      	adds	r3, #4
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	f000 fe26 	bl	800367c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e049      	b.n	8002b40 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d106      	bne.n	8002ac6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f000 f841 	bl	8002b48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	f000 fdcf 	bl	800367c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e049      	b.n	8002c02 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d106      	bne.n	8002b88 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 f841 	bl	8002c0a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3304      	adds	r3, #4
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	f000 fd6e 	bl	800367c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
	...

08002c20 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d104      	bne.n	8002c3a <HAL_TIM_IC_Start+0x1a>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	e023      	b.n	8002c82 <HAL_TIM_IC_Start+0x62>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d104      	bne.n	8002c4a <HAL_TIM_IC_Start+0x2a>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	e01b      	b.n	8002c82 <HAL_TIM_IC_Start+0x62>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d104      	bne.n	8002c5a <HAL_TIM_IC_Start+0x3a>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	e013      	b.n	8002c82 <HAL_TIM_IC_Start+0x62>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b0c      	cmp	r3, #12
 8002c5e:	d104      	bne.n	8002c6a <HAL_TIM_IC_Start+0x4a>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	e00b      	b.n	8002c82 <HAL_TIM_IC_Start+0x62>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b10      	cmp	r3, #16
 8002c6e:	d104      	bne.n	8002c7a <HAL_TIM_IC_Start+0x5a>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	e003      	b.n	8002c82 <HAL_TIM_IC_Start+0x62>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d104      	bne.n	8002c94 <HAL_TIM_IC_Start+0x74>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	e013      	b.n	8002cbc <HAL_TIM_IC_Start+0x9c>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d104      	bne.n	8002ca4 <HAL_TIM_IC_Start+0x84>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	e00b      	b.n	8002cbc <HAL_TIM_IC_Start+0x9c>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	2b08      	cmp	r3, #8
 8002ca8:	d104      	bne.n	8002cb4 <HAL_TIM_IC_Start+0x94>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	e003      	b.n	8002cbc <HAL_TIM_IC_Start+0x9c>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d102      	bne.n	8002cca <HAL_TIM_IC_Start+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002cc4:	7bbb      	ldrb	r3, [r7, #14]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d001      	beq.n	8002cce <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e064      	b.n	8002d98 <HAL_TIM_IC_Start+0x178>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d104      	bne.n	8002cde <HAL_TIM_IC_Start+0xbe>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cdc:	e023      	b.n	8002d26 <HAL_TIM_IC_Start+0x106>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d104      	bne.n	8002cee <HAL_TIM_IC_Start+0xce>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cec:	e01b      	b.n	8002d26 <HAL_TIM_IC_Start+0x106>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d104      	bne.n	8002cfe <HAL_TIM_IC_Start+0xde>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cfc:	e013      	b.n	8002d26 <HAL_TIM_IC_Start+0x106>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b0c      	cmp	r3, #12
 8002d02:	d104      	bne.n	8002d0e <HAL_TIM_IC_Start+0xee>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d0c:	e00b      	b.n	8002d26 <HAL_TIM_IC_Start+0x106>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	2b10      	cmp	r3, #16
 8002d12:	d104      	bne.n	8002d1e <HAL_TIM_IC_Start+0xfe>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d1c:	e003      	b.n	8002d26 <HAL_TIM_IC_Start+0x106>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2202      	movs	r2, #2
 8002d22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d104      	bne.n	8002d36 <HAL_TIM_IC_Start+0x116>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d34:	e013      	b.n	8002d5e <HAL_TIM_IC_Start+0x13e>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2b04      	cmp	r3, #4
 8002d3a:	d104      	bne.n	8002d46 <HAL_TIM_IC_Start+0x126>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d44:	e00b      	b.n	8002d5e <HAL_TIM_IC_Start+0x13e>
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	2b08      	cmp	r3, #8
 8002d4a:	d104      	bne.n	8002d56 <HAL_TIM_IC_Start+0x136>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d54:	e003      	b.n	8002d5e <HAL_TIM_IC_Start+0x13e>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2202      	movs	r2, #2
 8002d5a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2201      	movs	r2, #1
 8002d64:	6839      	ldr	r1, [r7, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f001 fa78 	bl	800425c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <HAL_TIM_IC_Start+0x180>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d00b      	beq.n	8002d96 <HAL_TIM_IC_Start+0x176>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d84:	d007      	beq.n	8002d96 <HAL_TIM_IC_Start+0x176>
  {
    __HAL_TIM_ENABLE(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f042 0201 	orr.w	r2, r2, #1
 8002d94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	00010007 	.word	0x00010007

08002da4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d122      	bne.n	8002e00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d11b      	bne.n	8002e00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f06f 0202 	mvn.w	r2, #2
 8002dd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7fd fc24 	bl	8000634 <HAL_TIM_IC_CaptureCallback>
 8002dec:	e005      	b.n	8002dfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 fc26 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 fc2d 	bl	8003654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d122      	bne.n	8002e54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	d11b      	bne.n	8002e54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0204 	mvn.w	r2, #4
 8002e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2202      	movs	r2, #2
 8002e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7fd fbfa 	bl	8000634 <HAL_TIM_IC_CaptureCallback>
 8002e40:	e005      	b.n	8002e4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 fbfc 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 fc03 	bl	8003654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d122      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d11b      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f06f 0208 	mvn.w	r2, #8
 8002e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2204      	movs	r2, #4
 8002e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7fd fbd0 	bl	8000634 <HAL_TIM_IC_CaptureCallback>
 8002e94:	e005      	b.n	8002ea2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 fbd2 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 fbd9 	bl	8003654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	2b10      	cmp	r3, #16
 8002eb4:	d122      	bne.n	8002efc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f003 0310 	and.w	r3, r3, #16
 8002ec0:	2b10      	cmp	r3, #16
 8002ec2:	d11b      	bne.n	8002efc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0210 	mvn.w	r2, #16
 8002ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7fd fba6 	bl	8000634 <HAL_TIM_IC_CaptureCallback>
 8002ee8:	e005      	b.n	8002ef6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 fba8 	bl	8003640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f000 fbaf 	bl	8003654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10e      	bne.n	8002f28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d107      	bne.n	8002f28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f06f 0201 	mvn.w	r2, #1
 8002f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fb82 	bl	800362c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f32:	2b80      	cmp	r3, #128	; 0x80
 8002f34:	d10e      	bne.n	8002f54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f40:	2b80      	cmp	r3, #128	; 0x80
 8002f42:	d107      	bne.n	8002f54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f001 fc52 	bl	80047f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f62:	d10e      	bne.n	8002f82 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f6e:	2b80      	cmp	r3, #128	; 0x80
 8002f70:	d107      	bne.n	8002f82 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f001 fc45 	bl	800480c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f8c:	2b40      	cmp	r3, #64	; 0x40
 8002f8e:	d10e      	bne.n	8002fae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9a:	2b40      	cmp	r3, #64	; 0x40
 8002f9c:	d107      	bne.n	8002fae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 fb5d 	bl	8003668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	f003 0320 	and.w	r3, r3, #32
 8002fb8:	2b20      	cmp	r3, #32
 8002fba:	d10e      	bne.n	8002fda <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f003 0320 	and.w	r3, r3, #32
 8002fc6:	2b20      	cmp	r3, #32
 8002fc8:	d107      	bne.n	8002fda <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f06f 0220 	mvn.w	r2, #32
 8002fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7fd fb23 	bl	8000620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fe4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fe8:	d10f      	bne.n	800300a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ff4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ff8:	d107      	bne.n	800300a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f001 fc0b 	bl	8004820 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003018:	d10f      	bne.n	800303a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003024:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003028:	d107      	bne.n	800303a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f001 fbfd 	bl	8004834 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003044:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003048:	d10f      	bne.n	800306a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003054:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003058:	d107      	bne.n	800306a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f001 fbef 	bl	8004848 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003074:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003078:	d10f      	bne.n	800309a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003084:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003088:	d107      	bne.n	800309a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f001 fbe1 	bl	800485c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b084      	sub	sp, #16
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	60f8      	str	r0, [r7, #12]
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d101      	bne.n	80030bc <HAL_TIM_IC_ConfigChannel+0x1a>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e082      	b.n	80031c2 <HAL_TIM_IC_ConfigChannel+0x120>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d11b      	bne.n	8003102 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6818      	ldr	r0, [r3, #0]
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	6819      	ldr	r1, [r3, #0]
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f000 ff05 	bl	8003ee8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	699a      	ldr	r2, [r3, #24]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 020c 	bic.w	r2, r2, #12
 80030ec:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6999      	ldr	r1, [r3, #24]
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	430a      	orrs	r2, r1
 80030fe:	619a      	str	r2, [r3, #24]
 8003100:	e05a      	b.n	80031b8 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b04      	cmp	r3, #4
 8003106:	d11c      	bne.n	8003142 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6818      	ldr	r0, [r3, #0]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	6819      	ldr	r1, [r3, #0]
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	f000 ff7d 	bl	8004016 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699a      	ldr	r2, [r3, #24]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800312a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6999      	ldr	r1, [r3, #24]
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	021a      	lsls	r2, r3, #8
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	619a      	str	r2, [r3, #24]
 8003140:	e03a      	b.n	80031b8 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b08      	cmp	r3, #8
 8003146:	d11b      	bne.n	8003180 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6818      	ldr	r0, [r3, #0]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	6819      	ldr	r1, [r3, #0]
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	f000 ffca 	bl	80040f0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	69da      	ldr	r2, [r3, #28]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 020c 	bic.w	r2, r2, #12
 800316a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	69d9      	ldr	r1, [r3, #28]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	61da      	str	r2, [r3, #28]
 800317e:	e01b      	b.n	80031b8 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6818      	ldr	r0, [r3, #0]
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	6819      	ldr	r1, [r3, #0]
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	f000 ffea 	bl	8004168 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	69da      	ldr	r2, [r3, #28]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80031a2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	69d9      	ldr	r1, [r3, #28]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	021a      	lsls	r2, r3, #8
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
	...

080031cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d101      	bne.n	80031e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80031e2:	2302      	movs	r3, #2
 80031e4:	e0fd      	b.n	80033e2 <HAL_TIM_PWM_ConfigChannel+0x216>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b14      	cmp	r3, #20
 80031f2:	f200 80f0 	bhi.w	80033d6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80031f6:	a201      	add	r2, pc, #4	; (adr r2, 80031fc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fc:	08003251 	.word	0x08003251
 8003200:	080033d7 	.word	0x080033d7
 8003204:	080033d7 	.word	0x080033d7
 8003208:	080033d7 	.word	0x080033d7
 800320c:	08003291 	.word	0x08003291
 8003210:	080033d7 	.word	0x080033d7
 8003214:	080033d7 	.word	0x080033d7
 8003218:	080033d7 	.word	0x080033d7
 800321c:	080032d3 	.word	0x080032d3
 8003220:	080033d7 	.word	0x080033d7
 8003224:	080033d7 	.word	0x080033d7
 8003228:	080033d7 	.word	0x080033d7
 800322c:	08003313 	.word	0x08003313
 8003230:	080033d7 	.word	0x080033d7
 8003234:	080033d7 	.word	0x080033d7
 8003238:	080033d7 	.word	0x080033d7
 800323c:	08003355 	.word	0x08003355
 8003240:	080033d7 	.word	0x080033d7
 8003244:	080033d7 	.word	0x080033d7
 8003248:	080033d7 	.word	0x080033d7
 800324c:	08003395 	.word	0x08003395
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68b9      	ldr	r1, [r7, #8]
 8003256:	4618      	mov	r0, r3
 8003258:	f000 faa0 	bl	800379c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	699a      	ldr	r2, [r3, #24]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0208 	orr.w	r2, r2, #8
 800326a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 0204 	bic.w	r2, r2, #4
 800327a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6999      	ldr	r1, [r3, #24]
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	691a      	ldr	r2, [r3, #16]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	619a      	str	r2, [r3, #24]
      break;
 800328e:	e0a3      	b.n	80033d8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68b9      	ldr	r1, [r7, #8]
 8003296:	4618      	mov	r0, r3
 8003298:	f000 fb10 	bl	80038bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	699a      	ldr	r2, [r3, #24]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699a      	ldr	r2, [r3, #24]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6999      	ldr	r1, [r3, #24]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	021a      	lsls	r2, r3, #8
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	619a      	str	r2, [r3, #24]
      break;
 80032d0:	e082      	b.n	80033d8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68b9      	ldr	r1, [r7, #8]
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fb79 	bl	80039d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	69da      	ldr	r2, [r3, #28]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f042 0208 	orr.w	r2, r2, #8
 80032ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	69da      	ldr	r2, [r3, #28]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 0204 	bic.w	r2, r2, #4
 80032fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69d9      	ldr	r1, [r3, #28]
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	691a      	ldr	r2, [r3, #16]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	61da      	str	r2, [r3, #28]
      break;
 8003310:	e062      	b.n	80033d8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fbe1 	bl	8003ae0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	69da      	ldr	r2, [r3, #28]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800332c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	69da      	ldr	r2, [r3, #28]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800333c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69d9      	ldr	r1, [r3, #28]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	021a      	lsls	r2, r3, #8
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	61da      	str	r2, [r3, #28]
      break;
 8003352:	e041      	b.n	80033d8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68b9      	ldr	r1, [r7, #8]
 800335a:	4618      	mov	r0, r3
 800335c:	f000 fc4a 	bl	8003bf4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0208 	orr.w	r2, r2, #8
 800336e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0204 	bic.w	r2, r2, #4
 800337e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	691a      	ldr	r2, [r3, #16]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003392:	e021      	b.n	80033d8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68b9      	ldr	r1, [r7, #8]
 800339a:	4618      	mov	r0, r3
 800339c:	f000 fc8e 	bl	8003cbc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033be:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	021a      	lsls	r2, r3, #8
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80033d4:	e000      	b.n	80033d8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80033d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop

080033ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d101      	bne.n	8003404 <HAL_TIM_ConfigClockSource+0x18>
 8003400:	2302      	movs	r3, #2
 8003402:	e0c3      	b.n	800358c <HAL_TIM_ConfigClockSource+0x1a0>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2202      	movs	r2, #2
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003422:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003426:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800342e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2b70      	cmp	r3, #112	; 0x70
 800343e:	d038      	beq.n	80034b2 <HAL_TIM_ConfigClockSource+0xc6>
 8003440:	2b70      	cmp	r3, #112	; 0x70
 8003442:	d815      	bhi.n	8003470 <HAL_TIM_ConfigClockSource+0x84>
 8003444:	2b30      	cmp	r3, #48	; 0x30
 8003446:	f000 808e 	beq.w	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 800344a:	2b30      	cmp	r3, #48	; 0x30
 800344c:	d809      	bhi.n	8003462 <HAL_TIM_ConfigClockSource+0x76>
 800344e:	2b10      	cmp	r3, #16
 8003450:	f000 8089 	beq.w	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 8003454:	2b20      	cmp	r3, #32
 8003456:	f000 8086 	beq.w	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 8083 	beq.w	8003566 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003460:	e08b      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8003462:	2b50      	cmp	r3, #80	; 0x50
 8003464:	d04f      	beq.n	8003506 <HAL_TIM_ConfigClockSource+0x11a>
 8003466:	2b60      	cmp	r3, #96	; 0x60
 8003468:	d05d      	beq.n	8003526 <HAL_TIM_ConfigClockSource+0x13a>
 800346a:	2b40      	cmp	r3, #64	; 0x40
 800346c:	d06b      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0x15a>
      break;
 800346e:	e084      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8003470:	4a48      	ldr	r2, [pc, #288]	; (8003594 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d077      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 8003476:	4a47      	ldr	r2, [pc, #284]	; (8003594 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d809      	bhi.n	8003490 <HAL_TIM_ConfigClockSource+0xa4>
 800347c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003480:	d02e      	beq.n	80034e0 <HAL_TIM_ConfigClockSource+0xf4>
 8003482:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003486:	d06e      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 8003488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800348c:	d074      	beq.n	8003578 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 800348e:	e074      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8003490:	4a41      	ldr	r2, [pc, #260]	; (8003598 <HAL_TIM_ConfigClockSource+0x1ac>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d067      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 8003496:	4a40      	ldr	r2, [pc, #256]	; (8003598 <HAL_TIM_ConfigClockSource+0x1ac>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d803      	bhi.n	80034a4 <HAL_TIM_ConfigClockSource+0xb8>
 800349c:	4a3f      	ldr	r2, [pc, #252]	; (800359c <HAL_TIM_ConfigClockSource+0x1b0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d061      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 80034a2:	e06a      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 80034a4:	4a3e      	ldr	r2, [pc, #248]	; (80035a0 <HAL_TIM_ConfigClockSource+0x1b4>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d05d      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x17a>
 80034aa:	4a3e      	ldr	r2, [pc, #248]	; (80035a4 <HAL_TIM_ConfigClockSource+0x1b8>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d05a      	beq.n	8003566 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 80034b0:	e063      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6818      	ldr	r0, [r3, #0]
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	6899      	ldr	r1, [r3, #8]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f000 feab 	bl	800421c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80034d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	609a      	str	r2, [r3, #8]
      break;
 80034de:	e04c      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	6899      	ldr	r1, [r3, #8]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	f000 fe94 	bl	800421c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003502:	609a      	str	r2, [r3, #8]
      break;
 8003504:	e039      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	6859      	ldr	r1, [r3, #4]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	461a      	mov	r2, r3
 8003514:	f000 fd50 	bl	8003fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2150      	movs	r1, #80	; 0x50
 800351e:	4618      	mov	r0, r3
 8003520:	f000 fe5f 	bl	80041e2 <TIM_ITRx_SetConfig>
      break;
 8003524:	e029      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	6859      	ldr	r1, [r3, #4]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	461a      	mov	r2, r3
 8003534:	f000 fdac 	bl	8004090 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2160      	movs	r1, #96	; 0x60
 800353e:	4618      	mov	r0, r3
 8003540:	f000 fe4f 	bl	80041e2 <TIM_ITRx_SetConfig>
      break;
 8003544:	e019      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	6859      	ldr	r1, [r3, #4]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	461a      	mov	r2, r3
 8003554:	f000 fd30 	bl	8003fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2140      	movs	r1, #64	; 0x40
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fe3f 	bl	80041e2 <TIM_ITRx_SetConfig>
      break;
 8003564:	e009      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4619      	mov	r1, r3
 8003570:	4610      	mov	r0, r2
 8003572:	f000 fe36 	bl	80041e2 <TIM_ITRx_SetConfig>
      break;
 8003576:	e000      	b.n	800357a <HAL_TIM_ConfigClockSource+0x18e>
      break;
 8003578:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	00100020 	.word	0x00100020
 8003598:	00100040 	.word	0x00100040
 800359c:	00100030 	.word	0x00100030
 80035a0:	00100060 	.word	0x00100060
 80035a4:	00100070 	.word	0x00100070

080035a8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80035bc:	2302      	movs	r3, #2
 80035be:	e031      	b.n	8003624 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80035d0:	6839      	ldr	r1, [r7, #0]
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fbd8 	bl	8003d88 <TIM_SlaveTimer_SetConfig>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d009      	beq.n	80035f2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e018      	b.n	8003624 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68da      	ldr	r2, [r3, #12]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003600:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68da      	ldr	r2, [r3, #12]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003610:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a3c      	ldr	r2, [pc, #240]	; (8003780 <TIM_Base_SetConfig+0x104>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00f      	beq.n	80036b4 <TIM_Base_SetConfig+0x38>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800369a:	d00b      	beq.n	80036b4 <TIM_Base_SetConfig+0x38>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a39      	ldr	r2, [pc, #228]	; (8003784 <TIM_Base_SetConfig+0x108>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <TIM_Base_SetConfig+0x38>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a38      	ldr	r2, [pc, #224]	; (8003788 <TIM_Base_SetConfig+0x10c>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d003      	beq.n	80036b4 <TIM_Base_SetConfig+0x38>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a37      	ldr	r2, [pc, #220]	; (800378c <TIM_Base_SetConfig+0x110>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d108      	bne.n	80036c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a2d      	ldr	r2, [pc, #180]	; (8003780 <TIM_Base_SetConfig+0x104>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d01b      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d017      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a2a      	ldr	r2, [pc, #168]	; (8003784 <TIM_Base_SetConfig+0x108>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d013      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a29      	ldr	r2, [pc, #164]	; (8003788 <TIM_Base_SetConfig+0x10c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00f      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a28      	ldr	r2, [pc, #160]	; (800378c <TIM_Base_SetConfig+0x110>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00b      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a27      	ldr	r2, [pc, #156]	; (8003790 <TIM_Base_SetConfig+0x114>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d007      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a26      	ldr	r2, [pc, #152]	; (8003794 <TIM_Base_SetConfig+0x118>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d003      	beq.n	8003706 <TIM_Base_SetConfig+0x8a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a25      	ldr	r2, [pc, #148]	; (8003798 <TIM_Base_SetConfig+0x11c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d108      	bne.n	8003718 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800370c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	4313      	orrs	r3, r2
 8003716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a10      	ldr	r2, [pc, #64]	; (8003780 <TIM_Base_SetConfig+0x104>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d00f      	beq.n	8003764 <TIM_Base_SetConfig+0xe8>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a11      	ldr	r2, [pc, #68]	; (800378c <TIM_Base_SetConfig+0x110>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d00b      	beq.n	8003764 <TIM_Base_SetConfig+0xe8>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a10      	ldr	r2, [pc, #64]	; (8003790 <TIM_Base_SetConfig+0x114>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d007      	beq.n	8003764 <TIM_Base_SetConfig+0xe8>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a0f      	ldr	r2, [pc, #60]	; (8003794 <TIM_Base_SetConfig+0x118>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d003      	beq.n	8003764 <TIM_Base_SetConfig+0xe8>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a0e      	ldr	r2, [pc, #56]	; (8003798 <TIM_Base_SetConfig+0x11c>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d103      	bne.n	800376c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	691a      	ldr	r2, [r3, #16]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	615a      	str	r2, [r3, #20]
}
 8003772:	bf00      	nop
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40012c00 	.word	0x40012c00
 8003784:	40000400 	.word	0x40000400
 8003788:	40000800 	.word	0x40000800
 800378c:	40013400 	.word	0x40013400
 8003790:	40014000 	.word	0x40014000
 8003794:	40014400 	.word	0x40014400
 8003798:	40014800 	.word	0x40014800

0800379c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	f023 0201 	bic.w	r2, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f023 0303 	bic.w	r3, r3, #3
 80037d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	4313      	orrs	r3, r2
 80037e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f023 0302 	bic.w	r3, r3, #2
 80037e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a2c      	ldr	r2, [pc, #176]	; (80038a8 <TIM_OC1_SetConfig+0x10c>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d00f      	beq.n	800381c <TIM_OC1_SetConfig+0x80>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a2b      	ldr	r2, [pc, #172]	; (80038ac <TIM_OC1_SetConfig+0x110>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d00b      	beq.n	800381c <TIM_OC1_SetConfig+0x80>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a2a      	ldr	r2, [pc, #168]	; (80038b0 <TIM_OC1_SetConfig+0x114>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d007      	beq.n	800381c <TIM_OC1_SetConfig+0x80>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a29      	ldr	r2, [pc, #164]	; (80038b4 <TIM_OC1_SetConfig+0x118>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d003      	beq.n	800381c <TIM_OC1_SetConfig+0x80>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a28      	ldr	r2, [pc, #160]	; (80038b8 <TIM_OC1_SetConfig+0x11c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d10c      	bne.n	8003836 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f023 0308 	bic.w	r3, r3, #8
 8003822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	4313      	orrs	r3, r2
 800382c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f023 0304 	bic.w	r3, r3, #4
 8003834:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a1b      	ldr	r2, [pc, #108]	; (80038a8 <TIM_OC1_SetConfig+0x10c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00f      	beq.n	800385e <TIM_OC1_SetConfig+0xc2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a1a      	ldr	r2, [pc, #104]	; (80038ac <TIM_OC1_SetConfig+0x110>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d00b      	beq.n	800385e <TIM_OC1_SetConfig+0xc2>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a19      	ldr	r2, [pc, #100]	; (80038b0 <TIM_OC1_SetConfig+0x114>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d007      	beq.n	800385e <TIM_OC1_SetConfig+0xc2>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a18      	ldr	r2, [pc, #96]	; (80038b4 <TIM_OC1_SetConfig+0x118>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d003      	beq.n	800385e <TIM_OC1_SetConfig+0xc2>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a17      	ldr	r2, [pc, #92]	; (80038b8 <TIM_OC1_SetConfig+0x11c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d111      	bne.n	8003882 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800386c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	4313      	orrs	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4313      	orrs	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	621a      	str	r2, [r3, #32]
}
 800389c:	bf00      	nop
 800389e:	371c      	adds	r7, #28
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	40012c00 	.word	0x40012c00
 80038ac:	40013400 	.word	0x40013400
 80038b0:	40014000 	.word	0x40014000
 80038b4:	40014400 	.word	0x40014400
 80038b8:	40014800 	.word	0x40014800

080038bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	f023 0210 	bic.w	r2, r3, #16
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	021b      	lsls	r3, r3, #8
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f023 0320 	bic.w	r3, r3, #32
 800390a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a28      	ldr	r2, [pc, #160]	; (80039bc <TIM_OC2_SetConfig+0x100>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d003      	beq.n	8003928 <TIM_OC2_SetConfig+0x6c>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a27      	ldr	r2, [pc, #156]	; (80039c0 <TIM_OC2_SetConfig+0x104>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d10d      	bne.n	8003944 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800392e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003942:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a1d      	ldr	r2, [pc, #116]	; (80039bc <TIM_OC2_SetConfig+0x100>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d00f      	beq.n	800396c <TIM_OC2_SetConfig+0xb0>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a1c      	ldr	r2, [pc, #112]	; (80039c0 <TIM_OC2_SetConfig+0x104>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00b      	beq.n	800396c <TIM_OC2_SetConfig+0xb0>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a1b      	ldr	r2, [pc, #108]	; (80039c4 <TIM_OC2_SetConfig+0x108>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d007      	beq.n	800396c <TIM_OC2_SetConfig+0xb0>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a1a      	ldr	r2, [pc, #104]	; (80039c8 <TIM_OC2_SetConfig+0x10c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_OC2_SetConfig+0xb0>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a19      	ldr	r2, [pc, #100]	; (80039cc <TIM_OC2_SetConfig+0x110>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d113      	bne.n	8003994 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003972:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800397a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	621a      	str	r2, [r3, #32]
}
 80039ae:	bf00      	nop
 80039b0:	371c      	adds	r7, #28
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40012c00 	.word	0x40012c00
 80039c0:	40013400 	.word	0x40013400
 80039c4:	40014000 	.word	0x40014000
 80039c8:	40014400 	.word	0x40014400
 80039cc:	40014800 	.word	0x40014800

080039d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 0303 	bic.w	r3, r3, #3
 8003a0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	021b      	lsls	r3, r3, #8
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a27      	ldr	r2, [pc, #156]	; (8003acc <TIM_OC3_SetConfig+0xfc>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d003      	beq.n	8003a3a <TIM_OC3_SetConfig+0x6a>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a26      	ldr	r2, [pc, #152]	; (8003ad0 <TIM_OC3_SetConfig+0x100>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d10d      	bne.n	8003a56 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	021b      	lsls	r3, r3, #8
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a1c      	ldr	r2, [pc, #112]	; (8003acc <TIM_OC3_SetConfig+0xfc>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d00f      	beq.n	8003a7e <TIM_OC3_SetConfig+0xae>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a1b      	ldr	r2, [pc, #108]	; (8003ad0 <TIM_OC3_SetConfig+0x100>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00b      	beq.n	8003a7e <TIM_OC3_SetConfig+0xae>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a1a      	ldr	r2, [pc, #104]	; (8003ad4 <TIM_OC3_SetConfig+0x104>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d007      	beq.n	8003a7e <TIM_OC3_SetConfig+0xae>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a19      	ldr	r2, [pc, #100]	; (8003ad8 <TIM_OC3_SetConfig+0x108>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d003      	beq.n	8003a7e <TIM_OC3_SetConfig+0xae>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a18      	ldr	r2, [pc, #96]	; (8003adc <TIM_OC3_SetConfig+0x10c>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d113      	bne.n	8003aa6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	621a      	str	r2, [r3, #32]
}
 8003ac0:	bf00      	nop
 8003ac2:	371c      	adds	r7, #28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	40012c00 	.word	0x40012c00
 8003ad0:	40013400 	.word	0x40013400
 8003ad4:	40014000 	.word	0x40014000
 8003ad8:	40014400 	.word	0x40014400
 8003adc:	40014800 	.word	0x40014800

08003ae0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b087      	sub	sp, #28
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	021b      	lsls	r3, r3, #8
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	031b      	lsls	r3, r3, #12
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a28      	ldr	r2, [pc, #160]	; (8003be0 <TIM_OC4_SetConfig+0x100>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d003      	beq.n	8003b4c <TIM_OC4_SetConfig+0x6c>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <TIM_OC4_SetConfig+0x104>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d10d      	bne.n	8003b68 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003b52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	031b      	lsls	r3, r3, #12
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a1d      	ldr	r2, [pc, #116]	; (8003be0 <TIM_OC4_SetConfig+0x100>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d00f      	beq.n	8003b90 <TIM_OC4_SetConfig+0xb0>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a1c      	ldr	r2, [pc, #112]	; (8003be4 <TIM_OC4_SetConfig+0x104>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d00b      	beq.n	8003b90 <TIM_OC4_SetConfig+0xb0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a1b      	ldr	r2, [pc, #108]	; (8003be8 <TIM_OC4_SetConfig+0x108>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d007      	beq.n	8003b90 <TIM_OC4_SetConfig+0xb0>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <TIM_OC4_SetConfig+0x10c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d003      	beq.n	8003b90 <TIM_OC4_SetConfig+0xb0>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a19      	ldr	r2, [pc, #100]	; (8003bf0 <TIM_OC4_SetConfig+0x110>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d113      	bne.n	8003bb8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b96:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003b9e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	019b      	lsls	r3, r3, #6
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	019b      	lsls	r3, r3, #6
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	621a      	str	r2, [r3, #32]
}
 8003bd2:	bf00      	nop
 8003bd4:	371c      	adds	r7, #28
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40012c00 	.word	0x40012c00
 8003be4:	40013400 	.word	0x40013400
 8003be8:	40014000 	.word	0x40014000
 8003bec:	40014400 	.word	0x40014400
 8003bf0:	40014800 	.word	0x40014800

08003bf4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003c38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	041b      	lsls	r3, r3, #16
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a17      	ldr	r2, [pc, #92]	; (8003ca8 <TIM_OC5_SetConfig+0xb4>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d00f      	beq.n	8003c6e <TIM_OC5_SetConfig+0x7a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a16      	ldr	r2, [pc, #88]	; (8003cac <TIM_OC5_SetConfig+0xb8>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d00b      	beq.n	8003c6e <TIM_OC5_SetConfig+0x7a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a15      	ldr	r2, [pc, #84]	; (8003cb0 <TIM_OC5_SetConfig+0xbc>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d007      	beq.n	8003c6e <TIM_OC5_SetConfig+0x7a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a14      	ldr	r2, [pc, #80]	; (8003cb4 <TIM_OC5_SetConfig+0xc0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d003      	beq.n	8003c6e <TIM_OC5_SetConfig+0x7a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a13      	ldr	r2, [pc, #76]	; (8003cb8 <TIM_OC5_SetConfig+0xc4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d109      	bne.n	8003c82 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	021b      	lsls	r3, r3, #8
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	621a      	str	r2, [r3, #32]
}
 8003c9c:	bf00      	nop
 8003c9e:	371c      	adds	r7, #28
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	40012c00 	.word	0x40012c00
 8003cac:	40013400 	.word	0x40013400
 8003cb0:	40014000 	.word	0x40014000
 8003cb4:	40014400 	.word	0x40014400
 8003cb8:	40014800 	.word	0x40014800

08003cbc <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	051b      	lsls	r3, r3, #20
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a18      	ldr	r2, [pc, #96]	; (8003d74 <TIM_OC6_SetConfig+0xb8>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00f      	beq.n	8003d38 <TIM_OC6_SetConfig+0x7c>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a17      	ldr	r2, [pc, #92]	; (8003d78 <TIM_OC6_SetConfig+0xbc>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d00b      	beq.n	8003d38 <TIM_OC6_SetConfig+0x7c>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a16      	ldr	r2, [pc, #88]	; (8003d7c <TIM_OC6_SetConfig+0xc0>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d007      	beq.n	8003d38 <TIM_OC6_SetConfig+0x7c>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a15      	ldr	r2, [pc, #84]	; (8003d80 <TIM_OC6_SetConfig+0xc4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d003      	beq.n	8003d38 <TIM_OC6_SetConfig+0x7c>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a14      	ldr	r2, [pc, #80]	; (8003d84 <TIM_OC6_SetConfig+0xc8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d109      	bne.n	8003d4c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	695b      	ldr	r3, [r3, #20]
 8003d44:	029b      	lsls	r3, r3, #10
 8003d46:	697a      	ldr	r2, [r7, #20]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	621a      	str	r2, [r3, #32]
}
 8003d66:	bf00      	nop
 8003d68:	371c      	adds	r7, #28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40013400 	.word	0x40013400
 8003d7c:	40014000 	.word	0x40014000
 8003d80:	40014400 	.word	0x40014400
 8003d84:	40014800 	.word	0x40014800

08003d88 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003da4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db6:	f023 0307 	bic.w	r3, r3, #7
 8003dba:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b60      	cmp	r3, #96	; 0x60
 8003dd4:	d06d      	beq.n	8003eb2 <TIM_SlaveTimer_SetConfig+0x12a>
 8003dd6:	2b60      	cmp	r3, #96	; 0x60
 8003dd8:	d80f      	bhi.n	8003dfa <TIM_SlaveTimer_SetConfig+0x72>
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d073      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003dde:	2b20      	cmp	r3, #32
 8003de0:	d804      	bhi.n	8003dec <TIM_SlaveTimer_SetConfig+0x64>
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d06f      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003de6:	2b10      	cmp	r3, #16
 8003de8:	d06d      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 8003dea:	e06d      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 8003dec:	2b40      	cmp	r3, #64	; 0x40
 8003dee:	d028      	beq.n	8003e42 <TIM_SlaveTimer_SetConfig+0xba>
 8003df0:	2b50      	cmp	r3, #80	; 0x50
 8003df2:	d054      	beq.n	8003e9e <TIM_SlaveTimer_SetConfig+0x116>
 8003df4:	2b30      	cmp	r3, #48	; 0x30
 8003df6:	d066      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
      break;
 8003df8:	e066      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 8003dfa:	4a36      	ldr	r2, [pc, #216]	; (8003ed4 <TIM_SlaveTimer_SetConfig+0x14c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d062      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003e00:	4a34      	ldr	r2, [pc, #208]	; (8003ed4 <TIM_SlaveTimer_SetConfig+0x14c>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d808      	bhi.n	8003e18 <TIM_SlaveTimer_SetConfig+0x90>
 8003e06:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003e0a:	d05c      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003e0c:	4a32      	ldr	r2, [pc, #200]	; (8003ed8 <TIM_SlaveTimer_SetConfig+0x150>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d059      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003e12:	2b70      	cmp	r3, #112	; 0x70
 8003e14:	d00a      	beq.n	8003e2c <TIM_SlaveTimer_SetConfig+0xa4>
      break;
 8003e16:	e057      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 8003e18:	4a30      	ldr	r2, [pc, #192]	; (8003edc <TIM_SlaveTimer_SetConfig+0x154>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d053      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003e1e:	4a30      	ldr	r2, [pc, #192]	; (8003ee0 <TIM_SlaveTimer_SetConfig+0x158>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d050      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
 8003e24:	4a2f      	ldr	r2, [pc, #188]	; (8003ee4 <TIM_SlaveTimer_SetConfig+0x15c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d04d      	beq.n	8003ec6 <TIM_SlaveTimer_SetConfig+0x13e>
      break;
 8003e2a:	e04d      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_ETR_SetConfig(htim->Instance,
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6818      	ldr	r0, [r3, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68d9      	ldr	r1, [r3, #12]
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f000 f9ee 	bl	800421c <TIM_ETR_SetConfig>
      break;
 8003e40:	e042      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b05      	cmp	r3, #5
 8003e48:	d004      	beq.n	8003e54 <TIM_SlaveTimer_SetConfig+0xcc>
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8003e52:	d101      	bne.n	8003e58 <TIM_SlaveTimer_SetConfig+0xd0>
        return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e038      	b.n	8003eca <TIM_SlaveTimer_SetConfig+0x142>
      tmpccer = htim->Instance->CCER;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6a1a      	ldr	r2, [r3, #32]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0201 	bic.w	r2, r2, #1
 8003e6e:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e7e:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	621a      	str	r2, [r3, #32]
      break;
 8003e9c:	e014      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6818      	ldr	r0, [r3, #0]
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	6899      	ldr	r1, [r3, #8]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	461a      	mov	r2, r3
 8003eac:	f000 f884 	bl	8003fb8 <TIM_TI1_ConfigInputStage>
      break;
 8003eb0:	e00a      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6818      	ldr	r0, [r3, #0]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	6899      	ldr	r1, [r3, #8]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	f000 f8e6 	bl	8004090 <TIM_TI2_ConfigInputStage>
      break;
 8003ec4:	e000      	b.n	8003ec8 <TIM_SlaveTimer_SetConfig+0x140>
      break;
 8003ec6:	bf00      	nop
  }
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3718      	adds	r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	00100030 	.word	0x00100030
 8003ed8:	00100020 	.word	0x00100020
 8003edc:	00100060 	.word	0x00100060
 8003ee0:	00100070 	.word	0x00100070
 8003ee4:	00100040 	.word	0x00100040

08003ee8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b087      	sub	sp, #28
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	f023 0201 	bic.w	r2, r3, #1
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a24      	ldr	r2, [pc, #144]	; (8003fa4 <TIM_TI1_SetConfig+0xbc>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d013      	beq.n	8003f3e <TIM_TI1_SetConfig+0x56>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f1c:	d00f      	beq.n	8003f3e <TIM_TI1_SetConfig+0x56>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	4a21      	ldr	r2, [pc, #132]	; (8003fa8 <TIM_TI1_SetConfig+0xc0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00b      	beq.n	8003f3e <TIM_TI1_SetConfig+0x56>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	4a20      	ldr	r2, [pc, #128]	; (8003fac <TIM_TI1_SetConfig+0xc4>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d007      	beq.n	8003f3e <TIM_TI1_SetConfig+0x56>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	4a1f      	ldr	r2, [pc, #124]	; (8003fb0 <TIM_TI1_SetConfig+0xc8>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d003      	beq.n	8003f3e <TIM_TI1_SetConfig+0x56>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	4a1e      	ldr	r2, [pc, #120]	; (8003fb4 <TIM_TI1_SetConfig+0xcc>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d101      	bne.n	8003f42 <TIM_TI1_SetConfig+0x5a>
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <TIM_TI1_SetConfig+0x5c>
 8003f42:	2300      	movs	r3, #0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d008      	beq.n	8003f5a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f023 0303 	bic.w	r3, r3, #3
 8003f4e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	e003      	b.n	8003f62 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f043 0301 	orr.w	r3, r3, #1
 8003f60:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f023 030a 	bic.w	r3, r3, #10
 8003f7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	f003 030a 	and.w	r3, r3, #10
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	621a      	str	r2, [r3, #32]
}
 8003f96:	bf00      	nop
 8003f98:	371c      	adds	r7, #28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40012c00 	.word	0x40012c00
 8003fa8:	40000400 	.word	0x40000400
 8003fac:	40000800 	.word	0x40000800
 8003fb0:	40013400 	.word	0x40013400
 8003fb4:	40014000 	.word	0x40014000

08003fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	f023 0201 	bic.w	r2, r3, #1
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f023 030a 	bic.w	r3, r3, #10
 8003ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	621a      	str	r2, [r3, #32]
}
 800400a:	bf00      	nop
 800400c:	371c      	adds	r7, #28
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004016:	b480      	push	{r7}
 8004018:	b087      	sub	sp, #28
 800401a:	af00      	add	r7, sp, #0
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	f023 0210 	bic.w	r2, r3, #16
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004042:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	021b      	lsls	r3, r3, #8
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	4313      	orrs	r3, r2
 800404c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004054:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	031b      	lsls	r3, r3, #12
 800405a:	b29b      	uxth	r3, r3
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004068:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	4313      	orrs	r3, r2
 8004076:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	621a      	str	r2, [r3, #32]
}
 8004084:	bf00      	nop
 8004086:	371c      	adds	r7, #28
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004090:	b480      	push	{r7}
 8004092:	b087      	sub	sp, #28
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	f023 0210 	bic.w	r2, r3, #16
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	031b      	lsls	r3, r3, #12
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	621a      	str	r2, [r3, #32]
}
 80040e4:	bf00      	nop
 80040e6:	371c      	adds	r7, #28
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f023 0303 	bic.w	r3, r3, #3
 800411c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4313      	orrs	r3, r2
 8004124:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800412c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	011b      	lsls	r3, r3, #4
 8004132:	b2db      	uxtb	r3, r3
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	4313      	orrs	r3, r2
 8004138:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004140:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	021b      	lsls	r3, r3, #8
 8004146:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	4313      	orrs	r3, r2
 800414e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	621a      	str	r2, [r3, #32]
}
 800415c:	bf00      	nop
 800415e:	371c      	adds	r7, #28
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004168:	b480      	push	{r7}
 800416a:	b087      	sub	sp, #28
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	69db      	ldr	r3, [r3, #28]
 8004186:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004194:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	021b      	lsls	r3, r3, #8
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	031b      	lsls	r3, r3, #12
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80041ba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	031b      	lsls	r3, r3, #12
 80041c0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	621a      	str	r2, [r3, #32]
}
 80041d6:	bf00      	nop
 80041d8:	371c      	adds	r7, #28
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr

080041e2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041e2:	b480      	push	{r7}
 80041e4:	b085      	sub	sp, #20
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80041f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4313      	orrs	r3, r2
 8004204:	f043 0307 	orr.w	r3, r3, #7
 8004208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	609a      	str	r2, [r3, #8]
}
 8004210:	bf00      	nop
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004236:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	021a      	lsls	r2, r3, #8
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	431a      	orrs	r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	4313      	orrs	r3, r2
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	609a      	str	r2, [r3, #8]
}
 8004250:	bf00      	nop
 8004252:	371c      	adds	r7, #28
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	2201      	movs	r2, #1
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6a1a      	ldr	r2, [r3, #32]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	43db      	mvns	r3, r3
 800427e:	401a      	ands	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a1a      	ldr	r2, [r3, #32]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f003 031f 	and.w	r3, r3, #31
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	fa01 f303 	lsl.w	r3, r1, r3
 8004294:	431a      	orrs	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	621a      	str	r2, [r3, #32]
}
 800429a:	bf00      	nop
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b08a      	sub	sp, #40	; 0x28
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e0a0      	b.n	80043fc <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d106      	bne.n	80042d4 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f898 	bl	8004404 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3304      	adds	r3, #4
 80042e4:	4619      	mov	r1, r3
 80042e6:	4610      	mov	r0, r2
 80042e8:	f7ff f9c8 	bl	800367c <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6818      	ldr	r0, [r3, #0]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2203      	movs	r2, #3
 80042fa:	f7ff fdf5 	bl	8003ee8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	699a      	ldr	r2, [r3, #24]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 020c 	bic.w	r2, r2, #12
 800430c:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6999      	ldr	r1, [r3, #24]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800432e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6812      	ldr	r2, [r2, #0]
 800433a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800433e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004342:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004352:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6812      	ldr	r2, [r2, #0]
 800435e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004362:	f023 0307 	bic.w	r3, r3, #7
 8004366:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0204 	orr.w	r2, r2, #4
 8004376:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8004378:	2300      	movs	r3, #0
 800437a:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800437c:	2300      	movs	r3, #0
 800437e:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8004380:	2370      	movs	r3, #112	; 0x70
 8004382:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004384:	2300      	movs	r3, #0
 8004386:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004388:	2300      	movs	r3, #0
 800438a:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800438c:	2300      	movs	r3, #0
 800438e:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f107 020c 	add.w	r2, r7, #12
 800439e:	4611      	mov	r1, r2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff fa8b 	bl	80038bc <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80043b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043b8:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80043c8:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3728      	adds	r7, #40	; 0x28
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d109      	bne.n	800443c <HAL_TIMEx_PWMN_Start_IT+0x24>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	bf14      	ite	ne
 8004434:	2301      	movne	r3, #1
 8004436:	2300      	moveq	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	e022      	b.n	8004482 <HAL_TIMEx_PWMN_Start_IT+0x6a>
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	2b04      	cmp	r3, #4
 8004440:	d109      	bne.n	8004456 <HAL_TIMEx_PWMN_Start_IT+0x3e>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b01      	cmp	r3, #1
 800444c:	bf14      	ite	ne
 800444e:	2301      	movne	r3, #1
 8004450:	2300      	moveq	r3, #0
 8004452:	b2db      	uxtb	r3, r3
 8004454:	e015      	b.n	8004482 <HAL_TIMEx_PWMN_Start_IT+0x6a>
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	2b08      	cmp	r3, #8
 800445a:	d109      	bne.n	8004470 <HAL_TIMEx_PWMN_Start_IT+0x58>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b01      	cmp	r3, #1
 8004466:	bf14      	ite	ne
 8004468:	2301      	movne	r3, #1
 800446a:	2300      	moveq	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	e008      	b.n	8004482 <HAL_TIMEx_PWMN_Start_IT+0x6a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004476:	b2db      	uxtb	r3, r3
 8004478:	2b01      	cmp	r3, #1
 800447a:	bf14      	ite	ne
 800447c:	2301      	movne	r3, #1
 800447e:	2300      	moveq	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <HAL_TIMEx_PWMN_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e08e      	b.n	80045a8 <HAL_TIMEx_PWMN_Start_IT+0x190>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d104      	bne.n	800449a <HAL_TIMEx_PWMN_Start_IT+0x82>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004498:	e013      	b.n	80044c2 <HAL_TIMEx_PWMN_Start_IT+0xaa>
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b04      	cmp	r3, #4
 800449e:	d104      	bne.n	80044aa <HAL_TIMEx_PWMN_Start_IT+0x92>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044a8:	e00b      	b.n	80044c2 <HAL_TIMEx_PWMN_Start_IT+0xaa>
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	2b08      	cmp	r3, #8
 80044ae:	d104      	bne.n	80044ba <HAL_TIMEx_PWMN_Start_IT+0xa2>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80044b8:	e003      	b.n	80044c2 <HAL_TIMEx_PWMN_Start_IT+0xaa>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2202      	movs	r2, #2
 80044be:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b0c      	cmp	r3, #12
 80044c6:	d841      	bhi.n	800454c <HAL_TIMEx_PWMN_Start_IT+0x134>
 80044c8:	a201      	add	r2, pc, #4	; (adr r2, 80044d0 <HAL_TIMEx_PWMN_Start_IT+0xb8>)
 80044ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ce:	bf00      	nop
 80044d0:	08004505 	.word	0x08004505
 80044d4:	0800454d 	.word	0x0800454d
 80044d8:	0800454d 	.word	0x0800454d
 80044dc:	0800454d 	.word	0x0800454d
 80044e0:	08004517 	.word	0x08004517
 80044e4:	0800454d 	.word	0x0800454d
 80044e8:	0800454d 	.word	0x0800454d
 80044ec:	0800454d 	.word	0x0800454d
 80044f0:	08004529 	.word	0x08004529
 80044f4:	0800454d 	.word	0x0800454d
 80044f8:	0800454d 	.word	0x0800454d
 80044fc:	0800454d 	.word	0x0800454d
 8004500:	0800453b 	.word	0x0800453b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0202 	orr.w	r2, r2, #2
 8004512:	60da      	str	r2, [r3, #12]
      break;
 8004514:	e01b      	b.n	800454e <HAL_TIMEx_PWMN_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68da      	ldr	r2, [r3, #12]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f042 0204 	orr.w	r2, r2, #4
 8004524:	60da      	str	r2, [r3, #12]
      break;
 8004526:	e012      	b.n	800454e <HAL_TIMEx_PWMN_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 0208 	orr.w	r2, r2, #8
 8004536:	60da      	str	r2, [r3, #12]
      break;
 8004538:	e009      	b.n	800454e <HAL_TIMEx_PWMN_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68da      	ldr	r2, [r3, #12]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0210 	orr.w	r2, r2, #16
 8004548:	60da      	str	r2, [r3, #12]
      break;
 800454a:	e000      	b.n	800454e <HAL_TIMEx_PWMN_Start_IT+0x136>
    }

    default:
      break;
 800454c:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800455c:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2204      	movs	r2, #4
 8004564:	6839      	ldr	r1, [r7, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f982 	bl	8004870 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800457a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689a      	ldr	r2, [r3, #8]
 8004582:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <HAL_TIMEx_PWMN_Start_IT+0x198>)
 8004584:	4013      	ands	r3, r2
 8004586:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b06      	cmp	r3, #6
 800458c:	d00b      	beq.n	80045a6 <HAL_TIMEx_PWMN_Start_IT+0x18e>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004594:	d007      	beq.n	80045a6 <HAL_TIMEx_PWMN_Start_IT+0x18e>
  {
    __HAL_TIM_ENABLE(htim);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f042 0201 	orr.w	r2, r2, #1
 80045a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	00010007 	.word	0x00010007

080045b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d101      	bne.n	80045cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045c8:	2302      	movs	r3, #2
 80045ca:	e065      	b.n	8004698 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a2c      	ldr	r2, [pc, #176]	; (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d004      	beq.n	8004600 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a2b      	ldr	r2, [pc, #172]	; (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d108      	bne.n	8004612 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004606:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800461c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4313      	orrs	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a1b      	ldr	r2, [pc, #108]	; (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d018      	beq.n	800466c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004642:	d013      	beq.n	800466c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a18      	ldr	r2, [pc, #96]	; (80046ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d00e      	beq.n	800466c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a17      	ldr	r2, [pc, #92]	; (80046b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d009      	beq.n	800466c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a12      	ldr	r2, [pc, #72]	; (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d004      	beq.n	800466c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a13      	ldr	r2, [pc, #76]	; (80046b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d10c      	bne.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004672:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	4313      	orrs	r3, r2
 800467c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68ba      	ldr	r2, [r7, #8]
 8004684:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3714      	adds	r7, #20
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40013400 	.word	0x40013400
 80046ac:	40000400 	.word	0x40000400
 80046b0:	40000800 	.word	0x40000800
 80046b4:	40014000 	.word	0x40014000

080046b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80046c2:	2300      	movs	r3, #0
 80046c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e087      	b.n	80047e4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4313      	orrs	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	4313      	orrs	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	4313      	orrs	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	041b      	lsls	r3, r3, #16
 800474a:	4313      	orrs	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a27      	ldr	r2, [pc, #156]	; (80047f0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d004      	beq.n	8004762 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a25      	ldr	r2, [pc, #148]	; (80047f4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d106      	bne.n	8004770 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	4313      	orrs	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a1e      	ldr	r2, [pc, #120]	; (80047f0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d004      	beq.n	8004784 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a1d      	ldr	r2, [pc, #116]	; (80047f4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d126      	bne.n	80047d2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	051b      	lsls	r3, r3, #20
 8004790:	4313      	orrs	r3, r2
 8004792:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a0e      	ldr	r2, [pc, #56]	; (80047f0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d004      	beq.n	80047c4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a0d      	ldr	r2, [pc, #52]	; (80047f4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d106      	bne.n	80047d2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	40012c00 	.word	0x40012c00
 80047f4:	40013400 	.word	0x40013400

080047f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004814:	bf00      	nop
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004864:	bf00      	nop
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f003 031f 	and.w	r3, r3, #31
 8004882:	2204      	movs	r2, #4
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6a1a      	ldr	r2, [r3, #32]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	43db      	mvns	r3, r3
 8004892:	401a      	ands	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6a1a      	ldr	r2, [r3, #32]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f003 031f 	and.w	r3, r3, #31
 80048a2:	6879      	ldr	r1, [r7, #4]
 80048a4:	fa01 f303 	lsl.w	r3, r1, r3
 80048a8:	431a      	orrs	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	621a      	str	r2, [r3, #32]
}
 80048ae:	bf00      	nop
 80048b0:	371c      	adds	r7, #28
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b082      	sub	sp, #8
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e042      	b.n	8004952 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d106      	bne.n	80048e4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7fc fcae 	bl	8001240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2224      	movs	r2, #36	; 0x24
 80048e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0201 	bic.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 f9a7 	bl	8004c50 <UART_SetConfig>
 8004902:	4603      	mov	r3, r0
 8004904:	2b01      	cmp	r3, #1
 8004906:	d101      	bne.n	800490c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e022      	b.n	8004952 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f001 fb55 	bl	8005fc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685a      	ldr	r2, [r3, #4]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004928:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004938:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0201 	orr.w	r2, r2, #1
 8004948:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f001 fbdc 	bl	8006108 <UART_CheckIdleState>
 8004950:	4603      	mov	r3, r0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3708      	adds	r7, #8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b088      	sub	sp, #32
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d118      	bne.n	80049bc <HAL_UART_IRQHandler+0x60>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	2b00      	cmp	r3, #0
 8004992:	d013      	beq.n	80049bc <HAL_UART_IRQHandler+0x60>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	f003 0320 	and.w	r3, r3, #32
 800499a:	2b00      	cmp	r3, #0
 800499c:	d104      	bne.n	80049a8 <HAL_UART_IRQHandler+0x4c>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d009      	beq.n	80049bc <HAL_UART_IRQHandler+0x60>
    {
      if (huart->RxISR != NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 812e 	beq.w	8004c0e <HAL_UART_IRQHandler+0x2b2>
      {
        huart->RxISR(huart);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	4798      	blx	r3
      }
      return;
 80049ba:	e128      	b.n	8004c0e <HAL_UART_IRQHandler+0x2b2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f000 80d1 	beq.w	8004b66 <HAL_UART_IRQHandler+0x20a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4b96      	ldr	r3, [pc, #600]	; (8004c20 <HAL_UART_IRQHandler+0x2c4>)
 80049c8:	4013      	ands	r3, r2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d105      	bne.n	80049da <HAL_UART_IRQHandler+0x7e>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 80c6 	beq.w	8004b66 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d010      	beq.n	8004a06 <HAL_UART_IRQHandler+0xaa>
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00b      	beq.n	8004a06 <HAL_UART_IRQHandler+0xaa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2201      	movs	r2, #1
 80049f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049fc:	f043 0201 	orr.w	r2, r3, #1
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d010      	beq.n	8004a32 <HAL_UART_IRQHandler+0xd6>
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00b      	beq.n	8004a32 <HAL_UART_IRQHandler+0xd6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a28:	f043 0204 	orr.w	r2, r3, #4
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d010      	beq.n	8004a5e <HAL_UART_IRQHandler+0x102>
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00b      	beq.n	8004a5e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2204      	movs	r2, #4
 8004a4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a54:	f043 0202 	orr.w	r2, r3, #2
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d015      	beq.n	8004a94 <HAL_UART_IRQHandler+0x138>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d104      	bne.n	8004a7c <HAL_UART_IRQHandler+0x120>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	4b6a      	ldr	r3, [pc, #424]	; (8004c20 <HAL_UART_IRQHandler+0x2c4>)
 8004a76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00b      	beq.n	8004a94 <HAL_UART_IRQHandler+0x138>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2208      	movs	r2, #8
 8004a82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8a:	f043 0208 	orr.w	r2, r3, #8
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 80b9 	beq.w	8004c12 <HAL_UART_IRQHandler+0x2b6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d011      	beq.n	8004ace <HAL_UART_IRQHandler+0x172>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	f003 0320 	and.w	r3, r3, #32
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d104      	bne.n	8004abe <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d007      	beq.n	8004ace <HAL_UART_IRQHandler+0x172>
      {
        if (huart->RxISR != NULL)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d003      	beq.n	8004ace <HAL_UART_IRQHandler+0x172>
        {
          huart->RxISR(huart);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae0:	2b40      	cmp	r3, #64	; 0x40
 8004ae2:	d004      	beq.n	8004aee <HAL_UART_IRQHandler+0x192>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d031      	beq.n	8004b52 <HAL_UART_IRQHandler+0x1f6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f001 fb9c 	bl	800622c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004afe:	2b40      	cmp	r3, #64	; 0x40
 8004b00:	d123      	bne.n	8004b4a <HAL_UART_IRQHandler+0x1ee>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b10:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d013      	beq.n	8004b42 <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b1e:	4a41      	ldr	r2, [pc, #260]	; (8004c24 <HAL_UART_IRQHandler+0x2c8>)
 8004b20:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fc fd7f 	bl	800162a <HAL_DMA_Abort_IT>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d017      	beq.n	8004b62 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8004b3c:	4610      	mov	r0, r2
 8004b3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b40:	e00f      	b.n	8004b62 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f87a 	bl	8004c3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b48:	e00b      	b.n	8004b62 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f876 	bl	8004c3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b50:	e007      	b.n	8004b62 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f872 	bl	8004c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8004b60:	e057      	b.n	8004c12 <HAL_UART_IRQHandler+0x2b6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b62:	bf00      	nop
    return;
 8004b64:	e055      	b.n	8004c12 <HAL_UART_IRQHandler+0x2b6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00d      	beq.n	8004b8c <HAL_UART_IRQHandler+0x230>
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d008      	beq.n	8004b8c <HAL_UART_IRQHandler+0x230>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004b82:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f001 fba4 	bl	80062d2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004b8a:	e045      	b.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d012      	beq.n	8004bbc <HAL_UART_IRQHandler+0x260>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d104      	bne.n	8004baa <HAL_UART_IRQHandler+0x24e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d008      	beq.n	8004bbc <HAL_UART_IRQHandler+0x260>
  {
    if (huart->TxISR != NULL)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d031      	beq.n	8004c16 <HAL_UART_IRQHandler+0x2ba>
    {
      huart->TxISR(huart);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	4798      	blx	r3
    }
    return;
 8004bba:	e02c      	b.n	8004c16 <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d008      	beq.n	8004bd8 <HAL_UART_IRQHandler+0x27c>
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_UART_IRQHandler+0x27c>
  {
    UART_EndTransmit_IT(huart);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f001 fb64 	bl	800629e <UART_EndTransmit_IT>
    return;
 8004bd6:	e01f      	b.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d008      	beq.n	8004bf4 <HAL_UART_IRQHandler+0x298>
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <HAL_UART_IRQHandler+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f001 fb84 	bl	80062fa <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004bf2:	e011      	b.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00c      	beq.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	da09      	bge.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f001 fb6e 	bl	80062e6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c0a:	bf00      	nop
 8004c0c:	e004      	b.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
      return;
 8004c0e:	bf00      	nop
 8004c10:	e002      	b.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
    return;
 8004c12:	bf00      	nop
 8004c14:	e000      	b.n	8004c18 <HAL_UART_IRQHandler+0x2bc>
    return;
 8004c16:	bf00      	nop
  }
}
 8004c18:	3720      	adds	r7, #32
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	10000001 	.word	0x10000001
 8004c24:	08006273 	.word	0x08006273

08004c28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c50:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004c54:	b08a      	sub	sp, #40	; 0x28
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c84:	4313      	orrs	r3, r2
 8004c86:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	4ba4      	ldr	r3, [pc, #656]	; (8004f20 <UART_SetConfig+0x2d0>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	6812      	ldr	r2, [r2, #0]
 8004c96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c98:	430b      	orrs	r3, r1
 8004c9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a99      	ldr	r2, [pc, #612]	; (8004f24 <UART_SetConfig+0x2d4>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d004      	beq.n	8004ccc <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004cd6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6812      	ldr	r2, [r2, #0]
 8004cde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ce0:	430b      	orrs	r3, r1
 8004ce2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cea:	f023 010f 	bic.w	r1, r3, #15
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a8a      	ldr	r2, [pc, #552]	; (8004f28 <UART_SetConfig+0x2d8>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d126      	bne.n	8004d52 <UART_SetConfig+0x102>
 8004d04:	4b89      	ldr	r3, [pc, #548]	; (8004f2c <UART_SetConfig+0x2dc>)
 8004d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0a:	f003 0303 	and.w	r3, r3, #3
 8004d0e:	2b03      	cmp	r3, #3
 8004d10:	d81a      	bhi.n	8004d48 <UART_SetConfig+0xf8>
 8004d12:	a201      	add	r2, pc, #4	; (adr r2, 8004d18 <UART_SetConfig+0xc8>)
 8004d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d18:	08004d29 	.word	0x08004d29
 8004d1c:	08004d39 	.word	0x08004d39
 8004d20:	08004d31 	.word	0x08004d31
 8004d24:	08004d41 	.word	0x08004d41
 8004d28:	2301      	movs	r3, #1
 8004d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2e:	e0d6      	b.n	8004ede <UART_SetConfig+0x28e>
 8004d30:	2302      	movs	r3, #2
 8004d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d36:	e0d2      	b.n	8004ede <UART_SetConfig+0x28e>
 8004d38:	2304      	movs	r3, #4
 8004d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3e:	e0ce      	b.n	8004ede <UART_SetConfig+0x28e>
 8004d40:	2308      	movs	r3, #8
 8004d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d46:	e0ca      	b.n	8004ede <UART_SetConfig+0x28e>
 8004d48:	2310      	movs	r3, #16
 8004d4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d4e:	bf00      	nop
 8004d50:	e0c5      	b.n	8004ede <UART_SetConfig+0x28e>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a76      	ldr	r2, [pc, #472]	; (8004f30 <UART_SetConfig+0x2e0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d138      	bne.n	8004dce <UART_SetConfig+0x17e>
 8004d5c:	4b73      	ldr	r3, [pc, #460]	; (8004f2c <UART_SetConfig+0x2dc>)
 8004d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d62:	f003 030c 	and.w	r3, r3, #12
 8004d66:	2b0c      	cmp	r3, #12
 8004d68:	d82c      	bhi.n	8004dc4 <UART_SetConfig+0x174>
 8004d6a:	a201      	add	r2, pc, #4	; (adr r2, 8004d70 <UART_SetConfig+0x120>)
 8004d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d70:	08004da5 	.word	0x08004da5
 8004d74:	08004dc5 	.word	0x08004dc5
 8004d78:	08004dc5 	.word	0x08004dc5
 8004d7c:	08004dc5 	.word	0x08004dc5
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004dc5 	.word	0x08004dc5
 8004d88:	08004dc5 	.word	0x08004dc5
 8004d8c:	08004dc5 	.word	0x08004dc5
 8004d90:	08004dad 	.word	0x08004dad
 8004d94:	08004dc5 	.word	0x08004dc5
 8004d98:	08004dc5 	.word	0x08004dc5
 8004d9c:	08004dc5 	.word	0x08004dc5
 8004da0:	08004dbd 	.word	0x08004dbd
 8004da4:	2300      	movs	r3, #0
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004daa:	e098      	b.n	8004ede <UART_SetConfig+0x28e>
 8004dac:	2302      	movs	r3, #2
 8004dae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004db2:	e094      	b.n	8004ede <UART_SetConfig+0x28e>
 8004db4:	2304      	movs	r3, #4
 8004db6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dba:	e090      	b.n	8004ede <UART_SetConfig+0x28e>
 8004dbc:	2308      	movs	r3, #8
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dc2:	e08c      	b.n	8004ede <UART_SetConfig+0x28e>
 8004dc4:	2310      	movs	r3, #16
 8004dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dca:	bf00      	nop
 8004dcc:	e087      	b.n	8004ede <UART_SetConfig+0x28e>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a58      	ldr	r2, [pc, #352]	; (8004f34 <UART_SetConfig+0x2e4>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d125      	bne.n	8004e24 <UART_SetConfig+0x1d4>
 8004dd8:	4b54      	ldr	r3, [pc, #336]	; (8004f2c <UART_SetConfig+0x2dc>)
 8004dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dde:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004de2:	2b10      	cmp	r3, #16
 8004de4:	d011      	beq.n	8004e0a <UART_SetConfig+0x1ba>
 8004de6:	2b10      	cmp	r3, #16
 8004de8:	d802      	bhi.n	8004df0 <UART_SetConfig+0x1a0>
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d005      	beq.n	8004dfa <UART_SetConfig+0x1aa>
 8004dee:	e014      	b.n	8004e1a <UART_SetConfig+0x1ca>
 8004df0:	2b20      	cmp	r3, #32
 8004df2:	d006      	beq.n	8004e02 <UART_SetConfig+0x1b2>
 8004df4:	2b30      	cmp	r3, #48	; 0x30
 8004df6:	d00c      	beq.n	8004e12 <UART_SetConfig+0x1c2>
 8004df8:	e00f      	b.n	8004e1a <UART_SetConfig+0x1ca>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e00:	e06d      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e02:	2302      	movs	r3, #2
 8004e04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e08:	e069      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e0a:	2304      	movs	r3, #4
 8004e0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e10:	e065      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e12:	2308      	movs	r3, #8
 8004e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e18:	e061      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e1a:	2310      	movs	r3, #16
 8004e1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e20:	bf00      	nop
 8004e22:	e05c      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a43      	ldr	r2, [pc, #268]	; (8004f38 <UART_SetConfig+0x2e8>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d125      	bne.n	8004e7a <UART_SetConfig+0x22a>
 8004e2e:	4b3f      	ldr	r3, [pc, #252]	; (8004f2c <UART_SetConfig+0x2dc>)
 8004e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e34:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e38:	2b40      	cmp	r3, #64	; 0x40
 8004e3a:	d011      	beq.n	8004e60 <UART_SetConfig+0x210>
 8004e3c:	2b40      	cmp	r3, #64	; 0x40
 8004e3e:	d802      	bhi.n	8004e46 <UART_SetConfig+0x1f6>
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d005      	beq.n	8004e50 <UART_SetConfig+0x200>
 8004e44:	e014      	b.n	8004e70 <UART_SetConfig+0x220>
 8004e46:	2b80      	cmp	r3, #128	; 0x80
 8004e48:	d006      	beq.n	8004e58 <UART_SetConfig+0x208>
 8004e4a:	2bc0      	cmp	r3, #192	; 0xc0
 8004e4c:	d00c      	beq.n	8004e68 <UART_SetConfig+0x218>
 8004e4e:	e00f      	b.n	8004e70 <UART_SetConfig+0x220>
 8004e50:	2300      	movs	r3, #0
 8004e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e56:	e042      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e5e:	e03e      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e60:	2304      	movs	r3, #4
 8004e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e66:	e03a      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e68:	2308      	movs	r3, #8
 8004e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e6e:	e036      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e70:	2310      	movs	r3, #16
 8004e72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e76:	bf00      	nop
 8004e78:	e031      	b.n	8004ede <UART_SetConfig+0x28e>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a29      	ldr	r2, [pc, #164]	; (8004f24 <UART_SetConfig+0x2d4>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d129      	bne.n	8004ed8 <UART_SetConfig+0x288>
 8004e84:	4b29      	ldr	r3, [pc, #164]	; (8004f2c <UART_SetConfig+0x2dc>)
 8004e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e92:	d014      	beq.n	8004ebe <UART_SetConfig+0x26e>
 8004e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e98:	d802      	bhi.n	8004ea0 <UART_SetConfig+0x250>
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d007      	beq.n	8004eae <UART_SetConfig+0x25e>
 8004e9e:	e016      	b.n	8004ece <UART_SetConfig+0x27e>
 8004ea0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ea4:	d007      	beq.n	8004eb6 <UART_SetConfig+0x266>
 8004ea6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004eaa:	d00c      	beq.n	8004ec6 <UART_SetConfig+0x276>
 8004eac:	e00f      	b.n	8004ece <UART_SetConfig+0x27e>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb4:	e013      	b.n	8004ede <UART_SetConfig+0x28e>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ebc:	e00f      	b.n	8004ede <UART_SetConfig+0x28e>
 8004ebe:	2304      	movs	r3, #4
 8004ec0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ec4:	e00b      	b.n	8004ede <UART_SetConfig+0x28e>
 8004ec6:	2308      	movs	r3, #8
 8004ec8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ecc:	e007      	b.n	8004ede <UART_SetConfig+0x28e>
 8004ece:	2310      	movs	r3, #16
 8004ed0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ed4:	bf00      	nop
 8004ed6:	e002      	b.n	8004ede <UART_SetConfig+0x28e>
 8004ed8:	2310      	movs	r3, #16
 8004eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a10      	ldr	r2, [pc, #64]	; (8004f24 <UART_SetConfig+0x2d4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	f040 842e 	bne.w	8005746 <UART_SetConfig+0xaf6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004eea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	f200 8169 	bhi.w	80051c6 <UART_SetConfig+0x576>
 8004ef4:	a201      	add	r2, pc, #4	; (adr r2, 8004efc <UART_SetConfig+0x2ac>)
 8004ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efa:	bf00      	nop
 8004efc:	08004f3d 	.word	0x08004f3d
 8004f00:	080051c7 	.word	0x080051c7
 8004f04:	08004fdf 	.word	0x08004fdf
 8004f08:	080051c7 	.word	0x080051c7
 8004f0c:	08005077 	.word	0x08005077
 8004f10:	080051c7 	.word	0x080051c7
 8004f14:	080051c7 	.word	0x080051c7
 8004f18:	080051c7 	.word	0x080051c7
 8004f1c:	08005119 	.word	0x08005119
 8004f20:	cfff69f3 	.word	0xcfff69f3
 8004f24:	40008000 	.word	0x40008000
 8004f28:	40013800 	.word	0x40013800
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40004400 	.word	0x40004400
 8004f34:	40004800 	.word	0x40004800
 8004f38:	40004c00 	.word	0x40004c00
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004f3c:	f7fd faf4 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 8004f40:	4602      	mov	r2, r0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d044      	beq.n	8004fd4 <UART_SetConfig+0x384>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d03e      	beq.n	8004fd0 <UART_SetConfig+0x380>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d038      	beq.n	8004fcc <UART_SetConfig+0x37c>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	d032      	beq.n	8004fc8 <UART_SetConfig+0x378>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d02c      	beq.n	8004fc4 <UART_SetConfig+0x374>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	2b05      	cmp	r3, #5
 8004f70:	d026      	beq.n	8004fc0 <UART_SetConfig+0x370>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f76:	2b06      	cmp	r3, #6
 8004f78:	d020      	beq.n	8004fbc <UART_SetConfig+0x36c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	2b07      	cmp	r3, #7
 8004f80:	d01a      	beq.n	8004fb8 <UART_SetConfig+0x368>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d014      	beq.n	8004fb4 <UART_SetConfig+0x364>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	2b09      	cmp	r3, #9
 8004f90:	d00e      	beq.n	8004fb0 <UART_SetConfig+0x360>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	2b0a      	cmp	r3, #10
 8004f98:	d008      	beq.n	8004fac <UART_SetConfig+0x35c>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	2b0b      	cmp	r3, #11
 8004fa0:	d102      	bne.n	8004fa8 <UART_SetConfig+0x358>
 8004fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fa6:	e016      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e014      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fac:	2380      	movs	r3, #128	; 0x80
 8004fae:	e012      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fb0:	2340      	movs	r3, #64	; 0x40
 8004fb2:	e010      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fb4:	2320      	movs	r3, #32
 8004fb6:	e00e      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fb8:	2310      	movs	r3, #16
 8004fba:	e00c      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fbc:	230c      	movs	r3, #12
 8004fbe:	e00a      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fc0:	230a      	movs	r3, #10
 8004fc2:	e008      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fc4:	2308      	movs	r3, #8
 8004fc6:	e006      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fc8:	2306      	movs	r3, #6
 8004fca:	e004      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fcc:	2304      	movs	r3, #4
 8004fce:	e002      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e000      	b.n	8004fd6 <UART_SetConfig+0x386>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fda:	617b      	str	r3, [r7, #20]
        break;
 8004fdc:	e0f6      	b.n	80051cc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d044      	beq.n	8005070 <UART_SetConfig+0x420>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d03e      	beq.n	800506c <UART_SetConfig+0x41c>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d038      	beq.n	8005068 <UART_SetConfig+0x418>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	2b03      	cmp	r3, #3
 8004ffc:	d032      	beq.n	8005064 <UART_SetConfig+0x414>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	2b04      	cmp	r3, #4
 8005004:	d02c      	beq.n	8005060 <UART_SetConfig+0x410>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	2b05      	cmp	r3, #5
 800500c:	d026      	beq.n	800505c <UART_SetConfig+0x40c>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	2b06      	cmp	r3, #6
 8005014:	d020      	beq.n	8005058 <UART_SetConfig+0x408>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501a:	2b07      	cmp	r3, #7
 800501c:	d01a      	beq.n	8005054 <UART_SetConfig+0x404>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005022:	2b08      	cmp	r3, #8
 8005024:	d014      	beq.n	8005050 <UART_SetConfig+0x400>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502a:	2b09      	cmp	r3, #9
 800502c:	d00e      	beq.n	800504c <UART_SetConfig+0x3fc>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005032:	2b0a      	cmp	r3, #10
 8005034:	d008      	beq.n	8005048 <UART_SetConfig+0x3f8>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	2b0b      	cmp	r3, #11
 800503c:	d102      	bne.n	8005044 <UART_SetConfig+0x3f4>
 800503e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005042:	e016      	b.n	8005072 <UART_SetConfig+0x422>
 8005044:	4ba1      	ldr	r3, [pc, #644]	; (80052cc <UART_SetConfig+0x67c>)
 8005046:	e014      	b.n	8005072 <UART_SetConfig+0x422>
 8005048:	4ba1      	ldr	r3, [pc, #644]	; (80052d0 <UART_SetConfig+0x680>)
 800504a:	e012      	b.n	8005072 <UART_SetConfig+0x422>
 800504c:	4ba1      	ldr	r3, [pc, #644]	; (80052d4 <UART_SetConfig+0x684>)
 800504e:	e010      	b.n	8005072 <UART_SetConfig+0x422>
 8005050:	4ba1      	ldr	r3, [pc, #644]	; (80052d8 <UART_SetConfig+0x688>)
 8005052:	e00e      	b.n	8005072 <UART_SetConfig+0x422>
 8005054:	4ba1      	ldr	r3, [pc, #644]	; (80052dc <UART_SetConfig+0x68c>)
 8005056:	e00c      	b.n	8005072 <UART_SetConfig+0x422>
 8005058:	4ba1      	ldr	r3, [pc, #644]	; (80052e0 <UART_SetConfig+0x690>)
 800505a:	e00a      	b.n	8005072 <UART_SetConfig+0x422>
 800505c:	4ba1      	ldr	r3, [pc, #644]	; (80052e4 <UART_SetConfig+0x694>)
 800505e:	e008      	b.n	8005072 <UART_SetConfig+0x422>
 8005060:	4ba1      	ldr	r3, [pc, #644]	; (80052e8 <UART_SetConfig+0x698>)
 8005062:	e006      	b.n	8005072 <UART_SetConfig+0x422>
 8005064:	4ba1      	ldr	r3, [pc, #644]	; (80052ec <UART_SetConfig+0x69c>)
 8005066:	e004      	b.n	8005072 <UART_SetConfig+0x422>
 8005068:	4ba1      	ldr	r3, [pc, #644]	; (80052f0 <UART_SetConfig+0x6a0>)
 800506a:	e002      	b.n	8005072 <UART_SetConfig+0x422>
 800506c:	4ba1      	ldr	r3, [pc, #644]	; (80052f4 <UART_SetConfig+0x6a4>)
 800506e:	e000      	b.n	8005072 <UART_SetConfig+0x422>
 8005070:	4b96      	ldr	r3, [pc, #600]	; (80052cc <UART_SetConfig+0x67c>)
 8005072:	617b      	str	r3, [r7, #20]
        break;
 8005074:	e0aa      	b.n	80051cc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005076:	f7fd f9e9 	bl	800244c <HAL_RCC_GetSysClockFreq>
 800507a:	4602      	mov	r2, r0
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	2b00      	cmp	r3, #0
 8005082:	d044      	beq.n	800510e <UART_SetConfig+0x4be>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005088:	2b01      	cmp	r3, #1
 800508a:	d03e      	beq.n	800510a <UART_SetConfig+0x4ba>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005090:	2b02      	cmp	r3, #2
 8005092:	d038      	beq.n	8005106 <UART_SetConfig+0x4b6>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005098:	2b03      	cmp	r3, #3
 800509a:	d032      	beq.n	8005102 <UART_SetConfig+0x4b2>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d02c      	beq.n	80050fe <UART_SetConfig+0x4ae>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	2b05      	cmp	r3, #5
 80050aa:	d026      	beq.n	80050fa <UART_SetConfig+0x4aa>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	2b06      	cmp	r3, #6
 80050b2:	d020      	beq.n	80050f6 <UART_SetConfig+0x4a6>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	2b07      	cmp	r3, #7
 80050ba:	d01a      	beq.n	80050f2 <UART_SetConfig+0x4a2>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c0:	2b08      	cmp	r3, #8
 80050c2:	d014      	beq.n	80050ee <UART_SetConfig+0x49e>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	2b09      	cmp	r3, #9
 80050ca:	d00e      	beq.n	80050ea <UART_SetConfig+0x49a>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d0:	2b0a      	cmp	r3, #10
 80050d2:	d008      	beq.n	80050e6 <UART_SetConfig+0x496>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	2b0b      	cmp	r3, #11
 80050da:	d102      	bne.n	80050e2 <UART_SetConfig+0x492>
 80050dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050e0:	e016      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e014      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050e6:	2380      	movs	r3, #128	; 0x80
 80050e8:	e012      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050ea:	2340      	movs	r3, #64	; 0x40
 80050ec:	e010      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050ee:	2320      	movs	r3, #32
 80050f0:	e00e      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050f2:	2310      	movs	r3, #16
 80050f4:	e00c      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050f6:	230c      	movs	r3, #12
 80050f8:	e00a      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050fa:	230a      	movs	r3, #10
 80050fc:	e008      	b.n	8005110 <UART_SetConfig+0x4c0>
 80050fe:	2308      	movs	r3, #8
 8005100:	e006      	b.n	8005110 <UART_SetConfig+0x4c0>
 8005102:	2306      	movs	r3, #6
 8005104:	e004      	b.n	8005110 <UART_SetConfig+0x4c0>
 8005106:	2304      	movs	r3, #4
 8005108:	e002      	b.n	8005110 <UART_SetConfig+0x4c0>
 800510a:	2302      	movs	r3, #2
 800510c:	e000      	b.n	8005110 <UART_SetConfig+0x4c0>
 800510e:	2301      	movs	r3, #1
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]
        break;
 8005116:	e059      	b.n	80051cc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511c:	2b00      	cmp	r3, #0
 800511e:	d04e      	beq.n	80051be <UART_SetConfig+0x56e>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005124:	2b01      	cmp	r3, #1
 8005126:	d047      	beq.n	80051b8 <UART_SetConfig+0x568>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512c:	2b02      	cmp	r3, #2
 800512e:	d040      	beq.n	80051b2 <UART_SetConfig+0x562>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005134:	2b03      	cmp	r3, #3
 8005136:	d039      	beq.n	80051ac <UART_SetConfig+0x55c>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513c:	2b04      	cmp	r3, #4
 800513e:	d032      	beq.n	80051a6 <UART_SetConfig+0x556>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005144:	2b05      	cmp	r3, #5
 8005146:	d02b      	beq.n	80051a0 <UART_SetConfig+0x550>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514c:	2b06      	cmp	r3, #6
 800514e:	d024      	beq.n	800519a <UART_SetConfig+0x54a>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005154:	2b07      	cmp	r3, #7
 8005156:	d01d      	beq.n	8005194 <UART_SetConfig+0x544>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	2b08      	cmp	r3, #8
 800515e:	d016      	beq.n	800518e <UART_SetConfig+0x53e>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	2b09      	cmp	r3, #9
 8005166:	d00f      	beq.n	8005188 <UART_SetConfig+0x538>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516c:	2b0a      	cmp	r3, #10
 800516e:	d008      	beq.n	8005182 <UART_SetConfig+0x532>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005174:	2b0b      	cmp	r3, #11
 8005176:	d101      	bne.n	800517c <UART_SetConfig+0x52c>
 8005178:	2380      	movs	r3, #128	; 0x80
 800517a:	e022      	b.n	80051c2 <UART_SetConfig+0x572>
 800517c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005180:	e01f      	b.n	80051c2 <UART_SetConfig+0x572>
 8005182:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005186:	e01c      	b.n	80051c2 <UART_SetConfig+0x572>
 8005188:	f44f 7300 	mov.w	r3, #512	; 0x200
 800518c:	e019      	b.n	80051c2 <UART_SetConfig+0x572>
 800518e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005192:	e016      	b.n	80051c2 <UART_SetConfig+0x572>
 8005194:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005198:	e013      	b.n	80051c2 <UART_SetConfig+0x572>
 800519a:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800519e:	e010      	b.n	80051c2 <UART_SetConfig+0x572>
 80051a0:	f640 43cc 	movw	r3, #3276	; 0xccc
 80051a4:	e00d      	b.n	80051c2 <UART_SetConfig+0x572>
 80051a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051aa:	e00a      	b.n	80051c2 <UART_SetConfig+0x572>
 80051ac:	f241 5355 	movw	r3, #5461	; 0x1555
 80051b0:	e007      	b.n	80051c2 <UART_SetConfig+0x572>
 80051b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051b6:	e004      	b.n	80051c2 <UART_SetConfig+0x572>
 80051b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80051bc:	e001      	b.n	80051c2 <UART_SetConfig+0x572>
 80051be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051c2:	617b      	str	r3, [r7, #20]
        break;
 80051c4:	e002      	b.n	80051cc <UART_SetConfig+0x57c>
      default:
        ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	76fb      	strb	r3, [r7, #27]
        break;
 80051ca:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 86cd 	beq.w	8005f6e <UART_SetConfig+0x131e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	4613      	mov	r3, r2
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	4413      	add	r3, r2
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d305      	bcc.n	80051f0 <UART_SetConfig+0x5a0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d903      	bls.n	80051f8 <UART_SetConfig+0x5a8>
      {
        ret = HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	76fb      	strb	r3, [r7, #27]
 80051f4:	f000 bebb 	b.w	8005f6e <UART_SetConfig+0x131e>
      }
      else
      {
        switch (clocksource)
 80051f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	f200 828d 	bhi.w	800571c <UART_SetConfig+0xacc>
 8005202:	a201      	add	r2, pc, #4	; (adr r2, 8005208 <UART_SetConfig+0x5b8>)
 8005204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005208:	0800522d 	.word	0x0800522d
 800520c:	0800571d 	.word	0x0800571d
 8005210:	08005397 	.word	0x08005397
 8005214:	0800571d 	.word	0x0800571d
 8005218:	0800548d 	.word	0x0800548d
 800521c:	0800571d 	.word	0x0800571d
 8005220:	0800571d 	.word	0x0800571d
 8005224:	0800571d 	.word	0x0800571d
 8005228:	080055cb 	.word	0x080055cb
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800522c:	f7fd f97c 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 8005230:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	4618      	mov	r0, r3
 8005236:	f04f 0100 	mov.w	r1, #0
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523e:	2b00      	cmp	r3, #0
 8005240:	d07d      	beq.n	800533e <UART_SetConfig+0x6ee>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005246:	2b01      	cmp	r3, #1
 8005248:	d074      	beq.n	8005334 <UART_SetConfig+0x6e4>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524e:	2b02      	cmp	r3, #2
 8005250:	d06b      	beq.n	800532a <UART_SetConfig+0x6da>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005256:	2b03      	cmp	r3, #3
 8005258:	d062      	beq.n	8005320 <UART_SetConfig+0x6d0>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525e:	2b04      	cmp	r3, #4
 8005260:	d059      	beq.n	8005316 <UART_SetConfig+0x6c6>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005266:	2b05      	cmp	r3, #5
 8005268:	d050      	beq.n	800530c <UART_SetConfig+0x6bc>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526e:	2b06      	cmp	r3, #6
 8005270:	d047      	beq.n	8005302 <UART_SetConfig+0x6b2>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	2b07      	cmp	r3, #7
 8005278:	d03e      	beq.n	80052f8 <UART_SetConfig+0x6a8>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	2b08      	cmp	r3, #8
 8005280:	d01f      	beq.n	80052c2 <UART_SetConfig+0x672>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005286:	2b09      	cmp	r3, #9
 8005288:	d016      	beq.n	80052b8 <UART_SetConfig+0x668>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	2b0a      	cmp	r3, #10
 8005290:	d00d      	beq.n	80052ae <UART_SetConfig+0x65e>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	2b0b      	cmp	r3, #11
 8005298:	d104      	bne.n	80052a4 <UART_SetConfig+0x654>
 800529a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800529e:	f04f 0400 	mov.w	r4, #0
 80052a2:	e050      	b.n	8005346 <UART_SetConfig+0x6f6>
 80052a4:	f04f 0301 	mov.w	r3, #1
 80052a8:	f04f 0400 	mov.w	r4, #0
 80052ac:	e04b      	b.n	8005346 <UART_SetConfig+0x6f6>
 80052ae:	f04f 0380 	mov.w	r3, #128	; 0x80
 80052b2:	f04f 0400 	mov.w	r4, #0
 80052b6:	e046      	b.n	8005346 <UART_SetConfig+0x6f6>
 80052b8:	f04f 0340 	mov.w	r3, #64	; 0x40
 80052bc:	f04f 0400 	mov.w	r4, #0
 80052c0:	e041      	b.n	8005346 <UART_SetConfig+0x6f6>
 80052c2:	f04f 0320 	mov.w	r3, #32
 80052c6:	f04f 0400 	mov.w	r4, #0
 80052ca:	e03c      	b.n	8005346 <UART_SetConfig+0x6f6>
 80052cc:	00f42400 	.word	0x00f42400
 80052d0:	0001e848 	.word	0x0001e848
 80052d4:	0003d090 	.word	0x0003d090
 80052d8:	0007a120 	.word	0x0007a120
 80052dc:	000f4240 	.word	0x000f4240
 80052e0:	00145855 	.word	0x00145855
 80052e4:	00186a00 	.word	0x00186a00
 80052e8:	001e8480 	.word	0x001e8480
 80052ec:	0028b0aa 	.word	0x0028b0aa
 80052f0:	003d0900 	.word	0x003d0900
 80052f4:	007a1200 	.word	0x007a1200
 80052f8:	f04f 0310 	mov.w	r3, #16
 80052fc:	f04f 0400 	mov.w	r4, #0
 8005300:	e021      	b.n	8005346 <UART_SetConfig+0x6f6>
 8005302:	f04f 030c 	mov.w	r3, #12
 8005306:	f04f 0400 	mov.w	r4, #0
 800530a:	e01c      	b.n	8005346 <UART_SetConfig+0x6f6>
 800530c:	f04f 030a 	mov.w	r3, #10
 8005310:	f04f 0400 	mov.w	r4, #0
 8005314:	e017      	b.n	8005346 <UART_SetConfig+0x6f6>
 8005316:	f04f 0308 	mov.w	r3, #8
 800531a:	f04f 0400 	mov.w	r4, #0
 800531e:	e012      	b.n	8005346 <UART_SetConfig+0x6f6>
 8005320:	f04f 0306 	mov.w	r3, #6
 8005324:	f04f 0400 	mov.w	r4, #0
 8005328:	e00d      	b.n	8005346 <UART_SetConfig+0x6f6>
 800532a:	f04f 0304 	mov.w	r3, #4
 800532e:	f04f 0400 	mov.w	r4, #0
 8005332:	e008      	b.n	8005346 <UART_SetConfig+0x6f6>
 8005334:	f04f 0302 	mov.w	r3, #2
 8005338:	f04f 0400 	mov.w	r4, #0
 800533c:	e003      	b.n	8005346 <UART_SetConfig+0x6f6>
 800533e:	f04f 0301 	mov.w	r3, #1
 8005342:	f04f 0400 	mov.w	r4, #0
 8005346:	461a      	mov	r2, r3
 8005348:	4623      	mov	r3, r4
 800534a:	f7fa ff65 	bl	8000218 <__aeabi_uldivmod>
 800534e:	4603      	mov	r3, r0
 8005350:	460c      	mov	r4, r1
 8005352:	4619      	mov	r1, r3
 8005354:	4622      	mov	r2, r4
 8005356:	f04f 0300 	mov.w	r3, #0
 800535a:	f04f 0400 	mov.w	r4, #0
 800535e:	0214      	lsls	r4, r2, #8
 8005360:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005364:	020b      	lsls	r3, r1, #8
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	6852      	ldr	r2, [r2, #4]
 800536a:	0852      	lsrs	r2, r2, #1
 800536c:	4611      	mov	r1, r2
 800536e:	f04f 0200 	mov.w	r2, #0
 8005372:	eb13 0b01 	adds.w	fp, r3, r1
 8005376:	eb44 0c02 	adc.w	ip, r4, r2
 800537a:	4658      	mov	r0, fp
 800537c:	4661      	mov	r1, ip
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f04f 0400 	mov.w	r4, #0
 8005386:	461a      	mov	r2, r3
 8005388:	4623      	mov	r3, r4
 800538a:	f7fa ff45 	bl	8000218 <__aeabi_uldivmod>
 800538e:	4603      	mov	r3, r0
 8005390:	460c      	mov	r4, r1
 8005392:	61fb      	str	r3, [r7, #28]
            break;
 8005394:	e1c5      	b.n	8005722 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	2b00      	cmp	r3, #0
 800539c:	d05b      	beq.n	8005456 <UART_SetConfig+0x806>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d053      	beq.n	800544e <UART_SetConfig+0x7fe>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d04b      	beq.n	8005446 <UART_SetConfig+0x7f6>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	2b03      	cmp	r3, #3
 80053b4:	d043      	beq.n	800543e <UART_SetConfig+0x7ee>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d03b      	beq.n	8005436 <UART_SetConfig+0x7e6>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c2:	2b05      	cmp	r3, #5
 80053c4:	d033      	beq.n	800542e <UART_SetConfig+0x7de>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	2b06      	cmp	r3, #6
 80053cc:	d02b      	beq.n	8005426 <UART_SetConfig+0x7d6>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d2:	2b07      	cmp	r3, #7
 80053d4:	d023      	beq.n	800541e <UART_SetConfig+0x7ce>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053da:	2b08      	cmp	r3, #8
 80053dc:	d01b      	beq.n	8005416 <UART_SetConfig+0x7c6>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e2:	2b09      	cmp	r3, #9
 80053e4:	d013      	beq.n	800540e <UART_SetConfig+0x7be>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ea:	2b0a      	cmp	r3, #10
 80053ec:	d00b      	beq.n	8005406 <UART_SetConfig+0x7b6>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	2b0b      	cmp	r3, #11
 80053f4:	d103      	bne.n	80053fe <UART_SetConfig+0x7ae>
 80053f6:	4bae      	ldr	r3, [pc, #696]	; (80056b0 <UART_SetConfig+0xa60>)
 80053f8:	f04f 0400 	mov.w	r4, #0
 80053fc:	e02e      	b.n	800545c <UART_SetConfig+0x80c>
 80053fe:	4bad      	ldr	r3, [pc, #692]	; (80056b4 <UART_SetConfig+0xa64>)
 8005400:	f04f 0400 	mov.w	r4, #0
 8005404:	e02a      	b.n	800545c <UART_SetConfig+0x80c>
 8005406:	4bac      	ldr	r3, [pc, #688]	; (80056b8 <UART_SetConfig+0xa68>)
 8005408:	f04f 0400 	mov.w	r4, #0
 800540c:	e026      	b.n	800545c <UART_SetConfig+0x80c>
 800540e:	4bab      	ldr	r3, [pc, #684]	; (80056bc <UART_SetConfig+0xa6c>)
 8005410:	f04f 0400 	mov.w	r4, #0
 8005414:	e022      	b.n	800545c <UART_SetConfig+0x80c>
 8005416:	4baa      	ldr	r3, [pc, #680]	; (80056c0 <UART_SetConfig+0xa70>)
 8005418:	f04f 0400 	mov.w	r4, #0
 800541c:	e01e      	b.n	800545c <UART_SetConfig+0x80c>
 800541e:	4ba9      	ldr	r3, [pc, #676]	; (80056c4 <UART_SetConfig+0xa74>)
 8005420:	f04f 0400 	mov.w	r4, #0
 8005424:	e01a      	b.n	800545c <UART_SetConfig+0x80c>
 8005426:	a49e      	add	r4, pc, #632	; (adr r4, 80056a0 <UART_SetConfig+0xa50>)
 8005428:	e9d4 3400 	ldrd	r3, r4, [r4]
 800542c:	e016      	b.n	800545c <UART_SetConfig+0x80c>
 800542e:	4ba6      	ldr	r3, [pc, #664]	; (80056c8 <UART_SetConfig+0xa78>)
 8005430:	f04f 0400 	mov.w	r4, #0
 8005434:	e012      	b.n	800545c <UART_SetConfig+0x80c>
 8005436:	4ba5      	ldr	r3, [pc, #660]	; (80056cc <UART_SetConfig+0xa7c>)
 8005438:	f04f 0400 	mov.w	r4, #0
 800543c:	e00e      	b.n	800545c <UART_SetConfig+0x80c>
 800543e:	a49a      	add	r4, pc, #616	; (adr r4, 80056a8 <UART_SetConfig+0xa58>)
 8005440:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005444:	e00a      	b.n	800545c <UART_SetConfig+0x80c>
 8005446:	4ba2      	ldr	r3, [pc, #648]	; (80056d0 <UART_SetConfig+0xa80>)
 8005448:	f04f 0400 	mov.w	r4, #0
 800544c:	e006      	b.n	800545c <UART_SetConfig+0x80c>
 800544e:	4ba1      	ldr	r3, [pc, #644]	; (80056d4 <UART_SetConfig+0xa84>)
 8005450:	f04f 0400 	mov.w	r4, #0
 8005454:	e002      	b.n	800545c <UART_SetConfig+0x80c>
 8005456:	4b97      	ldr	r3, [pc, #604]	; (80056b4 <UART_SetConfig+0xa64>)
 8005458:	f04f 0400 	mov.w	r4, #0
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6852      	ldr	r2, [r2, #4]
 8005460:	0852      	lsrs	r2, r2, #1
 8005462:	4611      	mov	r1, r2
 8005464:	f04f 0200 	mov.w	r2, #0
 8005468:	eb13 0b01 	adds.w	fp, r3, r1
 800546c:	eb44 0c02 	adc.w	ip, r4, r2
 8005470:	4658      	mov	r0, fp
 8005472:	4661      	mov	r1, ip
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f04f 0400 	mov.w	r4, #0
 800547c:	461a      	mov	r2, r3
 800547e:	4623      	mov	r3, r4
 8005480:	f7fa feca 	bl	8000218 <__aeabi_uldivmod>
 8005484:	4603      	mov	r3, r0
 8005486:	460c      	mov	r4, r1
 8005488:	61fb      	str	r3, [r7, #28]
            break;
 800548a:	e14a      	b.n	8005722 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800548c:	f7fc ffde 	bl	800244c <HAL_RCC_GetSysClockFreq>
 8005490:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4618      	mov	r0, r3
 8005496:	f04f 0100 	mov.w	r1, #0
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d067      	beq.n	8005572 <UART_SetConfig+0x922>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d05e      	beq.n	8005568 <UART_SetConfig+0x918>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d055      	beq.n	800555e <UART_SetConfig+0x90e>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b6:	2b03      	cmp	r3, #3
 80054b8:	d04c      	beq.n	8005554 <UART_SetConfig+0x904>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	2b04      	cmp	r3, #4
 80054c0:	d043      	beq.n	800554a <UART_SetConfig+0x8fa>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c6:	2b05      	cmp	r3, #5
 80054c8:	d03a      	beq.n	8005540 <UART_SetConfig+0x8f0>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	2b06      	cmp	r3, #6
 80054d0:	d031      	beq.n	8005536 <UART_SetConfig+0x8e6>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	2b07      	cmp	r3, #7
 80054d8:	d028      	beq.n	800552c <UART_SetConfig+0x8dc>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d01f      	beq.n	8005522 <UART_SetConfig+0x8d2>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e6:	2b09      	cmp	r3, #9
 80054e8:	d016      	beq.n	8005518 <UART_SetConfig+0x8c8>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	2b0a      	cmp	r3, #10
 80054f0:	d00d      	beq.n	800550e <UART_SetConfig+0x8be>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f6:	2b0b      	cmp	r3, #11
 80054f8:	d104      	bne.n	8005504 <UART_SetConfig+0x8b4>
 80054fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054fe:	f04f 0400 	mov.w	r4, #0
 8005502:	e03a      	b.n	800557a <UART_SetConfig+0x92a>
 8005504:	f04f 0301 	mov.w	r3, #1
 8005508:	f04f 0400 	mov.w	r4, #0
 800550c:	e035      	b.n	800557a <UART_SetConfig+0x92a>
 800550e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005512:	f04f 0400 	mov.w	r4, #0
 8005516:	e030      	b.n	800557a <UART_SetConfig+0x92a>
 8005518:	f04f 0340 	mov.w	r3, #64	; 0x40
 800551c:	f04f 0400 	mov.w	r4, #0
 8005520:	e02b      	b.n	800557a <UART_SetConfig+0x92a>
 8005522:	f04f 0320 	mov.w	r3, #32
 8005526:	f04f 0400 	mov.w	r4, #0
 800552a:	e026      	b.n	800557a <UART_SetConfig+0x92a>
 800552c:	f04f 0310 	mov.w	r3, #16
 8005530:	f04f 0400 	mov.w	r4, #0
 8005534:	e021      	b.n	800557a <UART_SetConfig+0x92a>
 8005536:	f04f 030c 	mov.w	r3, #12
 800553a:	f04f 0400 	mov.w	r4, #0
 800553e:	e01c      	b.n	800557a <UART_SetConfig+0x92a>
 8005540:	f04f 030a 	mov.w	r3, #10
 8005544:	f04f 0400 	mov.w	r4, #0
 8005548:	e017      	b.n	800557a <UART_SetConfig+0x92a>
 800554a:	f04f 0308 	mov.w	r3, #8
 800554e:	f04f 0400 	mov.w	r4, #0
 8005552:	e012      	b.n	800557a <UART_SetConfig+0x92a>
 8005554:	f04f 0306 	mov.w	r3, #6
 8005558:	f04f 0400 	mov.w	r4, #0
 800555c:	e00d      	b.n	800557a <UART_SetConfig+0x92a>
 800555e:	f04f 0304 	mov.w	r3, #4
 8005562:	f04f 0400 	mov.w	r4, #0
 8005566:	e008      	b.n	800557a <UART_SetConfig+0x92a>
 8005568:	f04f 0302 	mov.w	r3, #2
 800556c:	f04f 0400 	mov.w	r4, #0
 8005570:	e003      	b.n	800557a <UART_SetConfig+0x92a>
 8005572:	f04f 0301 	mov.w	r3, #1
 8005576:	f04f 0400 	mov.w	r4, #0
 800557a:	461a      	mov	r2, r3
 800557c:	4623      	mov	r3, r4
 800557e:	f7fa fe4b 	bl	8000218 <__aeabi_uldivmod>
 8005582:	4603      	mov	r3, r0
 8005584:	460c      	mov	r4, r1
 8005586:	4619      	mov	r1, r3
 8005588:	4622      	mov	r2, r4
 800558a:	f04f 0300 	mov.w	r3, #0
 800558e:	f04f 0400 	mov.w	r4, #0
 8005592:	0214      	lsls	r4, r2, #8
 8005594:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005598:	020b      	lsls	r3, r1, #8
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6852      	ldr	r2, [r2, #4]
 800559e:	0852      	lsrs	r2, r2, #1
 80055a0:	4611      	mov	r1, r2
 80055a2:	f04f 0200 	mov.w	r2, #0
 80055a6:	eb13 0b01 	adds.w	fp, r3, r1
 80055aa:	eb44 0c02 	adc.w	ip, r4, r2
 80055ae:	4658      	mov	r0, fp
 80055b0:	4661      	mov	r1, ip
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f04f 0400 	mov.w	r4, #0
 80055ba:	461a      	mov	r2, r3
 80055bc:	4623      	mov	r3, r4
 80055be:	f7fa fe2b 	bl	8000218 <__aeabi_uldivmod>
 80055c2:	4603      	mov	r3, r0
 80055c4:	460c      	mov	r4, r1
 80055c6:	61fb      	str	r3, [r7, #28]
            break;
 80055c8:	e0ab      	b.n	8005722 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	f000 8088 	beq.w	80056e4 <UART_SetConfig+0xa94>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d05b      	beq.n	8005694 <UART_SetConfig+0xa44>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d052      	beq.n	800568a <UART_SetConfig+0xa3a>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e8:	2b03      	cmp	r3, #3
 80055ea:	d04a      	beq.n	8005682 <UART_SetConfig+0xa32>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	d041      	beq.n	8005678 <UART_SetConfig+0xa28>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f8:	2b05      	cmp	r3, #5
 80055fa:	d039      	beq.n	8005670 <UART_SetConfig+0xa20>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005600:	2b06      	cmp	r3, #6
 8005602:	d031      	beq.n	8005668 <UART_SetConfig+0xa18>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	2b07      	cmp	r3, #7
 800560a:	d028      	beq.n	800565e <UART_SetConfig+0xa0e>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	2b08      	cmp	r3, #8
 8005612:	d01f      	beq.n	8005654 <UART_SetConfig+0xa04>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	2b09      	cmp	r3, #9
 800561a:	d016      	beq.n	800564a <UART_SetConfig+0x9fa>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005620:	2b0a      	cmp	r3, #10
 8005622:	d00d      	beq.n	8005640 <UART_SetConfig+0x9f0>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005628:	2b0b      	cmp	r3, #11
 800562a:	d104      	bne.n	8005636 <UART_SetConfig+0x9e6>
 800562c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005630:	f04f 0400 	mov.w	r4, #0
 8005634:	e05a      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005636:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800563a:	f04f 0400 	mov.w	r4, #0
 800563e:	e055      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005640:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005644:	f04f 0400 	mov.w	r4, #0
 8005648:	e050      	b.n	80056ec <UART_SetConfig+0xa9c>
 800564a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800564e:	f04f 0400 	mov.w	r4, #0
 8005652:	e04b      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005654:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005658:	f04f 0400 	mov.w	r4, #0
 800565c:	e046      	b.n	80056ec <UART_SetConfig+0xa9c>
 800565e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005662:	f04f 0400 	mov.w	r4, #0
 8005666:	e041      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005668:	4b1b      	ldr	r3, [pc, #108]	; (80056d8 <UART_SetConfig+0xa88>)
 800566a:	f04f 0400 	mov.w	r4, #0
 800566e:	e03d      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005670:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <UART_SetConfig+0xa8c>)
 8005672:	f04f 0400 	mov.w	r4, #0
 8005676:	e039      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005678:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800567c:	f04f 0400 	mov.w	r4, #0
 8005680:	e034      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005682:	4b17      	ldr	r3, [pc, #92]	; (80056e0 <UART_SetConfig+0xa90>)
 8005684:	f04f 0400 	mov.w	r4, #0
 8005688:	e030      	b.n	80056ec <UART_SetConfig+0xa9c>
 800568a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800568e:	f04f 0400 	mov.w	r4, #0
 8005692:	e02b      	b.n	80056ec <UART_SetConfig+0xa9c>
 8005694:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005698:	f04f 0400 	mov.w	r4, #0
 800569c:	e026      	b.n	80056ec <UART_SetConfig+0xa9c>
 800569e:	bf00      	nop
 80056a0:	14585500 	.word	0x14585500
 80056a4:	00000000 	.word	0x00000000
 80056a8:	28b0aa00 	.word	0x28b0aa00
 80056ac:	00000000 	.word	0x00000000
 80056b0:	00f42400 	.word	0x00f42400
 80056b4:	f4240000 	.word	0xf4240000
 80056b8:	01e84800 	.word	0x01e84800
 80056bc:	03d09000 	.word	0x03d09000
 80056c0:	07a12000 	.word	0x07a12000
 80056c4:	0f424000 	.word	0x0f424000
 80056c8:	186a0000 	.word	0x186a0000
 80056cc:	1e848000 	.word	0x1e848000
 80056d0:	3d090000 	.word	0x3d090000
 80056d4:	7a120000 	.word	0x7a120000
 80056d8:	000aaa00 	.word	0x000aaa00
 80056dc:	000ccc00 	.word	0x000ccc00
 80056e0:	00155500 	.word	0x00155500
 80056e4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80056e8:	f04f 0400 	mov.w	r4, #0
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	6852      	ldr	r2, [r2, #4]
 80056f0:	0852      	lsrs	r2, r2, #1
 80056f2:	4611      	mov	r1, r2
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	eb13 0b01 	adds.w	fp, r3, r1
 80056fc:	eb44 0c02 	adc.w	ip, r4, r2
 8005700:	4658      	mov	r0, fp
 8005702:	4661      	mov	r1, ip
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f04f 0400 	mov.w	r4, #0
 800570c:	461a      	mov	r2, r3
 800570e:	4623      	mov	r3, r4
 8005710:	f7fa fd82 	bl	8000218 <__aeabi_uldivmod>
 8005714:	4603      	mov	r3, r0
 8005716:	460c      	mov	r4, r1
 8005718:	61fb      	str	r3, [r7, #28]
            break;
 800571a:	e002      	b.n	8005722 <UART_SetConfig+0xad2>
          default:
            ret = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	76fb      	strb	r3, [r7, #27]
            break;
 8005720:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005728:	d309      	bcc.n	800573e <UART_SetConfig+0xaee>
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005730:	d205      	bcs.n	800573e <UART_SetConfig+0xaee>
        {
          huart->Instance->BRR = usartdiv;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69fa      	ldr	r2, [r7, #28]
 8005738:	60da      	str	r2, [r3, #12]
 800573a:	f000 bc18 	b.w	8005f6e <UART_SetConfig+0x131e>
        }
        else
        {
          ret = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	76fb      	strb	r3, [r7, #27]
 8005742:	f000 bc14 	b.w	8005f6e <UART_SetConfig+0x131e>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	69db      	ldr	r3, [r3, #28]
 800574a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800574e:	f040 8204 	bne.w	8005b5a <UART_SetConfig+0xf0a>
  {
    switch (clocksource)
 8005752:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005756:	2b08      	cmp	r3, #8
 8005758:	f200 81df 	bhi.w	8005b1a <UART_SetConfig+0xeca>
 800575c:	a201      	add	r2, pc, #4	; (adr r2, 8005764 <UART_SetConfig+0xb14>)
 800575e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005762:	bf00      	nop
 8005764:	08005789 	.word	0x08005789
 8005768:	08005841 	.word	0x08005841
 800576c:	080058f9 	.word	0x080058f9
 8005770:	08005b1b 	.word	0x08005b1b
 8005774:	080059a1 	.word	0x080059a1
 8005778:	08005b1b 	.word	0x08005b1b
 800577c:	08005b1b 	.word	0x08005b1b
 8005780:	08005b1b 	.word	0x08005b1b
 8005784:	08005a59 	.word	0x08005a59
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005788:	f7fc fece 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 800578c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005792:	2b00      	cmp	r3, #0
 8005794:	d044      	beq.n	8005820 <UART_SetConfig+0xbd0>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	2b01      	cmp	r3, #1
 800579c:	d03e      	beq.n	800581c <UART_SetConfig+0xbcc>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d038      	beq.n	8005818 <UART_SetConfig+0xbc8>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	2b03      	cmp	r3, #3
 80057ac:	d032      	beq.n	8005814 <UART_SetConfig+0xbc4>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d02c      	beq.n	8005810 <UART_SetConfig+0xbc0>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ba:	2b05      	cmp	r3, #5
 80057bc:	d026      	beq.n	800580c <UART_SetConfig+0xbbc>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c2:	2b06      	cmp	r3, #6
 80057c4:	d020      	beq.n	8005808 <UART_SetConfig+0xbb8>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ca:	2b07      	cmp	r3, #7
 80057cc:	d01a      	beq.n	8005804 <UART_SetConfig+0xbb4>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	d014      	beq.n	8005800 <UART_SetConfig+0xbb0>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	2b09      	cmp	r3, #9
 80057dc:	d00e      	beq.n	80057fc <UART_SetConfig+0xbac>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e2:	2b0a      	cmp	r3, #10
 80057e4:	d008      	beq.n	80057f8 <UART_SetConfig+0xba8>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ea:	2b0b      	cmp	r3, #11
 80057ec:	d102      	bne.n	80057f4 <UART_SetConfig+0xba4>
 80057ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057f2:	e016      	b.n	8005822 <UART_SetConfig+0xbd2>
 80057f4:	2301      	movs	r3, #1
 80057f6:	e014      	b.n	8005822 <UART_SetConfig+0xbd2>
 80057f8:	2380      	movs	r3, #128	; 0x80
 80057fa:	e012      	b.n	8005822 <UART_SetConfig+0xbd2>
 80057fc:	2340      	movs	r3, #64	; 0x40
 80057fe:	e010      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005800:	2320      	movs	r3, #32
 8005802:	e00e      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005804:	2310      	movs	r3, #16
 8005806:	e00c      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005808:	230c      	movs	r3, #12
 800580a:	e00a      	b.n	8005822 <UART_SetConfig+0xbd2>
 800580c:	230a      	movs	r3, #10
 800580e:	e008      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005810:	2308      	movs	r3, #8
 8005812:	e006      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005814:	2306      	movs	r3, #6
 8005816:	e004      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005818:	2304      	movs	r3, #4
 800581a:	e002      	b.n	8005822 <UART_SetConfig+0xbd2>
 800581c:	2302      	movs	r3, #2
 800581e:	e000      	b.n	8005822 <UART_SetConfig+0xbd2>
 8005820:	2301      	movs	r3, #1
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	fbb2 f3f3 	udiv	r3, r2, r3
 8005828:	005a      	lsls	r2, r3, #1
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	085b      	lsrs	r3, r3, #1
 8005830:	441a      	add	r2, r3
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	fbb2 f3f3 	udiv	r3, r2, r3
 800583a:	b29b      	uxth	r3, r3
 800583c:	61fb      	str	r3, [r7, #28]
        break;
 800583e:	e16f      	b.n	8005b20 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005840:	f7fc fe88 	bl	8002554 <HAL_RCC_GetPCLK2Freq>
 8005844:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584a:	2b00      	cmp	r3, #0
 800584c:	d044      	beq.n	80058d8 <UART_SetConfig+0xc88>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005852:	2b01      	cmp	r3, #1
 8005854:	d03e      	beq.n	80058d4 <UART_SetConfig+0xc84>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	2b02      	cmp	r3, #2
 800585c:	d038      	beq.n	80058d0 <UART_SetConfig+0xc80>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005862:	2b03      	cmp	r3, #3
 8005864:	d032      	beq.n	80058cc <UART_SetConfig+0xc7c>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	2b04      	cmp	r3, #4
 800586c:	d02c      	beq.n	80058c8 <UART_SetConfig+0xc78>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	2b05      	cmp	r3, #5
 8005874:	d026      	beq.n	80058c4 <UART_SetConfig+0xc74>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	2b06      	cmp	r3, #6
 800587c:	d020      	beq.n	80058c0 <UART_SetConfig+0xc70>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	2b07      	cmp	r3, #7
 8005884:	d01a      	beq.n	80058bc <UART_SetConfig+0xc6c>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588a:	2b08      	cmp	r3, #8
 800588c:	d014      	beq.n	80058b8 <UART_SetConfig+0xc68>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005892:	2b09      	cmp	r3, #9
 8005894:	d00e      	beq.n	80058b4 <UART_SetConfig+0xc64>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589a:	2b0a      	cmp	r3, #10
 800589c:	d008      	beq.n	80058b0 <UART_SetConfig+0xc60>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a2:	2b0b      	cmp	r3, #11
 80058a4:	d102      	bne.n	80058ac <UART_SetConfig+0xc5c>
 80058a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058aa:	e016      	b.n	80058da <UART_SetConfig+0xc8a>
 80058ac:	2301      	movs	r3, #1
 80058ae:	e014      	b.n	80058da <UART_SetConfig+0xc8a>
 80058b0:	2380      	movs	r3, #128	; 0x80
 80058b2:	e012      	b.n	80058da <UART_SetConfig+0xc8a>
 80058b4:	2340      	movs	r3, #64	; 0x40
 80058b6:	e010      	b.n	80058da <UART_SetConfig+0xc8a>
 80058b8:	2320      	movs	r3, #32
 80058ba:	e00e      	b.n	80058da <UART_SetConfig+0xc8a>
 80058bc:	2310      	movs	r3, #16
 80058be:	e00c      	b.n	80058da <UART_SetConfig+0xc8a>
 80058c0:	230c      	movs	r3, #12
 80058c2:	e00a      	b.n	80058da <UART_SetConfig+0xc8a>
 80058c4:	230a      	movs	r3, #10
 80058c6:	e008      	b.n	80058da <UART_SetConfig+0xc8a>
 80058c8:	2308      	movs	r3, #8
 80058ca:	e006      	b.n	80058da <UART_SetConfig+0xc8a>
 80058cc:	2306      	movs	r3, #6
 80058ce:	e004      	b.n	80058da <UART_SetConfig+0xc8a>
 80058d0:	2304      	movs	r3, #4
 80058d2:	e002      	b.n	80058da <UART_SetConfig+0xc8a>
 80058d4:	2302      	movs	r3, #2
 80058d6:	e000      	b.n	80058da <UART_SetConfig+0xc8a>
 80058d8:	2301      	movs	r3, #1
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e0:	005a      	lsls	r2, r3, #1
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	085b      	lsrs	r3, r3, #1
 80058e8:	441a      	add	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	61fb      	str	r3, [r7, #28]
        break;
 80058f6:	e113      	b.n	8005b20 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d043      	beq.n	8005988 <UART_SetConfig+0xd38>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005904:	2b01      	cmp	r3, #1
 8005906:	d03d      	beq.n	8005984 <UART_SetConfig+0xd34>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590c:	2b02      	cmp	r3, #2
 800590e:	d037      	beq.n	8005980 <UART_SetConfig+0xd30>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005914:	2b03      	cmp	r3, #3
 8005916:	d031      	beq.n	800597c <UART_SetConfig+0xd2c>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591c:	2b04      	cmp	r3, #4
 800591e:	d02b      	beq.n	8005978 <UART_SetConfig+0xd28>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005924:	2b05      	cmp	r3, #5
 8005926:	d025      	beq.n	8005974 <UART_SetConfig+0xd24>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	2b06      	cmp	r3, #6
 800592e:	d01f      	beq.n	8005970 <UART_SetConfig+0xd20>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	2b07      	cmp	r3, #7
 8005936:	d019      	beq.n	800596c <UART_SetConfig+0xd1c>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593c:	2b08      	cmp	r3, #8
 800593e:	d013      	beq.n	8005968 <UART_SetConfig+0xd18>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005944:	2b09      	cmp	r3, #9
 8005946:	d00d      	beq.n	8005964 <UART_SetConfig+0xd14>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594c:	2b0a      	cmp	r3, #10
 800594e:	d007      	beq.n	8005960 <UART_SetConfig+0xd10>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	2b0b      	cmp	r3, #11
 8005956:	d101      	bne.n	800595c <UART_SetConfig+0xd0c>
 8005958:	4b8d      	ldr	r3, [pc, #564]	; (8005b90 <UART_SetConfig+0xf40>)
 800595a:	e016      	b.n	800598a <UART_SetConfig+0xd3a>
 800595c:	4b8d      	ldr	r3, [pc, #564]	; (8005b94 <UART_SetConfig+0xf44>)
 800595e:	e014      	b.n	800598a <UART_SetConfig+0xd3a>
 8005960:	4b8d      	ldr	r3, [pc, #564]	; (8005b98 <UART_SetConfig+0xf48>)
 8005962:	e012      	b.n	800598a <UART_SetConfig+0xd3a>
 8005964:	4b8d      	ldr	r3, [pc, #564]	; (8005b9c <UART_SetConfig+0xf4c>)
 8005966:	e010      	b.n	800598a <UART_SetConfig+0xd3a>
 8005968:	4b8d      	ldr	r3, [pc, #564]	; (8005ba0 <UART_SetConfig+0xf50>)
 800596a:	e00e      	b.n	800598a <UART_SetConfig+0xd3a>
 800596c:	4b8d      	ldr	r3, [pc, #564]	; (8005ba4 <UART_SetConfig+0xf54>)
 800596e:	e00c      	b.n	800598a <UART_SetConfig+0xd3a>
 8005970:	4b8d      	ldr	r3, [pc, #564]	; (8005ba8 <UART_SetConfig+0xf58>)
 8005972:	e00a      	b.n	800598a <UART_SetConfig+0xd3a>
 8005974:	4b8d      	ldr	r3, [pc, #564]	; (8005bac <UART_SetConfig+0xf5c>)
 8005976:	e008      	b.n	800598a <UART_SetConfig+0xd3a>
 8005978:	4b8d      	ldr	r3, [pc, #564]	; (8005bb0 <UART_SetConfig+0xf60>)
 800597a:	e006      	b.n	800598a <UART_SetConfig+0xd3a>
 800597c:	4b8d      	ldr	r3, [pc, #564]	; (8005bb4 <UART_SetConfig+0xf64>)
 800597e:	e004      	b.n	800598a <UART_SetConfig+0xd3a>
 8005980:	4b8d      	ldr	r3, [pc, #564]	; (8005bb8 <UART_SetConfig+0xf68>)
 8005982:	e002      	b.n	800598a <UART_SetConfig+0xd3a>
 8005984:	4b8d      	ldr	r3, [pc, #564]	; (8005bbc <UART_SetConfig+0xf6c>)
 8005986:	e000      	b.n	800598a <UART_SetConfig+0xd3a>
 8005988:	4b82      	ldr	r3, [pc, #520]	; (8005b94 <UART_SetConfig+0xf44>)
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	6852      	ldr	r2, [r2, #4]
 800598e:	0852      	lsrs	r2, r2, #1
 8005990:	441a      	add	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	fbb2 f3f3 	udiv	r3, r2, r3
 800599a:	b29b      	uxth	r3, r3
 800599c:	61fb      	str	r3, [r7, #28]
        break;
 800599e:	e0bf      	b.n	8005b20 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059a0:	f7fc fd54 	bl	800244c <HAL_RCC_GetSysClockFreq>
 80059a4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d044      	beq.n	8005a38 <UART_SetConfig+0xde8>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d03e      	beq.n	8005a34 <UART_SetConfig+0xde4>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d038      	beq.n	8005a30 <UART_SetConfig+0xde0>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d032      	beq.n	8005a2c <UART_SetConfig+0xddc>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ca:	2b04      	cmp	r3, #4
 80059cc:	d02c      	beq.n	8005a28 <UART_SetConfig+0xdd8>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d2:	2b05      	cmp	r3, #5
 80059d4:	d026      	beq.n	8005a24 <UART_SetConfig+0xdd4>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	2b06      	cmp	r3, #6
 80059dc:	d020      	beq.n	8005a20 <UART_SetConfig+0xdd0>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e2:	2b07      	cmp	r3, #7
 80059e4:	d01a      	beq.n	8005a1c <UART_SetConfig+0xdcc>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ea:	2b08      	cmp	r3, #8
 80059ec:	d014      	beq.n	8005a18 <UART_SetConfig+0xdc8>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	2b09      	cmp	r3, #9
 80059f4:	d00e      	beq.n	8005a14 <UART_SetConfig+0xdc4>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fa:	2b0a      	cmp	r3, #10
 80059fc:	d008      	beq.n	8005a10 <UART_SetConfig+0xdc0>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a02:	2b0b      	cmp	r3, #11
 8005a04:	d102      	bne.n	8005a0c <UART_SetConfig+0xdbc>
 8005a06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a0a:	e016      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e014      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a10:	2380      	movs	r3, #128	; 0x80
 8005a12:	e012      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a14:	2340      	movs	r3, #64	; 0x40
 8005a16:	e010      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a18:	2320      	movs	r3, #32
 8005a1a:	e00e      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a1c:	2310      	movs	r3, #16
 8005a1e:	e00c      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a20:	230c      	movs	r3, #12
 8005a22:	e00a      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a24:	230a      	movs	r3, #10
 8005a26:	e008      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a28:	2308      	movs	r3, #8
 8005a2a:	e006      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a2c:	2306      	movs	r3, #6
 8005a2e:	e004      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a30:	2304      	movs	r3, #4
 8005a32:	e002      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e000      	b.n	8005a3a <UART_SetConfig+0xdea>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a40:	005a      	lsls	r2, r3, #1
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	085b      	lsrs	r3, r3, #1
 8005a48:	441a      	add	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	61fb      	str	r3, [r7, #28]
        break;
 8005a56:	e063      	b.n	8005b20 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d04f      	beq.n	8005b00 <UART_SetConfig+0xeb0>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d048      	beq.n	8005afa <UART_SetConfig+0xeaa>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d041      	beq.n	8005af4 <UART_SetConfig+0xea4>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a74:	2b03      	cmp	r3, #3
 8005a76:	d03a      	beq.n	8005aee <UART_SetConfig+0xe9e>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d033      	beq.n	8005ae8 <UART_SetConfig+0xe98>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a84:	2b05      	cmp	r3, #5
 8005a86:	d02c      	beq.n	8005ae2 <UART_SetConfig+0xe92>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	2b06      	cmp	r3, #6
 8005a8e:	d025      	beq.n	8005adc <UART_SetConfig+0xe8c>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	2b07      	cmp	r3, #7
 8005a96:	d01e      	beq.n	8005ad6 <UART_SetConfig+0xe86>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d017      	beq.n	8005ad0 <UART_SetConfig+0xe80>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	2b09      	cmp	r3, #9
 8005aa6:	d010      	beq.n	8005aca <UART_SetConfig+0xe7a>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	2b0a      	cmp	r3, #10
 8005aae:	d009      	beq.n	8005ac4 <UART_SetConfig+0xe74>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab4:	2b0b      	cmp	r3, #11
 8005ab6:	d102      	bne.n	8005abe <UART_SetConfig+0xe6e>
 8005ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005abc:	e022      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005abe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ac2:	e01f      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005ac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ac8:	e01c      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ace:	e019      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005ad0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005ad4:	e016      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ada:	e013      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005adc:	f241 5354 	movw	r3, #5460	; 0x1554
 8005ae0:	e010      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005ae2:	f641 1398 	movw	r3, #6552	; 0x1998
 8005ae6:	e00d      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005ae8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005aec:	e00a      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005aee:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8005af2:	e007      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005af4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005af8:	e004      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005afe:	e001      	b.n	8005b04 <UART_SetConfig+0xeb4>
 8005b00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6852      	ldr	r2, [r2, #4]
 8005b08:	0852      	lsrs	r2, r2, #1
 8005b0a:	441a      	add	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	61fb      	str	r3, [r7, #28]
        break;
 8005b18:	e002      	b.n	8005b20 <UART_SetConfig+0xed0>
      default:
        ret = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	76fb      	strb	r3, [r7, #27]
        break;
 8005b1e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	2b0f      	cmp	r3, #15
 8005b24:	d916      	bls.n	8005b54 <UART_SetConfig+0xf04>
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b2c:	d212      	bcs.n	8005b54 <UART_SetConfig+0xf04>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	f023 030f 	bic.w	r3, r3, #15
 8005b36:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	f003 0307 	and.w	r3, r3, #7
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	89fb      	ldrh	r3, [r7, #14]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	89fa      	ldrh	r2, [r7, #14]
 8005b50:	60da      	str	r2, [r3, #12]
 8005b52:	e20c      	b.n	8005f6e <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	76fb      	strb	r3, [r7, #27]
 8005b58:	e209      	b.n	8005f6e <UART_SetConfig+0x131e>
    }
  }
  else
  {
    switch (clocksource)
 8005b5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	f200 81f4 	bhi.w	8005f4c <UART_SetConfig+0x12fc>
 8005b64:	a201      	add	r2, pc, #4	; (adr r2, 8005b6c <UART_SetConfig+0xf1c>)
 8005b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6a:	bf00      	nop
 8005b6c:	08005bc1 	.word	0x08005bc1
 8005b70:	08005c77 	.word	0x08005c77
 8005b74:	08005d2d 	.word	0x08005d2d
 8005b78:	08005f4d 	.word	0x08005f4d
 8005b7c:	08005dd7 	.word	0x08005dd7
 8005b80:	08005f4d 	.word	0x08005f4d
 8005b84:	08005f4d 	.word	0x08005f4d
 8005b88:	08005f4d 	.word	0x08005f4d
 8005b8c:	08005e8d 	.word	0x08005e8d
 8005b90:	0001e848 	.word	0x0001e848
 8005b94:	01e84800 	.word	0x01e84800
 8005b98:	0003d090 	.word	0x0003d090
 8005b9c:	0007a120 	.word	0x0007a120
 8005ba0:	000f4240 	.word	0x000f4240
 8005ba4:	001e8480 	.word	0x001e8480
 8005ba8:	0028b0aa 	.word	0x0028b0aa
 8005bac:	0030d400 	.word	0x0030d400
 8005bb0:	003d0900 	.word	0x003d0900
 8005bb4:	00516154 	.word	0x00516154
 8005bb8:	007a1200 	.word	0x007a1200
 8005bbc:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bc0:	f7fc fcb2 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 8005bc4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d044      	beq.n	8005c58 <UART_SetConfig+0x1008>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d03e      	beq.n	8005c54 <UART_SetConfig+0x1004>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d038      	beq.n	8005c50 <UART_SetConfig+0x1000>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	d032      	beq.n	8005c4c <UART_SetConfig+0xffc>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	2b04      	cmp	r3, #4
 8005bec:	d02c      	beq.n	8005c48 <UART_SetConfig+0xff8>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	2b05      	cmp	r3, #5
 8005bf4:	d026      	beq.n	8005c44 <UART_SetConfig+0xff4>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfa:	2b06      	cmp	r3, #6
 8005bfc:	d020      	beq.n	8005c40 <UART_SetConfig+0xff0>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c02:	2b07      	cmp	r3, #7
 8005c04:	d01a      	beq.n	8005c3c <UART_SetConfig+0xfec>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0a:	2b08      	cmp	r3, #8
 8005c0c:	d014      	beq.n	8005c38 <UART_SetConfig+0xfe8>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c12:	2b09      	cmp	r3, #9
 8005c14:	d00e      	beq.n	8005c34 <UART_SetConfig+0xfe4>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1a:	2b0a      	cmp	r3, #10
 8005c1c:	d008      	beq.n	8005c30 <UART_SetConfig+0xfe0>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c22:	2b0b      	cmp	r3, #11
 8005c24:	d102      	bne.n	8005c2c <UART_SetConfig+0xfdc>
 8005c26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c2a:	e016      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e014      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c30:	2380      	movs	r3, #128	; 0x80
 8005c32:	e012      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c34:	2340      	movs	r3, #64	; 0x40
 8005c36:	e010      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c38:	2320      	movs	r3, #32
 8005c3a:	e00e      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c3c:	2310      	movs	r3, #16
 8005c3e:	e00c      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c40:	230c      	movs	r3, #12
 8005c42:	e00a      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c44:	230a      	movs	r3, #10
 8005c46:	e008      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c48:	2308      	movs	r3, #8
 8005c4a:	e006      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c4c:	2306      	movs	r3, #6
 8005c4e:	e004      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c50:	2304      	movs	r3, #4
 8005c52:	e002      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c54:	2302      	movs	r3, #2
 8005c56:	e000      	b.n	8005c5a <UART_SetConfig+0x100a>
 8005c58:	2301      	movs	r3, #1
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	085b      	lsrs	r3, r3, #1
 8005c66:	441a      	add	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	61fb      	str	r3, [r7, #28]
        break;
 8005c74:	e16d      	b.n	8005f52 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c76:	f7fc fc6d 	bl	8002554 <HAL_RCC_GetPCLK2Freq>
 8005c7a:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d044      	beq.n	8005d0e <UART_SetConfig+0x10be>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d03e      	beq.n	8005d0a <UART_SetConfig+0x10ba>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d038      	beq.n	8005d06 <UART_SetConfig+0x10b6>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c98:	2b03      	cmp	r3, #3
 8005c9a:	d032      	beq.n	8005d02 <UART_SetConfig+0x10b2>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d02c      	beq.n	8005cfe <UART_SetConfig+0x10ae>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	2b05      	cmp	r3, #5
 8005caa:	d026      	beq.n	8005cfa <UART_SetConfig+0x10aa>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	2b06      	cmp	r3, #6
 8005cb2:	d020      	beq.n	8005cf6 <UART_SetConfig+0x10a6>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb8:	2b07      	cmp	r3, #7
 8005cba:	d01a      	beq.n	8005cf2 <UART_SetConfig+0x10a2>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc0:	2b08      	cmp	r3, #8
 8005cc2:	d014      	beq.n	8005cee <UART_SetConfig+0x109e>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc8:	2b09      	cmp	r3, #9
 8005cca:	d00e      	beq.n	8005cea <UART_SetConfig+0x109a>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd0:	2b0a      	cmp	r3, #10
 8005cd2:	d008      	beq.n	8005ce6 <UART_SetConfig+0x1096>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd8:	2b0b      	cmp	r3, #11
 8005cda:	d102      	bne.n	8005ce2 <UART_SetConfig+0x1092>
 8005cdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ce0:	e016      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e014      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005ce6:	2380      	movs	r3, #128	; 0x80
 8005ce8:	e012      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005cea:	2340      	movs	r3, #64	; 0x40
 8005cec:	e010      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005cee:	2320      	movs	r3, #32
 8005cf0:	e00e      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005cf2:	2310      	movs	r3, #16
 8005cf4:	e00c      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005cf6:	230c      	movs	r3, #12
 8005cf8:	e00a      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005cfa:	230a      	movs	r3, #10
 8005cfc:	e008      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005cfe:	2308      	movs	r3, #8
 8005d00:	e006      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005d02:	2306      	movs	r3, #6
 8005d04:	e004      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005d06:	2304      	movs	r3, #4
 8005d08:	e002      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	e000      	b.n	8005d10 <UART_SetConfig+0x10c0>
 8005d0e:	2301      	movs	r3, #1
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	085b      	lsrs	r3, r3, #1
 8005d1c:	441a      	add	r2, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	61fb      	str	r3, [r7, #28]
        break;
 8005d2a:	e112      	b.n	8005f52 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d044      	beq.n	8005dbe <UART_SetConfig+0x116e>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d03e      	beq.n	8005dba <UART_SetConfig+0x116a>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d038      	beq.n	8005db6 <UART_SetConfig+0x1166>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d48:	2b03      	cmp	r3, #3
 8005d4a:	d032      	beq.n	8005db2 <UART_SetConfig+0x1162>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	2b04      	cmp	r3, #4
 8005d52:	d02c      	beq.n	8005dae <UART_SetConfig+0x115e>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d58:	2b05      	cmp	r3, #5
 8005d5a:	d026      	beq.n	8005daa <UART_SetConfig+0x115a>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d60:	2b06      	cmp	r3, #6
 8005d62:	d020      	beq.n	8005da6 <UART_SetConfig+0x1156>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d68:	2b07      	cmp	r3, #7
 8005d6a:	d01a      	beq.n	8005da2 <UART_SetConfig+0x1152>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d014      	beq.n	8005d9e <UART_SetConfig+0x114e>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d78:	2b09      	cmp	r3, #9
 8005d7a:	d00e      	beq.n	8005d9a <UART_SetConfig+0x114a>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d80:	2b0a      	cmp	r3, #10
 8005d82:	d008      	beq.n	8005d96 <UART_SetConfig+0x1146>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d88:	2b0b      	cmp	r3, #11
 8005d8a:	d102      	bne.n	8005d92 <UART_SetConfig+0x1142>
 8005d8c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005d90:	e016      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005d92:	4b81      	ldr	r3, [pc, #516]	; (8005f98 <UART_SetConfig+0x1348>)
 8005d94:	e014      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005d96:	4b81      	ldr	r3, [pc, #516]	; (8005f9c <UART_SetConfig+0x134c>)
 8005d98:	e012      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005d9a:	4b81      	ldr	r3, [pc, #516]	; (8005fa0 <UART_SetConfig+0x1350>)
 8005d9c:	e010      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005d9e:	4b81      	ldr	r3, [pc, #516]	; (8005fa4 <UART_SetConfig+0x1354>)
 8005da0:	e00e      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005da2:	4b81      	ldr	r3, [pc, #516]	; (8005fa8 <UART_SetConfig+0x1358>)
 8005da4:	e00c      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005da6:	4b81      	ldr	r3, [pc, #516]	; (8005fac <UART_SetConfig+0x135c>)
 8005da8:	e00a      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005daa:	4b81      	ldr	r3, [pc, #516]	; (8005fb0 <UART_SetConfig+0x1360>)
 8005dac:	e008      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005dae:	4b81      	ldr	r3, [pc, #516]	; (8005fb4 <UART_SetConfig+0x1364>)
 8005db0:	e006      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005db2:	4b81      	ldr	r3, [pc, #516]	; (8005fb8 <UART_SetConfig+0x1368>)
 8005db4:	e004      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005db6:	4b81      	ldr	r3, [pc, #516]	; (8005fbc <UART_SetConfig+0x136c>)
 8005db8:	e002      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005dba:	4b81      	ldr	r3, [pc, #516]	; (8005fc0 <UART_SetConfig+0x1370>)
 8005dbc:	e000      	b.n	8005dc0 <UART_SetConfig+0x1170>
 8005dbe:	4b76      	ldr	r3, [pc, #472]	; (8005f98 <UART_SetConfig+0x1348>)
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6852      	ldr	r2, [r2, #4]
 8005dc4:	0852      	lsrs	r2, r2, #1
 8005dc6:	441a      	add	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	61fb      	str	r3, [r7, #28]
        break;
 8005dd4:	e0bd      	b.n	8005f52 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dd6:	f7fc fb39 	bl	800244c <HAL_RCC_GetSysClockFreq>
 8005dda:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d044      	beq.n	8005e6e <UART_SetConfig+0x121e>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d03e      	beq.n	8005e6a <UART_SetConfig+0x121a>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d038      	beq.n	8005e66 <UART_SetConfig+0x1216>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df8:	2b03      	cmp	r3, #3
 8005dfa:	d032      	beq.n	8005e62 <UART_SetConfig+0x1212>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e00:	2b04      	cmp	r3, #4
 8005e02:	d02c      	beq.n	8005e5e <UART_SetConfig+0x120e>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e08:	2b05      	cmp	r3, #5
 8005e0a:	d026      	beq.n	8005e5a <UART_SetConfig+0x120a>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e10:	2b06      	cmp	r3, #6
 8005e12:	d020      	beq.n	8005e56 <UART_SetConfig+0x1206>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e18:	2b07      	cmp	r3, #7
 8005e1a:	d01a      	beq.n	8005e52 <UART_SetConfig+0x1202>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d014      	beq.n	8005e4e <UART_SetConfig+0x11fe>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e28:	2b09      	cmp	r3, #9
 8005e2a:	d00e      	beq.n	8005e4a <UART_SetConfig+0x11fa>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e30:	2b0a      	cmp	r3, #10
 8005e32:	d008      	beq.n	8005e46 <UART_SetConfig+0x11f6>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e38:	2b0b      	cmp	r3, #11
 8005e3a:	d102      	bne.n	8005e42 <UART_SetConfig+0x11f2>
 8005e3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e40:	e016      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e42:	2301      	movs	r3, #1
 8005e44:	e014      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e46:	2380      	movs	r3, #128	; 0x80
 8005e48:	e012      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e4a:	2340      	movs	r3, #64	; 0x40
 8005e4c:	e010      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e4e:	2320      	movs	r3, #32
 8005e50:	e00e      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e52:	2310      	movs	r3, #16
 8005e54:	e00c      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e56:	230c      	movs	r3, #12
 8005e58:	e00a      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e5a:	230a      	movs	r3, #10
 8005e5c:	e008      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e5e:	2308      	movs	r3, #8
 8005e60:	e006      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e62:	2306      	movs	r3, #6
 8005e64:	e004      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e66:	2304      	movs	r3, #4
 8005e68:	e002      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e6a:	2302      	movs	r3, #2
 8005e6c:	e000      	b.n	8005e70 <UART_SetConfig+0x1220>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	085b      	lsrs	r3, r3, #1
 8005e7c:	441a      	add	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	61fb      	str	r3, [r7, #28]
        break;
 8005e8a:	e062      	b.n	8005f52 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d04e      	beq.n	8005f32 <UART_SetConfig+0x12e2>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d047      	beq.n	8005f2c <UART_SetConfig+0x12dc>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d040      	beq.n	8005f26 <UART_SetConfig+0x12d6>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea8:	2b03      	cmp	r3, #3
 8005eaa:	d039      	beq.n	8005f20 <UART_SetConfig+0x12d0>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb0:	2b04      	cmp	r3, #4
 8005eb2:	d032      	beq.n	8005f1a <UART_SetConfig+0x12ca>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb8:	2b05      	cmp	r3, #5
 8005eba:	d02b      	beq.n	8005f14 <UART_SetConfig+0x12c4>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec0:	2b06      	cmp	r3, #6
 8005ec2:	d024      	beq.n	8005f0e <UART_SetConfig+0x12be>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	2b07      	cmp	r3, #7
 8005eca:	d01d      	beq.n	8005f08 <UART_SetConfig+0x12b8>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d016      	beq.n	8005f02 <UART_SetConfig+0x12b2>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed8:	2b09      	cmp	r3, #9
 8005eda:	d00f      	beq.n	8005efc <UART_SetConfig+0x12ac>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	2b0a      	cmp	r3, #10
 8005ee2:	d008      	beq.n	8005ef6 <UART_SetConfig+0x12a6>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	2b0b      	cmp	r3, #11
 8005eea:	d101      	bne.n	8005ef0 <UART_SetConfig+0x12a0>
 8005eec:	2380      	movs	r3, #128	; 0x80
 8005eee:	e022      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005ef0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ef4:	e01f      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005ef6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005efa:	e01c      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005efc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f00:	e019      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f06:	e016      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f0c:	e013      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f0e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8005f12:	e010      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f14:	f640 43cc 	movw	r3, #3276	; 0xccc
 8005f18:	e00d      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f1e:	e00a      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f20:	f241 5355 	movw	r3, #5461	; 0x1555
 8005f24:	e007      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f2a:	e004      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f30:	e001      	b.n	8005f36 <UART_SetConfig+0x12e6>
 8005f32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	6852      	ldr	r2, [r2, #4]
 8005f3a:	0852      	lsrs	r2, r2, #1
 8005f3c:	441a      	add	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	61fb      	str	r3, [r7, #28]
        break;
 8005f4a:	e002      	b.n	8005f52 <UART_SetConfig+0x1302>
      default:
        ret = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	76fb      	strb	r3, [r7, #27]
        break;
 8005f50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	2b0f      	cmp	r3, #15
 8005f56:	d908      	bls.n	8005f6a <UART_SetConfig+0x131a>
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f5e:	d204      	bcs.n	8005f6a <UART_SetConfig+0x131a>
    {
      huart->Instance->BRR = usartdiv;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	69fa      	ldr	r2, [r7, #28]
 8005f66:	60da      	str	r2, [r3, #12]
 8005f68:	e001      	b.n	8005f6e <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005f8a:	7efb      	ldrb	r3, [r7, #27]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3728      	adds	r7, #40	; 0x28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005f96:	bf00      	nop
 8005f98:	00f42400 	.word	0x00f42400
 8005f9c:	0001e848 	.word	0x0001e848
 8005fa0:	0003d090 	.word	0x0003d090
 8005fa4:	0007a120 	.word	0x0007a120
 8005fa8:	000f4240 	.word	0x000f4240
 8005fac:	00145855 	.word	0x00145855
 8005fb0:	00186a00 	.word	0x00186a00
 8005fb4:	001e8480 	.word	0x001e8480
 8005fb8:	0028b0aa 	.word	0x0028b0aa
 8005fbc:	003d0900 	.word	0x003d0900
 8005fc0:	007a1200 	.word	0x007a1200

08005fc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00a      	beq.n	8005fee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00a      	beq.n	8006010 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	430a      	orrs	r2, r1
 800600e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00a      	beq.n	8006032 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006036:	f003 0308 	and.w	r3, r3, #8
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00a      	beq.n	8006054 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006058:	f003 0310 	and.w	r3, r3, #16
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00a      	beq.n	8006076 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607a:	f003 0320 	and.w	r3, r3, #32
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	430a      	orrs	r2, r1
 8006096:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d01a      	beq.n	80060da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060c2:	d10a      	bne.n	80060da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	430a      	orrs	r2, r1
 80060d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00a      	beq.n	80060fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	605a      	str	r2, [r3, #4]
  }
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b086      	sub	sp, #24
 800610c:	af02      	add	r7, sp, #8
 800610e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006118:	f7fb f96c 	bl	80013f4 <HAL_GetTick>
 800611c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0308 	and.w	r3, r3, #8
 8006128:	2b08      	cmp	r3, #8
 800612a:	d10e      	bne.n	800614a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800612c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f82c 	bl	8006198 <UART_WaitOnFlagUntilTimeout>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e022      	b.n	8006190 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0304 	and.w	r3, r3, #4
 8006154:	2b04      	cmp	r3, #4
 8006156:	d10e      	bne.n	8006176 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006158:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800615c:	9300      	str	r3, [sp, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f816 	bl	8006198 <UART_WaitOnFlagUntilTimeout>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e00c      	b.n	8006190 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2220      	movs	r2, #32
 800617a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2220      	movs	r2, #32
 8006182:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	603b      	str	r3, [r7, #0]
 80061a4:	4613      	mov	r3, r2
 80061a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a8:	e02c      	b.n	8006204 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b0:	d028      	beq.n	8006204 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b2:	f7fb f91f 	bl	80013f4 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d302      	bcc.n	80061c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d11d      	bne.n	8006204 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061d6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2220      	movs	r2, #32
 80061ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2220      	movs	r2, #32
 80061f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e00f      	b.n	8006224 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	69da      	ldr	r2, [r3, #28]
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	4013      	ands	r3, r2
 800620e:	68ba      	ldr	r2, [r7, #8]
 8006210:	429a      	cmp	r2, r3
 8006212:	bf0c      	ite	eq
 8006214:	2301      	moveq	r3, #1
 8006216:	2300      	movne	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	461a      	mov	r2, r3
 800621c:	79fb      	ldrb	r3, [r7, #7]
 800621e:	429a      	cmp	r2, r3
 8006220:	d0c3      	beq.n	80061aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006242:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	6812      	ldr	r2, [r2, #0]
 800624e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006252:	f023 0301 	bic.w	r3, r3, #1
 8006256:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2220      	movs	r2, #32
 800625c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b084      	sub	sp, #16
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f7fe fcd3 	bl	8004c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006296:	bf00      	nop
 8006298:	3710      	adds	r7, #16
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b082      	sub	sp, #8
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062b4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2220      	movs	r2, #32
 80062ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f7fe fcaf 	bl	8004c28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062ca:	bf00      	nop
 80062cc:	3708      	adds	r7, #8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b083      	sub	sp, #12
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b083      	sub	sp, #12
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b083      	sub	sp, #12
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006302:	bf00      	nop
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800630e:	b480      	push	{r7}
 8006310:	b085      	sub	sp, #20
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_UARTEx_DisableFifoMode+0x16>
 8006320:	2302      	movs	r3, #2
 8006322:	e027      	b.n	8006374 <HAL_UARTEx_DisableFifoMode+0x66>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2224      	movs	r2, #36	; 0x24
 8006330:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f022 0201 	bic.w	r2, r2, #1
 800634a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006352:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2220      	movs	r2, #32
 8006366:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006390:	2b01      	cmp	r3, #1
 8006392:	d101      	bne.n	8006398 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006394:	2302      	movs	r3, #2
 8006396:	e02d      	b.n	80063f4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2224      	movs	r2, #36	; 0x24
 80063a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 0201 	bic.w	r2, r2, #1
 80063be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	430a      	orrs	r2, r1
 80063d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f84f 	bl	8006478 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2220      	movs	r2, #32
 80063e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800640c:	2b01      	cmp	r3, #1
 800640e:	d101      	bne.n	8006414 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006410:	2302      	movs	r3, #2
 8006412:	e02d      	b.n	8006470 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2224      	movs	r2, #36	; 0x24
 8006420:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 0201 	bic.w	r2, r2, #1
 800643a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	683a      	ldr	r2, [r7, #0]
 800644c:	430a      	orrs	r2, r1
 800644e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f811 	bl	8006478 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2220      	movs	r2, #32
 8006462:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006478:	b480      	push	{r7}
 800647a:	b089      	sub	sp, #36	; 0x24
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006480:	4a2f      	ldr	r2, [pc, #188]	; (8006540 <UARTEx_SetNbDataToProcess+0xc8>)
 8006482:	f107 0314 	add.w	r3, r7, #20
 8006486:	e892 0003 	ldmia.w	r2, {r0, r1}
 800648a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800648e:	4a2d      	ldr	r2, [pc, #180]	; (8006544 <UARTEx_SetNbDataToProcess+0xcc>)
 8006490:	f107 030c 	add.w	r3, r7, #12
 8006494:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006498:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d108      	bne.n	80064b6 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064b4:	e03d      	b.n	8006532 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064b6:	2308      	movs	r3, #8
 80064b8:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064ba:	2308      	movs	r3, #8
 80064bc:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	0e5b      	lsrs	r3, r3, #25
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	f003 0307 	and.w	r3, r3, #7
 80064cc:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	0f5b      	lsrs	r3, r3, #29
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	f003 0307 	and.w	r3, r3, #7
 80064dc:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80064de:	7fbb      	ldrb	r3, [r7, #30]
 80064e0:	7f3a      	ldrb	r2, [r7, #28]
 80064e2:	f107 0120 	add.w	r1, r7, #32
 80064e6:	440a      	add	r2, r1
 80064e8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80064ec:	fb02 f303 	mul.w	r3, r2, r3
 80064f0:	7f3a      	ldrb	r2, [r7, #28]
 80064f2:	f107 0120 	add.w	r1, r7, #32
 80064f6:	440a      	add	r2, r1
 80064f8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80064fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006500:	b29a      	uxth	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006508:	7ffb      	ldrb	r3, [r7, #31]
 800650a:	7f7a      	ldrb	r2, [r7, #29]
 800650c:	f107 0120 	add.w	r1, r7, #32
 8006510:	440a      	add	r2, r1
 8006512:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006516:	fb02 f303 	mul.w	r3, r2, r3
 800651a:	7f7a      	ldrb	r2, [r7, #29]
 800651c:	f107 0120 	add.w	r1, r7, #32
 8006520:	440a      	add	r2, r1
 8006522:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006526:	fb93 f3f2 	sdiv	r3, r3, r2
 800652a:	b29a      	uxth	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006532:	bf00      	nop
 8006534:	3724      	adds	r7, #36	; 0x24
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	080065b8 	.word	0x080065b8
 8006544:	080065c0 	.word	0x080065c0

08006548 <__libc_init_array>:
 8006548:	b570      	push	{r4, r5, r6, lr}
 800654a:	4e0d      	ldr	r6, [pc, #52]	; (8006580 <__libc_init_array+0x38>)
 800654c:	4c0d      	ldr	r4, [pc, #52]	; (8006584 <__libc_init_array+0x3c>)
 800654e:	1ba4      	subs	r4, r4, r6
 8006550:	10a4      	asrs	r4, r4, #2
 8006552:	2500      	movs	r5, #0
 8006554:	42a5      	cmp	r5, r4
 8006556:	d109      	bne.n	800656c <__libc_init_array+0x24>
 8006558:	4e0b      	ldr	r6, [pc, #44]	; (8006588 <__libc_init_array+0x40>)
 800655a:	4c0c      	ldr	r4, [pc, #48]	; (800658c <__libc_init_array+0x44>)
 800655c:	f000 f820 	bl	80065a0 <_init>
 8006560:	1ba4      	subs	r4, r4, r6
 8006562:	10a4      	asrs	r4, r4, #2
 8006564:	2500      	movs	r5, #0
 8006566:	42a5      	cmp	r5, r4
 8006568:	d105      	bne.n	8006576 <__libc_init_array+0x2e>
 800656a:	bd70      	pop	{r4, r5, r6, pc}
 800656c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006570:	4798      	blx	r3
 8006572:	3501      	adds	r5, #1
 8006574:	e7ee      	b.n	8006554 <__libc_init_array+0xc>
 8006576:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800657a:	4798      	blx	r3
 800657c:	3501      	adds	r5, #1
 800657e:	e7f2      	b.n	8006566 <__libc_init_array+0x1e>
 8006580:	080065e8 	.word	0x080065e8
 8006584:	080065e8 	.word	0x080065e8
 8006588:	080065e8 	.word	0x080065e8
 800658c:	080065ec 	.word	0x080065ec

08006590 <memset>:
 8006590:	4402      	add	r2, r0
 8006592:	4603      	mov	r3, r0
 8006594:	4293      	cmp	r3, r2
 8006596:	d100      	bne.n	800659a <memset+0xa>
 8006598:	4770      	bx	lr
 800659a:	f803 1b01 	strb.w	r1, [r3], #1
 800659e:	e7f9      	b.n	8006594 <memset+0x4>

080065a0 <_init>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	bf00      	nop
 80065a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a6:	bc08      	pop	{r3}
 80065a8:	469e      	mov	lr, r3
 80065aa:	4770      	bx	lr

080065ac <_fini>:
 80065ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ae:	bf00      	nop
 80065b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b2:	bc08      	pop	{r3}
 80065b4:	469e      	mov	lr, r3
 80065b6:	4770      	bx	lr
