// Seed: 3150623729
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4
);
  logic [7:0][1] id_6 = 1;
  module_0(
      id_6, id_6
  );
endmodule
module module_2;
  wire id_2;
  reg id_3, id_4;
  id_5 :
  assert property (@(posedge 1) 1'b0);
  module_0(
      id_2, id_2
  );
  wire id_6, id_7;
  always #1 id_3 <= id_5;
  assign id_2 = id_6;
endmodule
