<stg><name>B_IO_L2_in_boundary_x0</name>


<trans_list>

<trans id="352" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
<literal name="arb_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
<literal name="arb_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1730" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i565" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1732" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1731" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_20" val="0"/>
</and_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="icmp_ln890_1731" val="1"/>
</and_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="icmp_ln890_1732" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1738" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1738" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="12" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1729" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i565" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="14" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1737" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1737" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1726" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1727" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1727" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1728" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1728" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_27"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_28"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_29"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_33"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:8 %data_split_V_7_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:9 %data_split_V_7_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_35"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:10 %data_split_V_7_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_36"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:11 %data_split_V_7_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_37"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:12 %data_split_V_7_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_38"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:13 %data_split_V_7_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_39"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:14 %data_split_V_7_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_40"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:15 %data_split_V_7_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_41"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_7_x096, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_7_x016, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_7_x096, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_7_x016, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="64">
<![CDATA[
:20 %local_B_ping_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="64">
<![CDATA[
:21 %local_B_pong_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:22 %br_ln2789 = br void

]]></Node>
<StgValue><ssdm name="br_ln2789"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 0, void, i3 %add_ln691, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln2789 = br i1 %icmp_ln890, void %.split54, void %.preheader67.preheader

]]></Node>
<StgValue><ssdm name="br_ln2789"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split54:0 %specloopname_ln2789 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2330

]]></Node>
<StgValue><ssdm name="specloopname_ln2789"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split54:1 %br_ln2790 = br void

]]></Node>
<StgValue><ssdm name="br_ln2790"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:0 %data_split_V_7_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_42"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:1 %data_split_V_7_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_43"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:2 %data_split_V_7_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_44"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:3 %data_split_V_7_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_45"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:4 %data_split_V_7_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_46"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:5 %data_split_V_7_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_47"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:6 %data_split_V_7_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_48"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
.preheader67.preheader:7 %data_split_V_7_032 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_032"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader:8 %br_ln890 = br void %.preheader67

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 0, void %.split54, i3 %add_ln691_1997, void

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_19 = phi i1 %intra_trans_en, void %.split54, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en_19"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691_1997 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1997"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890_1725 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_1725"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln2790 = br i1 %icmp_ln890_1725, void %.split52, void

]]></Node>
<StgValue><ssdm name="br_ln2790"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:0 %specloopname_ln2790 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2429

]]></Node>
<StgValue><ssdm name="specloopname_ln2790"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split52:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split52:2 %add_i_i579_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i579_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split52:3 %cmp_i_i565 = icmp_ult  i6 %add_i_i579_cast, i6 7

]]></Node>
<StgValue><ssdm name="cmp_i_i565"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.split52:4 %br_ln2791 = br void

]]></Node>
<StgValue><ssdm name="br_ln2791"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1725" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %intra_trans_en_20 = phi i1 %intra_trans_en_19, void %.split52, i1 1, void %.loopexit949

]]></Node>
<StgValue><ssdm name="intra_trans_en_20"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %arb_18 = phi i1 0, void %.split52, i1 %arb, void %.loopexit949

]]></Node>
<StgValue><ssdm name="arb_18"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i8 0, void %.split52, i8 %c2_V_180, void %.loopexit949

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %c2_V_180 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_180"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln2791 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln2791"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln2791 = br i1 %icmp_ln2791, void %.split49, void

]]></Node>
<StgValue><ssdm name="br_ln2791"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln2791 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2428

]]></Node>
<StgValue><ssdm name="specloopname_ln2791"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:1 %br_ln2795 = br i1 %arb_18, void, void

]]></Node>
<StgValue><ssdm name="br_ln2795"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
<literal name="arb_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln2799 = br i1 %cmp_i_i565, void %.preheader4.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2799"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
<literal name="arb_18" val="0"/>
<literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln890 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
<literal name="arb_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln2855 = br i1 %cmp_i_i565, void %.preheader1.preheader, void %.loopexit882

]]></Node>
<StgValue><ssdm name="br_ln2855"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="0"/>
<literal name="arb_18" val="1"/>
<literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln890 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader4:0 %c4_V_60 = phi i2 %add_ln691_2001, void %.split37, i2 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="c4_V_60"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:1 %add_ln691_2001 = add i2 %c4_V_60, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2001"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="2">
<![CDATA[
.preheader4:2 %zext_ln890_70 = zext i2 %c4_V_60

]]></Node>
<StgValue><ssdm name="zext_ln890_70"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:3 %icmp_ln890_1730 = icmp_eq  i2 %c4_V_60, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1730"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln2803 = br i1 %icmp_ln890_1730, void %.split37, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2803"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:0 %specloopname_ln2803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_345

]]></Node>
<StgValue><ssdm name="specloopname_ln2803"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split37:1 %tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_7_x016

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:2 %local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_70

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0_addr"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split37:3 %store_ln2811 = store i256 %tmp, i1 %local_B_pong_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln2811"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split37:4 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1730" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1730" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln2821 = br i1 %intra_trans_en_20, void %.loopexit949, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln2821"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1730" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i565" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln890 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:0 %c5_V_158 = phi i2 %add_ln691_2006, void, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="c5_V_158"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:1 %add_ln691_2006 = add i2 %c5_V_158, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2006"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="2">
<![CDATA[
.preheader2:2 %zext_ln890_72 = zext i2 %c5_V_158

]]></Node>
<StgValue><ssdm name="zext_ln890_72"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3 %icmp_ln890_1732 = icmp_eq  i2 %c5_V_158, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1732"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln2822 = br i1 %icmp_ln890_1732, void %.split47, void %.loopexit949.loopexit33

]]></Node>
<StgValue><ssdm name="br_ln2822"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:1 %local_B_ping_V_0_addr_4 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_72

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="1">
<![CDATA[
.split47:2 %in_data_V_140 = load i1 %local_B_ping_V_0_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_140"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1732" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
.loopexit949.loopexit33:0 %br_ln0 = br void %.loopexit949

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V_157 = phi i2 %add_ln691_2005, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_157"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln691_2005 = add i2 %c5_V_157, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2005"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="2">
<![CDATA[
.preheader:2 %zext_ln890_71 = zext i2 %c5_V_157

]]></Node>
<StgValue><ssdm name="zext_ln890_71"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3 %icmp_ln890_1731 = icmp_eq  i2 %c5_V_157, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1731"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln2878 = br i1 %icmp_ln890_1731, void %.split35, void %.loopexit949.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2878"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split35:1 %local_B_pong_V_0_addr_2 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_71

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1731" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="1">
<![CDATA[
.split35:2 %in_data_V_139 = load i1 %local_B_pong_V_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_139"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1731" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.loopexit949.loopexit:0 %br_ln0 = br void %.loopexit949

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_20" val="0"/>
</and_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="icmp_ln890_1731" val="1"/>
</and_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="icmp_ln890_1732" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit949:0 %arb = xor i1 %arb_18, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_20" val="0"/>
</and_exp><and_exp><literal name="arb_18" val="1"/>
<literal name="icmp_ln890_1731" val="1"/>
</and_exp><and_exp><literal name="arb_18" val="0"/>
<literal name="icmp_ln890_1732" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.loopexit949:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln2822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_344

]]></Node>
<StgValue><ssdm name="specloopname_ln2822"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="1">
<![CDATA[
.split47:2 %in_data_V_140 = load i1 %local_B_ping_V_0_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_140"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.split47:3 %br_ln2823 = br void

]]></Node>
<StgValue><ssdm name="br_ln2823"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_162 = phi i6 0, void %.split47, i6 %add_ln691_2008, void

]]></Node>
<StgValue><ssdm name="c6_V_162"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_2008 = add i6 %c6_V_162, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_2008"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1734 = icmp_eq  i6 %c6_V_162, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1734"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2823 = br i1 %icmp_ln890_1734, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln2823"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln2823 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2420

]]></Node>
<StgValue><ssdm name="specloopname_ln2823"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split45:1 %br_ln2825 = br void

]]></Node>
<StgValue><ssdm name="br_ln2825"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_100 = phi i4 0, void %.split45, i4 %add_ln691_2010, void

]]></Node>
<StgValue><ssdm name="c7_V_100"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_2010 = add i4 %c7_V_100, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2010"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1736 = icmp_eq  i4 %c7_V_100, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1736"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2825 = br i1 %icmp_ln890_1736, void %.split43, void

]]></Node>
<StgValue><ssdm name="br_ln2825"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln2825 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2415

]]></Node>
<StgValue><ssdm name="specloopname_ln2825"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="4">
<![CDATA[
.split43:1 %empty = trunc i4 %c7_V_100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.split43:2 %br_ln2827 = br void

]]></Node>
<StgValue><ssdm name="br_ln2827"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1736" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_36 = phi i5 0, void %.split43, i5 %add_ln691_2013, void

]]></Node>
<StgValue><ssdm name="c8_V_36"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2013 = add i5 %c8_V_36, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2013"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1738 = icmp_eq  i5 %c8_V_36, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1738"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2827 = br i1 %icmp_ln890_1738, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln2827"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln2827 = specloopname void @_ssdm_op_SpecLoopName, void @empty_658

]]></Node>
<StgValue><ssdm name="specloopname_ln2827"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.split41:1 %br_ln2834 = br void

]]></Node>
<StgValue><ssdm name="br_ln2834"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1738" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_100 = phi i4 0, void %.split41, i4 %add_ln691_2014, void %.split3917

]]></Node>
<StgValue><ssdm name="n_V_100"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i256 %in_data_V_140, void %.split41, i256 %zext_ln1497_100, void %.split3917

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_2014 = add i4 %n_V_100, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2014"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878_103 = icmp_eq  i4 %n_V_100, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_103"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln2834 = br i1 %icmp_ln878_103, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln2834"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2531

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="256">
<![CDATA[
.split39:1 %data_split_V_0 = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="4">
<![CDATA[
.split39:2 %trunc_ln2835 = trunc i4 %n_V_100

]]></Node>
<StgValue><ssdm name="trunc_ln2835"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split39:3 %switch_ln2835 = switch i3 %trunc_ln2835, void %branch7, i3 0, void %.split39..split3917_crit_edge, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln2835"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_32

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_31

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_30

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_29

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_28

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_27

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39..split3917_crit_edge:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.split39..split3917_crit_edge:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_33

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
<literal name="trunc_ln2835" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln2835 = br void %.split3917

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3917:0 %r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="256" op_0_bw="224">
<![CDATA[
.split3917:1 %zext_ln1497_100 = zext i224 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_100"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split3917:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7_load = load i32 %data_split_V_7

]]></Node>
<StgValue><ssdm name="data_split_V_7_load"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_27_load = load i32 %data_split_V_7_27

]]></Node>
<StgValue><ssdm name="data_split_V_7_27_load"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_28_load = load i32 %data_split_V_7_28

]]></Node>
<StgValue><ssdm name="data_split_V_7_28_load"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_29_load = load i32 %data_split_V_7_29

]]></Node>
<StgValue><ssdm name="data_split_V_7_29_load"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_30_load = load i32 %data_split_V_7_30

]]></Node>
<StgValue><ssdm name="data_split_V_7_30_load"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_31_load = load i32 %data_split_V_7_31

]]></Node>
<StgValue><ssdm name="data_split_V_7_31_load"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_32_load = load i32 %data_split_V_7_32

]]></Node>
<StgValue><ssdm name="data_split_V_7_32_load"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_33_load = load i32 %data_split_V_7_33

]]></Node>
<StgValue><ssdm name="data_split_V_7_33_load"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8 %u = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_load, i32 %data_split_V_7_27_load, i32 %data_split_V_7_28_load, i32 %data_split_V_7_29_load, i32 %data_split_V_7_30_load, i32 %data_split_V_7_31_load, i32 %data_split_V_7_32_load, i32 %data_split_V_7_33_load, i3 %empty

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x096, i32 %u

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0 %c4_V = phi i2 %add_ln691_2000, void %.split25, i2 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1 %add_ln691_2000 = add i2 %c4_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2000"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="2">
<![CDATA[
.preheader1:2 %zext_ln890_69 = zext i2 %c4_V

]]></Node>
<StgValue><ssdm name="zext_ln890_69"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3 %icmp_ln890_1729 = icmp_eq  i2 %c4_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1729"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln2859 = br i1 %icmp_ln890_1729, void %.split25, void %.loopexit882.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2859"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:0 %specloopname_ln2859 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2387

]]></Node>
<StgValue><ssdm name="specloopname_ln2859"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split25:1 %tmp_701 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_7_x016

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split25:2 %local_B_ping_V_0_addr_3 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_69

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split25:3 %store_ln2867 = store i256 %tmp_701, i1 %local_B_ping_V_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln2867"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.split25:4 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i565" val="0"/>
<literal name="icmp_ln890_1729" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.loopexit882.loopexit:0 %br_ln0 = br void %.loopexit882

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1729" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit882:0 %br_ln2877 = br i1 %intra_trans_en_20, void %.loopexit949, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln2877"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_20" val="1"/>
<literal name="icmp_ln890_1729" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i565" val="1"/>
<literal name="intra_trans_en_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln2878 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2515

]]></Node>
<StgValue><ssdm name="specloopname_ln2878"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="1">
<![CDATA[
.split35:2 %in_data_V_139 = load i1 %local_B_pong_V_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_139"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.split35:3 %br_ln2879 = br void

]]></Node>
<StgValue><ssdm name="br_ln2879"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_161 = phi i6 0, void %.split35, i6 %add_ln691_2007, void

]]></Node>
<StgValue><ssdm name="c6_V_161"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_2007 = add i6 %c6_V_161, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_2007"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1733 = icmp_eq  i6 %c6_V_161, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1733"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2879 = br i1 %icmp_ln890_1733, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln2879"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln2879 = specloopname void @_ssdm_op_SpecLoopName, void @empty_447

]]></Node>
<StgValue><ssdm name="specloopname_ln2879"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.split33:1 %br_ln2881 = br void

]]></Node>
<StgValue><ssdm name="br_ln2881"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1733" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_99 = phi i4 0, void %.split33, i4 %add_ln691_2009, void

]]></Node>
<StgValue><ssdm name="c7_V_99"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_2009 = add i4 %c7_V_99, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2009"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1735 = icmp_eq  i4 %c7_V_99, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1735"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2881 = br i1 %icmp_ln890_1735, void %.split31, void

]]></Node>
<StgValue><ssdm name="br_ln2881"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:0 %specloopname_ln2881 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2530

]]></Node>
<StgValue><ssdm name="specloopname_ln2881"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="4">
<![CDATA[
.split31:1 %empty_3654 = trunc i4 %c7_V_99

]]></Node>
<StgValue><ssdm name="empty_3654"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.split31:2 %br_ln2883 = br void

]]></Node>
<StgValue><ssdm name="br_ln2883"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1735" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_35 = phi i5 0, void %.split31, i5 %add_ln691_2011, void

]]></Node>
<StgValue><ssdm name="c8_V_35"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2011 = add i5 %c8_V_35, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2011"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1737 = icmp_eq  i5 %c8_V_35, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1737"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2883 = br i1 %icmp_ln890_1737, void %.split29, void

]]></Node>
<StgValue><ssdm name="br_ln2883"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1737" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:0 %specloopname_ln2883 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2512

]]></Node>
<StgValue><ssdm name="specloopname_ln2883"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1737" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.split29:1 %br_ln2890 = br void

]]></Node>
<StgValue><ssdm name="br_ln2890"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1737" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_99 = phi i4 0, void %.split29, i4 %add_ln691_2012, void %.split2734

]]></Node>
<StgValue><ssdm name="n_V_99"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_135 = phi i256 %in_data_V_139, void %.split29, i256 %zext_ln1497_99, void %.split2734

]]></Node>
<StgValue><ssdm name="p_Val2_135"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_2012 = add i4 %n_V_99, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2012"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878_102 = icmp_eq  i4 %n_V_99, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_102"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln2890 = br i1 %icmp_ln878_102, void %.split27, void

]]></Node>
<StgValue><ssdm name="br_ln2890"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2413

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="256">
<![CDATA[
.split27:1 %data_split_V_0_101 = trunc i256 %p_Val2_135

]]></Node>
<StgValue><ssdm name="data_split_V_0_101"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="4">
<![CDATA[
.split27:2 %trunc_ln2891 = trunc i4 %n_V_99

]]></Node>
<StgValue><ssdm name="trunc_ln2891"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split27:3 %switch_ln2891 = switch i3 %trunc_ln2891, void %branch15, i3 0, void %.split27..split2734_crit_edge, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln2891"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_40

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_39

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_38

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_37

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_36

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_35

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27..split2734_crit_edge:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_34

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.split27..split2734_crit_edge:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0 %store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_41

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
<literal name="trunc_ln2891" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln2891 = br void %.split2734

]]></Node>
<StgValue><ssdm name="br_ln2891"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2734:0 %r_126 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_135, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_126"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="224">
<![CDATA[
.split2734:1 %zext_ln1497_99 = zext i224 %r_126

]]></Node>
<StgValue><ssdm name="zext_ln1497_99"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.split2734:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7_34_load = load i32 %data_split_V_7_34

]]></Node>
<StgValue><ssdm name="data_split_V_7_34_load"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_35_load = load i32 %data_split_V_7_35

]]></Node>
<StgValue><ssdm name="data_split_V_7_35_load"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_36_load = load i32 %data_split_V_7_36

]]></Node>
<StgValue><ssdm name="data_split_V_7_36_load"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_37_load = load i32 %data_split_V_7_37

]]></Node>
<StgValue><ssdm name="data_split_V_7_37_load"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_38_load = load i32 %data_split_V_7_38

]]></Node>
<StgValue><ssdm name="data_split_V_7_38_load"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_39_load = load i32 %data_split_V_7_39

]]></Node>
<StgValue><ssdm name="data_split_V_7_39_load"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_40_load = load i32 %data_split_V_7_40

]]></Node>
<StgValue><ssdm name="data_split_V_7_40_load"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_41_load = load i32 %data_split_V_7_41

]]></Node>
<StgValue><ssdm name="data_split_V_7_41_load"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8 %u_71 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_34_load, i32 %data_split_V_7_35_load, i32 %data_split_V_7_36_load, i32 %data_split_V_7_37_load, i32 %data_split_V_7_38_load, i32 %data_split_V_7_39_load, i32 %data_split_V_7_40_load, i32 %data_split_V_7_41_load, i3 %empty_3654

]]></Node>
<StgValue><ssdm name="u_71"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x096, i32 %u_71

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader67:0 %c5_V = phi i2 %add_ln691_1996, void, i2 0, void %.preheader67.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader67:1 %add_ln691_1996 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1996"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="2">
<![CDATA[
.preheader67:2 %zext_ln890 = zext i2 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader67:3 %icmp_ln890_1724 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1724"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67:5 %br_ln2921 = br i1 %icmp_ln890_1724, void %.split13, void %.loopexit945

]]></Node>
<StgValue><ssdm name="br_ln2921"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:1 %local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="256" op_0_bw="1">
<![CDATA[
.split13:2 %in_data_V = load i1 %local_B_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0">
<![CDATA[
.loopexit945:0 %ret_ln2987 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2987"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln2921 = specloopname void @_ssdm_op_SpecLoopName, void @empty_319

]]></Node>
<StgValue><ssdm name="specloopname_ln2921"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="256" op_0_bw="1">
<![CDATA[
.split13:2 %in_data_V = load i1 %local_B_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.split13:3 %br_ln2922 = br void

]]></Node>
<StgValue><ssdm name="br_ln2922"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 0, void %.split13, i6 %add_ln691_1998, void

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1998 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1998"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1726 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1726"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2922 = br i1 %icmp_ln890_1726, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln2922"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln2922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2325

]]></Node>
<StgValue><ssdm name="specloopname_ln2922"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1726" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.split11:1 %br_ln2924 = br void

]]></Node>
<StgValue><ssdm name="br_ln2924"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1726" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 0, void %.split11, i4 %add_ln691_1999, void

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1999 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1999"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1727 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1727"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2924 = br i1 %icmp_ln890_1727, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln2924"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln2924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2328

]]></Node>
<StgValue><ssdm name="specloopname_ln2924"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="4">
<![CDATA[
.split9:1 %empty_3655 = trunc i4 %c7_V

]]></Node>
<StgValue><ssdm name="empty_3655"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.split9:2 %br_ln2926 = br void

]]></Node>
<StgValue><ssdm name="br_ln2926"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 0, void %.split9, i5 %add_ln691_2002, void

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2002 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2002"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1728 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1728"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln2926 = br i1 %icmp_ln890_1728, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln2926"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln2926 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2410

]]></Node>
<StgValue><ssdm name="specloopname_ln2926"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.split7:1 %br_ln2933 = br void

]]></Node>
<StgValue><ssdm name="br_ln2933"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1728" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i4 0, void %.split7, i4 %add_ln691_2003, void %.split51

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_136 = phi i256 %in_data_V, void %.split7, i256 %zext_ln1497, void %.split51

]]></Node>
<StgValue><ssdm name="p_Val2_136"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_2003 = add i4 %n_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2003"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i4 %n_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln2933 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln2933"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2399

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="256">
<![CDATA[
.split:1 %data_split_V_0_102 = trunc i256 %p_Val2_136

]]></Node>
<StgValue><ssdm name="data_split_V_0_102"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="4">
<![CDATA[
.split:2 %trunc_ln2934 = trunc i4 %n_V

]]></Node>
<StgValue><ssdm name="trunc_ln2934"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split:3 %switch_ln2934 = switch i3 %trunc_ln2934, void %branch23, i3 0, void %.split..split51_crit_edge, i3 1, void %branch17, i3 2, void %branch18, i3 3, void %branch19, i3 4, void %branch20, i3 5, void %branch21, i3 6, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln2934"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_48

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_47

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_46

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_45

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_44

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_43

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split..split51_crit_edge:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_42

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
.split..split51_crit_edge:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23:0 %store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_032

]]></Node>
<StgValue><ssdm name="store_ln2934"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln2934" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln2934 = br void %.split51

]]></Node>
<StgValue><ssdm name="br_ln2934"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7_42_load = load i32 %data_split_V_7_42

]]></Node>
<StgValue><ssdm name="data_split_V_7_42_load"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_43_load = load i32 %data_split_V_7_43

]]></Node>
<StgValue><ssdm name="data_split_V_7_43_load"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_44_load = load i32 %data_split_V_7_44

]]></Node>
<StgValue><ssdm name="data_split_V_7_44_load"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_45_load = load i32 %data_split_V_7_45

]]></Node>
<StgValue><ssdm name="data_split_V_7_45_load"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_46_load = load i32 %data_split_V_7_46

]]></Node>
<StgValue><ssdm name="data_split_V_7_46_load"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_47_load = load i32 %data_split_V_7_47

]]></Node>
<StgValue><ssdm name="data_split_V_7_47_load"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_48_load = load i32 %data_split_V_7_48

]]></Node>
<StgValue><ssdm name="data_split_V_7_48_load"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_032_load = load i32 %data_split_V_7_032

]]></Node>
<StgValue><ssdm name="data_split_V_7_032_load"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8 %u_72 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_42_load, i32 %data_split_V_7_43_load, i32 %data_split_V_7_44_load, i32 %data_split_V_7_45_load, i32 %data_split_V_7_46_load, i32 %data_split_V_7_47_load, i32 %data_split_V_7_48_load, i32 %data_split_V_7_032_load, i3 %empty_3655

]]></Node>
<StgValue><ssdm name="u_72"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x096, i32 %u_72

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split51:0 %r_127 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_136, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_127"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="256" op_0_bw="224">
<![CDATA[
.split51:1 %zext_ln1497 = zext i224 %r_127

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.split51:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
