/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/03_GATE_SIM/PATTERN_CG.v
/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/03_GATE_SIM/SNN_SYN.v
/RAID2/COURSE/iclab/iclab122/Lab08/EXERCISE/03_GATE_SIM/TESTBED.v
/RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/vcs/DW_exp2.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_exp2.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_add.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_addsub.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_div.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_dp2.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_exp.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_ifp_conv.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mac.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sub.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sum3.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sum4.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_ifp_addsub.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_ifp_fp_conv.v
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_ifp_mult.v
