vendor_name = ModelSim
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/memProg/mif_memprog2.mif
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/memProg/mif_memprog.mif
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/mux4x1/mux4x1.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/som_sub_unsig/som_sub_unsig.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/som_sub_sig/som_sub_sig.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/alu/alu_components.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/memdados.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/reg16/reg16.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/reg11/reg11.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/reg8/reg8.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/reg2/reg2.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/PC/PC.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/memProg/memprog.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/compU8/compU8.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/comp8/comp8.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/alu/alu.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/datapath/datapath.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/datapath/DPComp.vhd
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/datapath/Waveform.vwf
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/datapath/db/datapath.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/datapath/db/altsyncram_r4a1.tdf
source_file = 1, C:/altera/13.0/microProjeto-20191113T132353Z-001/micro2.0/microProjeto/microProjeto/datapath/db/altsyncram_oc91.tdf
design_name = datapath
instance = comp, \ALU1|sub_sig|Add1~6 , ALU1|sub_sig|Add1~6, datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a12 , MemPro|altsyncram_component|auto_generated|ram_block1a12, datapath, 1
instance = comp, \PC1|Add2~0 , PC1|Add2~0, datapath, 1
instance = comp, \PC1|address_prog[0]~12 , PC1|address_prog[0]~12, datapath, 1
instance = comp, \PC1|Add1~3 , PC1|Add1~3, datapath, 1
instance = comp, \PC1|Add1~6 , PC1|Add1~6, datapath, 1
instance = comp, \PC1|Add2~6 , PC1|Add2~6, datapath, 1
instance = comp, \MemData|altsyncram_component|auto_generated|ram_block1a0 , MemData|altsyncram_component|auto_generated|ram_block1a0, datapath, 1
instance = comp, \ALU1|compU|LessThan1~1 , ALU1|compU|LessThan1~1, datapath, 1
instance = comp, \ALU1|compU|LessThan1~3 , ALU1|compU|LessThan1~3, datapath, 1
instance = comp, \ALU1|compU|LessThan1~5 , ALU1|compU|LessThan1~5, datapath, 1
instance = comp, \ALU1|compU|LessThan1~7 , ALU1|compU|LessThan1~7, datapath, 1
instance = comp, \ALU1|compU|LessThan1~9 , ALU1|compU|LessThan1~9, datapath, 1
instance = comp, \ALU1|compU|LessThan1~11 , ALU1|compU|LessThan1~11, datapath, 1
instance = comp, \ALU1|compU|LessThan1~13 , ALU1|compU|LessThan1~13, datapath, 1
instance = comp, \ALU1|compU|LessThan1~14 , ALU1|compU|LessThan1~14, datapath, 1
instance = comp, \ALU1|compU|LessThan0~1 , ALU1|compU|LessThan0~1, datapath, 1
instance = comp, \ALU1|compU|LessThan0~3 , ALU1|compU|LessThan0~3, datapath, 1
instance = comp, \ALU1|compU|LessThan0~5 , ALU1|compU|LessThan0~5, datapath, 1
instance = comp, \ALU1|compU|LessThan0~7 , ALU1|compU|LessThan0~7, datapath, 1
instance = comp, \ALU1|compU|LessThan0~9 , ALU1|compU|LessThan0~9, datapath, 1
instance = comp, \ALU1|compU|LessThan0~11 , ALU1|compU|LessThan0~11, datapath, 1
instance = comp, \ALU1|compU|LessThan0~13 , ALU1|compU|LessThan0~13, datapath, 1
instance = comp, \ALU1|compU|LessThan0~14 , ALU1|compU|LessThan0~14, datapath, 1
instance = comp, \PC1|Add1~14 , PC1|Add1~14, datapath, 1
instance = comp, \PC1|Add1~16 , PC1|Add1~16, datapath, 1
instance = comp, \PC1|Add2~8 , PC1|Add2~8, datapath, 1
instance = comp, \PC1|Add2~14 , PC1|Add2~14, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~3 , ALU1|sub_sig|Add1~3, datapath, 1
instance = comp, \ALU1|Mux7~2 , ALU1|Mux7~2, datapath, 1
instance = comp, \Mux2|Mux2~0 , Mux2|Mux2~0, datapath, 1
instance = comp, \ALU1|Mux7~7 , ALU1|Mux7~7, datapath, 1
instance = comp, \ALU1|Mux7~11 , ALU1|Mux7~11, datapath, 1
instance = comp, \ALU1|Mux6~17 , ALU1|Mux6~17, datapath, 1
instance = comp, \compExt|Equal0~1 , compExt|Equal0~1, datapath, 1
instance = comp, \PC1|address_prog~11 , PC1|address_prog~11, datapath, 1
instance = comp, \PC1|Add0~0 , PC1|Add0~0, datapath, 1
instance = comp, \PC1|Add1~5 , PC1|Add1~5, datapath, 1
instance = comp, \PC1|Add1~8 , PC1|Add1~8, datapath, 1
instance = comp, \PC1|Add0~3 , PC1|Add0~3, datapath, 1
instance = comp, \ALU1|Mux5~10 , ALU1|Mux5~10, datapath, 1
instance = comp, \ALU1|Mux4~9 , ALU1|Mux4~9, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~17 , ALU1|sub_sig|Add1~17, datapath, 1
instance = comp, \ALU1|Mux3~9 , ALU1|Mux3~9, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~20 , ALU1|sub_sig|Add1~20, datapath, 1
instance = comp, \ALU1|Mux1~4 , ALU1|Mux1~4, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~23 , ALU1|sub_sig|Add1~23, datapath, 1
instance = comp, \ALU1|Mux0~4 , ALU1|Mux0~4, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~33 , ALU1|sub_sig|Add1~33, datapath, 1
instance = comp, \ALU1|compU|comb~0 , ALU1|compU|comb~0, datapath, 1
instance = comp, \ALU1|compU|comb~1 , ALU1|compU|comb~1, datapath, 1
instance = comp, \PC1|Add0~5 , PC1|Add0~5, datapath, 1
instance = comp, \PC1|Add0~6 , PC1|Add0~6, datapath, 1
instance = comp, \PC1|Add0~7 , PC1|Add0~7, datapath, 1
instance = comp, \PC1|Add1~30 , PC1|Add1~30, datapath, 1
instance = comp, \PC1|Add1~31 , PC1|Add1~31, datapath, 1
instance = comp, \PC1|Add0~10 , PC1|Add0~10, datapath, 1
instance = comp, \MuxDados|Mux5~0 , MuxDados|Mux5~0, datapath, 1
instance = comp, \MuxDados|Mux4~0 , MuxDados|Mux4~0, datapath, 1
instance = comp, \MuxDados|Mux3~0 , MuxDados|Mux3~0, datapath, 1
instance = comp, \ALU1|Mux7~14 , ALU1|Mux7~14, datapath, 1
instance = comp, \ALU1|Mux5~13 , ALU1|Mux5~13, datapath, 1
instance = comp, \ALU1|Mux4~16 , ALU1|Mux4~16, datapath, 1
instance = comp, \ALU1|Mux4~18 , ALU1|Mux4~18, datapath, 1
instance = comp, \ALU1|comp|result[0] , ALU1|comp|result[0], datapath, 1
instance = comp, \ALU1|compU|result[0] , ALU1|compU|result[0], datapath, 1
instance = comp, \ALU1|comp|result[1] , ALU1|comp|result[1], datapath, 1
instance = comp, \ALU1|compU|result[1] , ALU1|compU|result[1], datapath, 1
instance = comp, \PC_fos8~I , PC_fos8, datapath, 1
instance = comp, \MD_rw~I , MD_rw, datapath, 1
instance = comp, \clk~I , clk, datapath, 1
instance = comp, \clk~clkctrl , clk~clkctrl, datapath, 1
instance = comp, \Mux_3s[1]~I , Mux_3s[1], datapath, 1
instance = comp, \R3_ld~I , R3_ld, datapath, 1
instance = comp, \R3|reg_var[0] , R3|reg_var[0], datapath, 1
instance = comp, \Mux_Ds[1]~I , Mux_Ds[1], datapath, 1
instance = comp, \R1_ld~I , R1_ld, datapath, 1
instance = comp, \R1|reg_var[0] , R1|reg_var[0], datapath, 1
instance = comp, \MuxDados|Mux7~0 , MuxDados|Mux7~0, datapath, 1
instance = comp, \MuxDados|Mux7~1 , MuxDados|Mux7~1, datapath, 1
instance = comp, \ALU_s[3]~I , ALU_s[3], datapath, 1
instance = comp, \ALU_s[1]~I , ALU_s[1], datapath, 1
instance = comp, \Mux_2s[1]~I , Mux_2s[1], datapath, 1
instance = comp, \Mux_2s[0]~I , Mux_2s[0], datapath, 1
instance = comp, \PC1|address_prog[0]~feeder , PC1|address_prog[0]~feeder, datapath, 1
instance = comp, \PC_clr~I , PC_clr, datapath, 1
instance = comp, \PC_f~I , PC_f, datapath, 1
instance = comp, \PC1|address_prog[3]~14 , PC1|address_prog[3]~14, datapath, 1
instance = comp, \PC_ld~I , PC_ld, datapath, 1
instance = comp, \PC1|address_prog[3]~15 , PC1|address_prog[3]~15, datapath, 1
instance = comp, \PC1|address_prog[0] , PC1|address_prog[0], datapath, 1
instance = comp, \IR_clr~I , IR_clr, datapath, 1
instance = comp, \PC1|Add1~0 , PC1|Add1~0, datapath, 1
instance = comp, \PC1|Add1~9 , PC1|Add1~9, datapath, 1
instance = comp, \PC1|Add1~12 , PC1|Add1~12, datapath, 1
instance = comp, \PC1|Add1~18 , PC1|Add1~18, datapath, 1
instance = comp, \PC1|Add1~20 , PC1|Add1~20, datapath, 1
instance = comp, \PC1|Add1~22 , PC1|Add1~22, datapath, 1
instance = comp, \PC1|Add1~24 , PC1|Add1~24, datapath, 1
instance = comp, \PC1|Add1~26 , PC1|Add1~26, datapath, 1
instance = comp, \PC1|Add1~32 , PC1|Add1~32, datapath, 1
instance = comp, \PC1|Add1~2 , PC1|Add1~2, datapath, 1
instance = comp, \PC1|address_prog[1]~16 , PC1|address_prog[1]~16, datapath, 1
instance = comp, \PC1|address_prog[2]~18 , PC1|address_prog[2]~18, datapath, 1
instance = comp, \PC1|address_prog[3]~20 , PC1|address_prog[3]~20, datapath, 1
instance = comp, \PC1|address_prog[4]~22 , PC1|address_prog[4]~22, datapath, 1
instance = comp, \PC1|address_prog[4]~feeder , PC1|address_prog[4]~feeder, datapath, 1
instance = comp, \PC1|Add1~29 , PC1|Add1~29, datapath, 1
instance = comp, \PC1|address_prog[5]~24 , PC1|address_prog[5]~24, datapath, 1
instance = comp, \PC1|address_prog[6]~26 , PC1|address_prog[6]~26, datapath, 1
instance = comp, \PC1|address_prog[7]~28 , PC1|address_prog[7]~28, datapath, 1
instance = comp, \PC1|address_prog[7] , PC1|address_prog[7], datapath, 1
instance = comp, \PC1|Add1~28 , PC1|Add1~28, datapath, 1
instance = comp, \PC1|address_prog[8]~30 , PC1|address_prog[8]~30, datapath, 1
instance = comp, \PC1|address_prog[8]~feeder , PC1|address_prog[8]~feeder, datapath, 1
instance = comp, \PC1|Add1~27 , PC1|Add1~27, datapath, 1
instance = comp, \PC1|address_prog[9]~32 , PC1|address_prog[9]~32, datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a8 , MemPro|altsyncram_component|auto_generated|ram_block1a8, datapath, 1
instance = comp, \IR|reg_var~10 , IR|reg_var~10, datapath, 1
instance = comp, \IR_ld~I , IR_ld, datapath, 1
instance = comp, \IR|reg_var[15]~1 , IR|reg_var[15]~1, datapath, 1
instance = comp, \IR|reg_var[9] , IR|reg_var[9], datapath, 1
instance = comp, \PC1|address_prog[9] , PC1|address_prog[9], datapath, 1
instance = comp, \IR|reg_var~9 , IR|reg_var~9, datapath, 1
instance = comp, \IR|reg_var[8] , IR|reg_var[8], datapath, 1
instance = comp, \PC1|address_prog[8] , PC1|address_prog[8], datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a6 , MemPro|altsyncram_component|auto_generated|ram_block1a6, datapath, 1
instance = comp, \IR|reg_var~7 , IR|reg_var~7, datapath, 1
instance = comp, \IR|reg_var[6] , IR|reg_var[6], datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a2 , MemPro|altsyncram_component|auto_generated|ram_block1a2, datapath, 1
instance = comp, \IR|reg_var~4 , IR|reg_var~4, datapath, 1
instance = comp, \IR|reg_var[3] , IR|reg_var[3], datapath, 1
instance = comp, \PC1|Add2~2 , PC1|Add2~2, datapath, 1
instance = comp, \PC1|Add2~4 , PC1|Add2~4, datapath, 1
instance = comp, \PC1|Add2~10 , PC1|Add2~10, datapath, 1
instance = comp, \PC1|Add2~12 , PC1|Add2~12, datapath, 1
instance = comp, \PC1|Add0~8 , PC1|Add0~8, datapath, 1
instance = comp, \PC1|address_prog[6] , PC1|address_prog[6], datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a4 , MemPro|altsyncram_component|auto_generated|ram_block1a4, datapath, 1
instance = comp, \IR|reg_var~6 , IR|reg_var~6, datapath, 1
instance = comp, \IR|reg_var[5] , IR|reg_var[5], datapath, 1
instance = comp, \PC1|Add0~9 , PC1|Add0~9, datapath, 1
instance = comp, \PC1|address_prog[5]~feeder , PC1|address_prog[5]~feeder, datapath, 1
instance = comp, \PC1|address_prog[5] , PC1|address_prog[5], datapath, 1
instance = comp, \IR|reg_var~5 , IR|reg_var~5, datapath, 1
instance = comp, \IR|reg_var[4] , IR|reg_var[4], datapath, 1
instance = comp, \PC1|address_prog[4] , PC1|address_prog[4], datapath, 1
instance = comp, \IR|reg_var~8 , IR|reg_var~8, datapath, 1
instance = comp, \IR|reg_var[7] , IR|reg_var[7], datapath, 1
instance = comp, \PC1|Add2~16 , PC1|Add2~16, datapath, 1
instance = comp, \PC1|Add0~4 , PC1|Add0~4, datapath, 1
instance = comp, \PC1|address_prog[10]~34 , PC1|address_prog[10]~34, datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a10 , MemPro|altsyncram_component|auto_generated|ram_block1a10, datapath, 1
instance = comp, \IR|reg_var~11 , IR|reg_var~11, datapath, 1
instance = comp, \IR|reg_var[10] , IR|reg_var[10], datapath, 1
instance = comp, \PC1|address_prog[10] , PC1|address_prog[10], datapath, 1
instance = comp, \PC1|Add1~11 , PC1|Add1~11, datapath, 1
instance = comp, \PC1|address_prog[3]~feeder , PC1|address_prog[3]~feeder, datapath, 1
instance = comp, \PC1|address_prog[3] , PC1|address_prog[3], datapath, 1
instance = comp, \IR|reg_var~3 , IR|reg_var~3, datapath, 1
instance = comp, \IR|reg_var[2] , IR|reg_var[2], datapath, 1
instance = comp, \PC1|Add0~2 , PC1|Add0~2, datapath, 1
instance = comp, \PC1|address_prog[2]~feeder , PC1|address_prog[2]~feeder, datapath, 1
instance = comp, \PC1|address_prog[2] , PC1|address_prog[2], datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a0 , MemPro|altsyncram_component|auto_generated|ram_block1a0, datapath, 1
instance = comp, \IR|reg_var~2 , IR|reg_var~2, datapath, 1
instance = comp, \IR|reg_var[1] , IR|reg_var[1], datapath, 1
instance = comp, \PC1|Add0~1 , PC1|Add0~1, datapath, 1
instance = comp, \PC1|address_prog[1]~feeder , PC1|address_prog[1]~feeder, datapath, 1
instance = comp, \PC1|address_prog[1] , PC1|address_prog[1], datapath, 1
instance = comp, \IR|reg_var~0 , IR|reg_var~0, datapath, 1
instance = comp, \IR|reg_var[0] , IR|reg_var[0], datapath, 1
instance = comp, \Mux2|Mux7~0 , Mux2|Mux7~0, datapath, 1
instance = comp, \Mux2|Mux7~1 , Mux2|Mux7~1, datapath, 1
instance = comp, \ALU1|Mux7~12 , ALU1|Mux7~12, datapath, 1
instance = comp, \RI1_in[7]~I , RI1_in[7], datapath, 1
instance = comp, \RI1|reg_var[7]~feeder , RI1|reg_var[7]~feeder, datapath, 1
instance = comp, \RI1_ld~I , RI1_ld, datapath, 1
instance = comp, \RI1|reg_var[7] , RI1|reg_var[7], datapath, 1
instance = comp, \ALU_s[0]~I , ALU_s[0], datapath, 1
instance = comp, \ALU1|Mux5~2 , ALU1|Mux5~2, datapath, 1
instance = comp, \RI2_in[2]~I , RI2_in[2], datapath, 1
instance = comp, \RI2|reg_var[2]~feeder , RI2|reg_var[2]~feeder, datapath, 1
instance = comp, \RI2_ld~I , RI2_ld, datapath, 1
instance = comp, \RI2|reg_var[2] , RI2|reg_var[2], datapath, 1
instance = comp, \Mux_1s[1]~I , Mux_1s[1], datapath, 1
instance = comp, \Mux_1s[0]~I , Mux_1s[0], datapath, 1
instance = comp, \RI1_in[2]~I , RI1_in[2], datapath, 1
instance = comp, \RI1|reg_var[2] , RI1|reg_var[2], datapath, 1
instance = comp, \ALU_s[2]~I , ALU_s[2], datapath, 1
instance = comp, \ALU1|Mux0~0 , ALU1|Mux0~0, datapath, 1
instance = comp, \Mux_3s[0]~I , Mux_3s[0], datapath, 1
instance = comp, \R1|reg_var[2] , R1|reg_var[2], datapath, 1
instance = comp, \R3|reg_var[2] , R3|reg_var[2], datapath, 1
instance = comp, \Mux3|Mux5~0 , Mux3|Mux5~0, datapath, 1
instance = comp, \Mux3|Mux5~1 , Mux3|Mux5~1, datapath, 1
instance = comp, \ALU1|Mux5~5 , ALU1|Mux5~5, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~11 , ALU1|sub_sig|Add1~11, datapath, 1
instance = comp, \RI1_in[1]~I , RI1_in[1], datapath, 1
instance = comp, \RI1|reg_var[1] , RI1|reg_var[1], datapath, 1
instance = comp, \ALU1|Mux4~8 , ALU1|Mux4~8, datapath, 1
instance = comp, \R1|reg_var[7] , R1|reg_var[7], datapath, 1
instance = comp, \R3|reg_var[7] , R3|reg_var[7], datapath, 1
instance = comp, \Mux3|Mux0~0 , Mux3|Mux0~0, datapath, 1
instance = comp, \Mux3|Mux0~1 , Mux3|Mux0~1, datapath, 1
instance = comp, \ALU1|Mux4~11 , ALU1|Mux4~11, datapath, 1
instance = comp, \RI1_in[5]~I , RI1_in[5], datapath, 1
instance = comp, \RI1|reg_var[5]~feeder , RI1|reg_var[5]~feeder, datapath, 1
instance = comp, \RI1|reg_var[5] , RI1|reg_var[5], datapath, 1
instance = comp, \R3|reg_var[5] , R3|reg_var[5], datapath, 1
instance = comp, \Mux3|Mux2~0 , Mux3|Mux2~0, datapath, 1
instance = comp, \R2_ld~I , R2_ld, datapath, 1
instance = comp, \R2|reg_var[5] , R2|reg_var[5], datapath, 1
instance = comp, \Mux3|Mux2~1 , Mux3|Mux2~1, datapath, 1
instance = comp, \ALU1|Mux2~10 , ALU1|Mux2~10, datapath, 1
instance = comp, \ALU1|Mux2~13 , ALU1|Mux2~13, datapath, 1
instance = comp, \R1|reg_var[4] , R1|reg_var[4], datapath, 1
instance = comp, \R3|reg_var[4] , R3|reg_var[4], datapath, 1
instance = comp, \Mux3|Mux3~0 , Mux3|Mux3~0, datapath, 1
instance = comp, \Mux3|Mux3~1 , Mux3|Mux3~1, datapath, 1
instance = comp, \RI2_in[6]~I , RI2_in[6], datapath, 1
instance = comp, \RI2|reg_var[6]~feeder , RI2|reg_var[6]~feeder, datapath, 1
instance = comp, \RI2|reg_var[6] , RI2|reg_var[6], datapath, 1
instance = comp, \ALU1|Mux0~2 , ALU1|Mux0~2, datapath, 1
instance = comp, \R2|reg_var[3] , R2|reg_var[3], datapath, 1
instance = comp, \R1|reg_var[3] , R1|reg_var[3], datapath, 1
instance = comp, \Mux3|Mux4~0 , Mux3|Mux4~0, datapath, 1
instance = comp, \Mux3|Mux4~1 , Mux3|Mux4~1, datapath, 1
instance = comp, \ALU1|ShiftLeft0~6 , ALU1|ShiftLeft0~6, datapath, 1
instance = comp, \R1|reg_var[1] , R1|reg_var[1], datapath, 1
instance = comp, \R3|reg_var[1] , R3|reg_var[1], datapath, 1
instance = comp, \Mux3|Mux6~0 , Mux3|Mux6~0, datapath, 1
instance = comp, \Mux3|Mux6~1 , Mux3|Mux6~1, datapath, 1
instance = comp, \ALU1|ShiftLeft0~3 , ALU1|ShiftLeft0~3, datapath, 1
instance = comp, \ALU1|ShiftLeft0~7 , ALU1|ShiftLeft0~7, datapath, 1
instance = comp, \ALU1|ShiftLeft0~8 , ALU1|ShiftLeft0~8, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~26 , ALU1|sub_sig|Add1~26, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~27 , ALU1|sub_sig|Add1~27, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~28 , ALU1|sub_sig|Add1~28, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~34 , ALU1|sub_sig|Add1~34, datapath, 1
instance = comp, \ALU1|Mux0~3 , ALU1|Mux0~3, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~30 , ALU1|sub_sig|Add1~30, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~29 , ALU1|sub_sig|Add1~29, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~21 , ALU1|sub_sig|Add1~21, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~24 , ALU1|sub_sig|Add1~24, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~31 , ALU1|sub_sig|Add1~31, datapath, 1
instance = comp, \ALU1|Mux0~5 , ALU1|Mux0~5, datapath, 1
instance = comp, \ALU1|Mux0~6 , ALU1|Mux0~6, datapath, 1
instance = comp, \ALU1|Mux0~7 , ALU1|Mux0~7, datapath, 1
instance = comp, \Mux_Ds[0]~I , Mux_Ds[0], datapath, 1
instance = comp, \MuxDados|Mux6~0 , MuxDados|Mux6~0, datapath, 1
instance = comp, \MuxDados|Mux6~1 , MuxDados|Mux6~1, datapath, 1
instance = comp, \MuxDados|Mux5~1 , MuxDados|Mux5~1, datapath, 1
instance = comp, \MuxDados|Mux4~1 , MuxDados|Mux4~1, datapath, 1
instance = comp, \MuxDados|Mux3~1 , MuxDados|Mux3~1, datapath, 1
instance = comp, \MuxDados|Mux2~0 , MuxDados|Mux2~0, datapath, 1
instance = comp, \MuxDados|Mux2~1 , MuxDados|Mux2~1, datapath, 1
instance = comp, \R1|reg_var[6] , R1|reg_var[6], datapath, 1
instance = comp, \R3|reg_var[6]~feeder , R3|reg_var[6]~feeder, datapath, 1
instance = comp, \R3|reg_var[6] , R3|reg_var[6], datapath, 1
instance = comp, \MuxDados|Mux1~0 , MuxDados|Mux1~0, datapath, 1
instance = comp, \MuxDados|Mux1~1 , MuxDados|Mux1~1, datapath, 1
instance = comp, \MuxDados|Mux0~0 , MuxDados|Mux0~0, datapath, 1
instance = comp, \MuxDados|Mux0~1 , MuxDados|Mux0~1, datapath, 1
instance = comp, \RI1_in[6]~I , RI1_in[6], datapath, 1
instance = comp, \RI1|reg_var[6] , RI1|reg_var[6], datapath, 1
instance = comp, \Mux1|Mux1~0 , Mux1|Mux1~0, datapath, 1
instance = comp, \Mux1|Mux1~1 , Mux1|Mux1~1, datapath, 1
instance = comp, \R2|reg_var[6] , R2|reg_var[6], datapath, 1
instance = comp, \Mux3|Mux1~0 , Mux3|Mux1~0, datapath, 1
instance = comp, \Mux3|Mux1~1 , Mux3|Mux1~1, datapath, 1
instance = comp, \Mux2|Mux1~0 , Mux2|Mux1~0, datapath, 1
instance = comp, \Mux2|Mux1~1 , Mux2|Mux1~1, datapath, 1
instance = comp, \ALU1|Mux1~9 , ALU1|Mux1~9, datapath, 1
instance = comp, \ALU1|Mux1~12 , ALU1|Mux1~12, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~2 , ALU1|sub_sig|Add1~2, datapath, 1
instance = comp, \ALU1|Mux1~10 , ALU1|Mux1~10, datapath, 1
instance = comp, \ALU1|Mux1~5 , ALU1|Mux1~5, datapath, 1
instance = comp, \ALU1|ShiftLeft0~4 , ALU1|ShiftLeft0~4, datapath, 1
instance = comp, \ALU1|ShiftLeft0~5 , ALU1|ShiftLeft0~5, datapath, 1
instance = comp, \ALU1|Mux1~6 , ALU1|Mux1~6, datapath, 1
instance = comp, \ALU1|ShiftRight1~0 , ALU1|ShiftRight1~0, datapath, 1
instance = comp, \ALU1|Mux4~7 , ALU1|Mux4~7, datapath, 1
instance = comp, \ALU1|Mux1~3 , ALU1|Mux1~3, datapath, 1
instance = comp, \ALU1|Mux1~7 , ALU1|Mux1~7, datapath, 1
instance = comp, \ALU1|ShiftLeft0~2 , ALU1|ShiftLeft0~2, datapath, 1
instance = comp, \ALU1|Mux1~2 , ALU1|Mux1~2, datapath, 1
instance = comp, \ALU1|Mux1~8 , ALU1|Mux1~8, datapath, 1
instance = comp, \ALU1|Mux1~11 , ALU1|Mux1~11, datapath, 1
instance = comp, \RI1_in[3]~I , RI1_in[3], datapath, 1
instance = comp, \RI1|reg_var[3]~feeder , RI1|reg_var[3]~feeder, datapath, 1
instance = comp, \RI1|reg_var[3] , RI1|reg_var[3], datapath, 1
instance = comp, \RI2_in[3]~I , RI2_in[3], datapath, 1
instance = comp, \RI2|reg_var[3] , RI2|reg_var[3], datapath, 1
instance = comp, \Mux1|Mux4~0 , Mux1|Mux4~0, datapath, 1
instance = comp, \Mux1|Mux4~1 , Mux1|Mux4~1, datapath, 1
instance = comp, \R3|reg_var[3] , R3|reg_var[3], datapath, 1
instance = comp, \Mux2|Mux4~0 , Mux2|Mux4~0, datapath, 1
instance = comp, \Mux2|Mux4~1 , Mux2|Mux4~1, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~14 , ALU1|sub_sig|Add1~14, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~12 , ALU1|sub_sig|Add1~12, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~15 , ALU1|sub_sig|Add1~15, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~18 , ALU1|sub_sig|Add1~18, datapath, 1
instance = comp, \ALU1|Mux2~11 , ALU1|Mux2~11, datapath, 1
instance = comp, \ALU1|Mux2~2 , ALU1|Mux2~2, datapath, 1
instance = comp, \ALU1|ShiftRight0~2 , ALU1|ShiftRight0~2, datapath, 1
instance = comp, \ALU1|Mux2~3 , ALU1|Mux2~3, datapath, 1
instance = comp, \ALU1|Mux2~6 , ALU1|Mux2~6, datapath, 1
instance = comp, \ALU1|Mux2~7 , ALU1|Mux2~7, datapath, 1
instance = comp, \ALU1|Mux2~4 , ALU1|Mux2~4, datapath, 1
instance = comp, \ALU1|Mux2~5 , ALU1|Mux2~5, datapath, 1
instance = comp, \ALU1|Mux2~8 , ALU1|Mux2~8, datapath, 1
instance = comp, \ALU1|Mux2~9 , ALU1|Mux2~9, datapath, 1
instance = comp, \ALU1|Mux2~12 , ALU1|Mux2~12, datapath, 1
instance = comp, \RI2_in[4]~I , RI2_in[4], datapath, 1
instance = comp, \RI2|reg_var[4] , RI2|reg_var[4], datapath, 1
instance = comp, \RI1_in[4]~I , RI1_in[4], datapath, 1
instance = comp, \RI1|reg_var[4] , RI1|reg_var[4], datapath, 1
instance = comp, \Mux1|Mux3~0 , Mux1|Mux3~0, datapath, 1
instance = comp, \Mux1|Mux3~1 , Mux1|Mux3~1, datapath, 1
instance = comp, \R2|reg_var[4] , R2|reg_var[4], datapath, 1
instance = comp, \Mux2|Mux3~0 , Mux2|Mux3~0, datapath, 1
instance = comp, \Mux2|Mux3~1 , Mux2|Mux3~1, datapath, 1
instance = comp, \ALU1|Mux0~1 , ALU1|Mux0~1, datapath, 1
instance = comp, \ALU1|Mux3~2 , ALU1|Mux3~2, datapath, 1
instance = comp, \ALU1|ShiftRight0~0 , ALU1|ShiftRight0~0, datapath, 1
instance = comp, \ALU1|ShiftRight0~1 , ALU1|ShiftRight0~1, datapath, 1
instance = comp, \ALU1|Mux3~12 , ALU1|Mux3~12, datapath, 1
instance = comp, \ALU1|Mux3~10 , ALU1|Mux3~10, datapath, 1
instance = comp, \ALU1|Mux3~4 , ALU1|Mux3~4, datapath, 1
instance = comp, \ALU1|Mux3~5 , ALU1|Mux3~5, datapath, 1
instance = comp, \ALU1|Mux3~6 , ALU1|Mux3~6, datapath, 1
instance = comp, \ALU1|Mux3~3 , ALU1|Mux3~3, datapath, 1
instance = comp, \ALU1|Mux3~7 , ALU1|Mux3~7, datapath, 1
instance = comp, \ALU1|Mux3~8 , ALU1|Mux3~8, datapath, 1
instance = comp, \ALU1|Mux3~11 , ALU1|Mux3~11, datapath, 1
instance = comp, \RI2_in[5]~I , RI2_in[5], datapath, 1
instance = comp, \RI2|reg_var[5] , RI2|reg_var[5], datapath, 1
instance = comp, \Mux1|Mux2~0 , Mux1|Mux2~0, datapath, 1
instance = comp, \Mux1|Mux2~1 , Mux1|Mux2~1, datapath, 1
instance = comp, \R1|reg_var[5] , R1|reg_var[5], datapath, 1
instance = comp, \Mux2|Mux2~1 , Mux2|Mux2~1, datapath, 1
instance = comp, \ALU1|ShiftLeft0~0 , ALU1|ShiftLeft0~0, datapath, 1
instance = comp, \ALU1|Mux4~13 , ALU1|Mux4~13, datapath, 1
instance = comp, \ALU1|Mux5~12 , ALU1|Mux5~12, datapath, 1
instance = comp, \ALU1|ShiftRight1~3 , ALU1|ShiftRight1~3, datapath, 1
instance = comp, \ALU1|ShiftRight1~5 , ALU1|ShiftRight1~5, datapath, 1
instance = comp, \ALU1|ShiftRight1~6 , ALU1|ShiftRight1~6, datapath, 1
instance = comp, \ALU1|Mux4~12 , ALU1|Mux4~12, datapath, 1
instance = comp, \ALU1|Mux4~14 , ALU1|Mux4~14, datapath, 1
instance = comp, \ALU1|Mux4~17 , ALU1|Mux4~17, datapath, 1
instance = comp, \ALU1|Mux4~10 , ALU1|Mux4~10, datapath, 1
instance = comp, \ALU1|Mux4~15 , ALU1|Mux4~15, datapath, 1
instance = comp, \RI2_in[1]~I , RI2_in[1], datapath, 1
instance = comp, \RI2|reg_var[1] , RI2|reg_var[1], datapath, 1
instance = comp, \Mux1|Mux6~0 , Mux1|Mux6~0, datapath, 1
instance = comp, \Mux1|Mux6~1 , Mux1|Mux6~1, datapath, 1
instance = comp, \R2|reg_var[1] , R2|reg_var[1], datapath, 1
instance = comp, \Mux2|Mux6~0 , Mux2|Mux6~0, datapath, 1
instance = comp, \Mux2|Mux6~1 , Mux2|Mux6~1, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~8 , ALU1|sub_sig|Add1~8, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~5 , ALU1|sub_sig|Add1~5, datapath, 1
instance = comp, \ALU1|sub_sig|Add1~9 , ALU1|sub_sig|Add1~9, datapath, 1
instance = comp, \ALU1|Mux5~4 , ALU1|Mux5~4, datapath, 1
instance = comp, \ALU1|Mux5~6 , ALU1|Mux5~6, datapath, 1
instance = comp, \ALU1|ShiftRight0~3 , ALU1|ShiftRight0~3, datapath, 1
instance = comp, \ALU1|ShiftRight0~4 , ALU1|ShiftRight0~4, datapath, 1
instance = comp, \ALU1|Mux5~8 , ALU1|Mux5~8, datapath, 1
instance = comp, \ALU1|Mux5~7 , ALU1|Mux5~7, datapath, 1
instance = comp, \ALU1|Mux5~9 , ALU1|Mux5~9, datapath, 1
instance = comp, \ALU1|ShiftRight1~1 , ALU1|ShiftRight1~1, datapath, 1
instance = comp, \ALU1|ShiftRight1~2 , ALU1|ShiftRight1~2, datapath, 1
instance = comp, \ALU1|ShiftRight1~4 , ALU1|ShiftRight1~4, datapath, 1
instance = comp, \ALU1|Mux5~3 , ALU1|Mux5~3, datapath, 1
instance = comp, \ALU1|Mux5~11 , ALU1|Mux5~11, datapath, 1
instance = comp, \Mux1|Mux5~0 , Mux1|Mux5~0, datapath, 1
instance = comp, \Mux1|Mux5~1 , Mux1|Mux5~1, datapath, 1
instance = comp, \R2|reg_var[2]~feeder , R2|reg_var[2]~feeder, datapath, 1
instance = comp, \R2|reg_var[2] , R2|reg_var[2], datapath, 1
instance = comp, \Mux2|Mux5~0 , Mux2|Mux5~0, datapath, 1
instance = comp, \Mux2|Mux5~1 , Mux2|Mux5~1, datapath, 1
instance = comp, \ALU1|Mux6~11 , ALU1|Mux6~11, datapath, 1
instance = comp, \ALU1|Mux6~20 , ALU1|Mux6~20, datapath, 1
instance = comp, \ALU1|Mux6~13 , ALU1|Mux6~13, datapath, 1
instance = comp, \ALU1|Mux6~12 , ALU1|Mux6~12, datapath, 1
instance = comp, \ALU1|Mux6~14 , ALU1|Mux6~14, datapath, 1
instance = comp, \ALU1|Mux6~15 , ALU1|Mux6~15, datapath, 1
instance = comp, \ALU1|Mux6~9 , ALU1|Mux6~9, datapath, 1
instance = comp, \ALU1|Mux6~8 , ALU1|Mux6~8, datapath, 1
instance = comp, \ALU1|Mux6~10 , ALU1|Mux6~10, datapath, 1
instance = comp, \ALU1|Mux6~16 , ALU1|Mux6~16, datapath, 1
instance = comp, \ALU1|Mux6~18 , ALU1|Mux6~18, datapath, 1
instance = comp, \ALU1|Mux6~22 , ALU1|Mux6~22, datapath, 1
instance = comp, \ALU1|Mux6~21 , ALU1|Mux6~21, datapath, 1
instance = comp, \ALU1|Mux6~19 , ALU1|Mux6~19, datapath, 1
instance = comp, \ALU1|Mux6~23 , ALU1|Mux6~23, datapath, 1
instance = comp, \RI2_in[7]~I , RI2_in[7], datapath, 1
instance = comp, \RI2|reg_var[7] , RI2|reg_var[7], datapath, 1
instance = comp, \Mux1|Mux0~0 , Mux1|Mux0~0, datapath, 1
instance = comp, \Mux1|Mux0~1 , Mux1|Mux0~1, datapath, 1
instance = comp, \R2|reg_var[7] , R2|reg_var[7], datapath, 1
instance = comp, \Mux2|Mux0~0 , Mux2|Mux0~0, datapath, 1
instance = comp, \Mux2|Mux0~1 , Mux2|Mux0~1, datapath, 1
instance = comp, \ALU1|ShiftLeft0~1 , ALU1|ShiftLeft0~1, datapath, 1
instance = comp, \ALU1|Mux4~6 , ALU1|Mux4~6, datapath, 1
instance = comp, \ALU1|Mux7~6 , ALU1|Mux7~6, datapath, 1
instance = comp, \ALU1|Mux7~8 , ALU1|Mux7~8, datapath, 1
instance = comp, \ALU1|Mux7~9 , ALU1|Mux7~9, datapath, 1
instance = comp, \ALU1|Mux7~4 , ALU1|Mux7~4, datapath, 1
instance = comp, \ALU1|Mux7~3 , ALU1|Mux7~3, datapath, 1
instance = comp, \ALU1|Mux7~5 , ALU1|Mux7~5, datapath, 1
instance = comp, \ALU1|Mux7~10 , ALU1|Mux7~10, datapath, 1
instance = comp, \ALU1|Mux7~13 , ALU1|Mux7~13, datapath, 1
instance = comp, \RI2_in[0]~I , RI2_in[0], datapath, 1
instance = comp, \RI2|reg_var[0]~feeder , RI2|reg_var[0]~feeder, datapath, 1
instance = comp, \RI2|reg_var[0] , RI2|reg_var[0], datapath, 1
instance = comp, \RI1_in[0]~I , RI1_in[0], datapath, 1
instance = comp, \RI1|reg_var[0] , RI1|reg_var[0], datapath, 1
instance = comp, \Mux1|Mux7~0 , Mux1|Mux7~0, datapath, 1
instance = comp, \Mux1|Mux7~1 , Mux1|Mux7~1, datapath, 1
instance = comp, \R2|reg_var[0] , R2|reg_var[0], datapath, 1
instance = comp, \Mux3|Mux7~0 , Mux3|Mux7~0, datapath, 1
instance = comp, \Mux3|Mux7~1 , Mux3|Mux7~1, datapath, 1
instance = comp, \RO1_ld~I , RO1_ld, datapath, 1
instance = comp, \RO1|reg_var[0] , RO1|reg_var[0], datapath, 1
instance = comp, \RO1|reg_var[1] , RO1|reg_var[1], datapath, 1
instance = comp, \RO1|reg_var[2] , RO1|reg_var[2], datapath, 1
instance = comp, \RO1|reg_var[3] , RO1|reg_var[3], datapath, 1
instance = comp, \RO1|reg_var[4] , RO1|reg_var[4], datapath, 1
instance = comp, \RO1|reg_var[5] , RO1|reg_var[5], datapath, 1
instance = comp, \RO1|reg_var[6] , RO1|reg_var[6], datapath, 1
instance = comp, \RO1|reg_var[7] , RO1|reg_var[7], datapath, 1
instance = comp, \RO2_ld~I , RO2_ld, datapath, 1
instance = comp, \RO2|reg_var[0] , RO2|reg_var[0], datapath, 1
instance = comp, \RO2|reg_var[1] , RO2|reg_var[1], datapath, 1
instance = comp, \RO2|reg_var[2] , RO2|reg_var[2], datapath, 1
instance = comp, \RO2|reg_var[3] , RO2|reg_var[3], datapath, 1
instance = comp, \RO2|reg_var[4] , RO2|reg_var[4], datapath, 1
instance = comp, \RO2|reg_var[5] , RO2|reg_var[5], datapath, 1
instance = comp, \RO2|reg_var[6] , RO2|reg_var[6], datapath, 1
instance = comp, \RO2|reg_var[7] , RO2|reg_var[7], datapath, 1
instance = comp, \flg_ld~I , flg_ld, datapath, 1
instance = comp, \flag|reg_var[0] , flag|reg_var[0], datapath, 1
instance = comp, \flag|reg_var[1] , flag|reg_var[1], datapath, 1
instance = comp, \IR|reg_var~12 , IR|reg_var~12, datapath, 1
instance = comp, \IR|reg_var[11] , IR|reg_var[11], datapath, 1
instance = comp, \IR|reg_var~13 , IR|reg_var~13, datapath, 1
instance = comp, \IR|reg_var[12] , IR|reg_var[12], datapath, 1
instance = comp, \IR|reg_var~14 , IR|reg_var~14, datapath, 1
instance = comp, \IR|reg_var[13] , IR|reg_var[13], datapath, 1
instance = comp, \MemPro|altsyncram_component|auto_generated|ram_block1a14 , MemPro|altsyncram_component|auto_generated|ram_block1a14, datapath, 1
instance = comp, \IR|reg_var~15 , IR|reg_var~15, datapath, 1
instance = comp, \IR|reg_var[14] , IR|reg_var[14], datapath, 1
instance = comp, \IR|reg_var~16 , IR|reg_var~16, datapath, 1
instance = comp, \IR|reg_var[15] , IR|reg_var[15], datapath, 1
instance = comp, \compExt|Equal0~2 , compExt|Equal0~2, datapath, 1
instance = comp, \compExt|Equal0~3 , compExt|Equal0~3, datapath, 1
instance = comp, \compExt|Equal0~0 , compExt|Equal0~0, datapath, 1
instance = comp, \compExt|Equal0~4 , compExt|Equal0~4, datapath, 1
instance = comp, \compExt|LessThan1~1 , compExt|LessThan1~1, datapath, 1
instance = comp, \compExt|LessThan1~3 , compExt|LessThan1~3, datapath, 1
instance = comp, \compExt|LessThan1~5 , compExt|LessThan1~5, datapath, 1
instance = comp, \compExt|LessThan1~7 , compExt|LessThan1~7, datapath, 1
instance = comp, \compExt|LessThan1~9 , compExt|LessThan1~9, datapath, 1
instance = comp, \compExt|LessThan1~11 , compExt|LessThan1~11, datapath, 1
instance = comp, \compExt|LessThan1~13 , compExt|LessThan1~13, datapath, 1
instance = comp, \compExt|LessThan1~14 , compExt|LessThan1~14, datapath, 1
instance = comp, \compExt|comb~1 , compExt|comb~1, datapath, 1
instance = comp, \compExt|LessThan0~1 , compExt|LessThan0~1, datapath, 1
instance = comp, \compExt|LessThan0~3 , compExt|LessThan0~3, datapath, 1
instance = comp, \compExt|LessThan0~5 , compExt|LessThan0~5, datapath, 1
instance = comp, \compExt|LessThan0~7 , compExt|LessThan0~7, datapath, 1
instance = comp, \compExt|LessThan0~9 , compExt|LessThan0~9, datapath, 1
instance = comp, \compExt|LessThan0~11 , compExt|LessThan0~11, datapath, 1
instance = comp, \compExt|LessThan0~13 , compExt|LessThan0~13, datapath, 1
instance = comp, \compExt|LessThan0~14 , compExt|LessThan0~14, datapath, 1
instance = comp, \compExt|comb~0 , compExt|comb~0, datapath, 1
instance = comp, \compExt|result[0] , compExt|result[0], datapath, 1
instance = comp, \compExt|comb~2 , compExt|comb~2, datapath, 1
instance = comp, \compExt|result[1] , compExt|result[1], datapath, 1
instance = comp, \RO1_out[0]~I , RO1_out[0], datapath, 1
instance = comp, \RO1_out[1]~I , RO1_out[1], datapath, 1
instance = comp, \RO1_out[2]~I , RO1_out[2], datapath, 1
instance = comp, \RO1_out[3]~I , RO1_out[3], datapath, 1
instance = comp, \RO1_out[4]~I , RO1_out[4], datapath, 1
instance = comp, \RO1_out[5]~I , RO1_out[5], datapath, 1
instance = comp, \RO1_out[6]~I , RO1_out[6], datapath, 1
instance = comp, \RO1_out[7]~I , RO1_out[7], datapath, 1
instance = comp, \RO2_out[0]~I , RO2_out[0], datapath, 1
instance = comp, \RO2_out[1]~I , RO2_out[1], datapath, 1
instance = comp, \RO2_out[2]~I , RO2_out[2], datapath, 1
instance = comp, \RO2_out[3]~I , RO2_out[3], datapath, 1
instance = comp, \RO2_out[4]~I , RO2_out[4], datapath, 1
instance = comp, \RO2_out[5]~I , RO2_out[5], datapath, 1
instance = comp, \RO2_out[6]~I , RO2_out[6], datapath, 1
instance = comp, \RO2_out[7]~I , RO2_out[7], datapath, 1
instance = comp, \flag_out[0]~I , flag_out[0], datapath, 1
instance = comp, \flag_out[1]~I , flag_out[1], datapath, 1
instance = comp, \Inst[0]~I , Inst[0], datapath, 1
instance = comp, \Inst[1]~I , Inst[1], datapath, 1
instance = comp, \Inst[2]~I , Inst[2], datapath, 1
instance = comp, \Inst[3]~I , Inst[3], datapath, 1
instance = comp, \Inst[4]~I , Inst[4], datapath, 1
instance = comp, \Inst[5]~I , Inst[5], datapath, 1
instance = comp, \Inst[6]~I , Inst[6], datapath, 1
instance = comp, \Inst[7]~I , Inst[7], datapath, 1
instance = comp, \Inst[8]~I , Inst[8], datapath, 1
instance = comp, \Inst[9]~I , Inst[9], datapath, 1
instance = comp, \Inst[10]~I , Inst[10], datapath, 1
instance = comp, \Inst[11]~I , Inst[11], datapath, 1
instance = comp, \Inst[12]~I , Inst[12], datapath, 1
instance = comp, \Inst[13]~I , Inst[13], datapath, 1
instance = comp, \Inst[14]~I , Inst[14], datapath, 1
instance = comp, \Inst[15]~I , Inst[15], datapath, 1
instance = comp, \CompOutExt[0]~I , CompOutExt[0], datapath, 1
instance = comp, \CompOutExt[1]~I , CompOutExt[1], datapath, 1
instance = comp, \CompOutExt[2]~I , CompOutExt[2], datapath, 1
instance = comp, \CompOutExt[3]~I , CompOutExt[3], datapath, 1
instance = comp, \CompOutExt[4]~I , CompOutExt[4], datapath, 1
instance = comp, \CompOutExt[5]~I , CompOutExt[5], datapath, 1
instance = comp, \CompOutExt[6]~I , CompOutExt[6], datapath, 1
instance = comp, \CompOutExt[7]~I , CompOutExt[7], datapath, 1
instance = comp, \SaidaAux[0]~I , SaidaAux[0], datapath, 1
instance = comp, \SaidaAux[1]~I , SaidaAux[1], datapath, 1
instance = comp, \SaidaAux[2]~I , SaidaAux[2], datapath, 1
instance = comp, \SaidaAux[3]~I , SaidaAux[3], datapath, 1
