p	lower	upper	
R_0_param_misspec_numloc_sim2	6.307402	7.972639
R_0_param_misspec_numloc_sim11	3.277573	3.532677
R_0_param_misspec_numloc_sim13	3.630287	4.186042
R_0_param_misspec_numloc_sim18	3.638425	4.085996
R_0_param_misspec_numloc_sim19	3.112853	3.761669
R_0_param_misspec_numloc_sim23	2.589774	3.666419
R_0_param_misspec_numloc_sim24	6.816551	7.609033
R_0_param_misspec_numloc_sim26	6.98558	7.578031
R_0_param_misspec_numloc_sim34	5.335932	5.698163
R_0_param_misspec_numloc_sim35	3.540074	5.100387
R_0_param_misspec_numloc_sim36	2.612956	3.043458
R_0_param_misspec_numloc_sim37	3.354518	5.68045	
R_0_param_misspec_numloc_sim38	6.55201	7.453311
R_0_param_misspec_numloc_sim41	5.342241	5.953707
R_0_param_misspec_numloc_sim44	4.787642	6.820052
R_0_param_misspec_numloc_sim46	4.191134	5.7209	
R_0_param_misspec_numloc_sim56	2.475488	2.755599
R_0_param_misspec_numloc_sim58	3.555729	5.003776
R_0_param_misspec_numloc_sim59	2.769638	3.195387
R_0_param_misspec_numloc_sim61	5.016114	7.362282
R_0_param_misspec_numloc_sim62	2.226037	2.718016
R_0_param_misspec_numloc_sim65	3.274235	6.18039	
R_0_param_misspec_numloc_sim69	2.88	3.575805
R_0_param_misspec_numloc_sim72	4.257164	6.419104
R_0_param_misspec_numloc_sim73	4.94601	5.413873
R_0_param_misspec_numloc_sim76	2.557778	2.844077
R_0_param_misspec_numloc_sim79	2.937206	3.431585
R_0_param_misspec_numloc_sim80	2.271867	4.223836
R_0_param_misspec_numloc_sim83	2.214471	2.990114
R_0_param_misspec_numloc_sim86	5.216403	6.449072
R_0_param_misspec_numloc_sim87	5.0379	5.598325
R_0_param_misspec_numloc_sim94	5.294521	5.9625	
R_0_param_misspec_numloc_sim96	3.858702	5.422269
R_0_param_misspec_numloc_sim100	6.133953	7.607307
R_0_param_misspec_numloc_sim106	4.651872	7.175688
R_0_param_misspec_numloc_sim114	3.846018	4.661657
R_0_param_misspec_numloc_sim118	6.07979	6.501326
R_0_param_misspec_numloc_sim119	5.309956	6.427204
R_0_param_misspec_numloc_sim122	2.966647	4.496251
R_0_param_misspec_numloc_sim123	2.650801	3.303518
R_0_param_misspec_numloc_sim124	4.425788	4.878676
R_0_param_misspec_numloc_sim127	2.375403	3.528503
R_0_param_misspec_numloc_sim129	2.944331	3.85696	
R_0_param_misspec_numloc_sim130	2.215425	2.882222
R_0_param_misspec_numloc_sim135	4.229767	4.963526
R_0_param_misspec_numloc_sim144	3.717887	3.974147
R_0_param_misspec_numloc_sim146	3.380719	4.531989
R_0_param_misspec_numloc_sim148	5.080128	5.761209
R_0_param_misspec_numloc_sim157	3.869653	4.421245
R_0_param_misspec_numloc_sim161	3.283656	5.545812
R_0_param_misspec_numloc_sim162	2.907091	3.786068
R_0_param_misspec_numloc_sim164	5.832688	6.92489	
R_0_param_misspec_numloc_sim168	2.708357	3.071361
R_0_param_misspec_numloc_sim172	3.22977	3.548102
R_0_param_misspec_numloc_sim176	3.985872	4.56901	
R_0_param_misspec_numloc_sim178	3.92868	4.797128
R_0_param_misspec_numloc_sim184	3.63842	3.954196
R_0_param_misspec_numloc_sim185	5.137717	6.022145
R_0_param_misspec_numloc_sim186	2.291285	3.042031
R_0_param_misspec_numloc_sim193	2.599223	3.253904
R_0_param_misspec_numloc_sim196	3.278202	3.667096
R_0_param_misspec_numloc_sim201	2.213963	2.592888
R_0_param_misspec_numloc_sim203	4.52566	7.43859	
R_0_param_misspec_numloc_sim205	2.886907	3.139975
R_0_param_misspec_numloc_sim209	3.835327	4.183449
R_0_param_misspec_numloc_sim210	3.750831	4.463481
R_0_param_misspec_numloc_sim213	5.357221	5.676762
R_0_param_misspec_numloc_sim214	4.105968	4.512092
R_0_param_misspec_numloc_sim216	3.291235	3.601202
R_0_param_misspec_numloc_sim223	5.896212	7.4222	
R_0_param_misspec_numloc_sim225	3.502525	4.139809
R_0_param_misspec_numloc_sim226	6.626642	7.259038
R_0_param_misspec_numloc_sim227	2.005046	2.638725
R_0_param_misspec_numloc_sim231	4.376259	4.852042
R_0_param_misspec_numloc_sim240	2.259521	4.15552	
R_0_param_misspec_numloc_sim242	3.398985	4.774735
R_0_param_misspec_numloc_sim245	2.579683	2.874981
R_0_param_misspec_numloc_sim252	2.001424	2.609901
R_0_param_misspec_numloc_sim253	3.552866	4.869947
R_0_param_misspec_numloc_sim258	6.329742	7.085395
R_0_param_misspec_numloc_sim260	2.382287	3.238342
R_0_param_misspec_numloc_sim261	4.12555	4.441596
R_0_param_misspec_numloc_sim271	3.71396	4.751773
R_0_param_misspec_numloc_sim272	3.618976	4.502571
R_0_param_misspec_numloc_sim279	5.018754	5.440329
R_0_param_misspec_numloc_sim282	3.104165	4.461473
R_0_param_misspec_numloc_sim286	2.906398	3.075707
R_0_param_misspec_numloc_sim287	2.277966	2.775492
R_0_param_misspec_numloc_sim289	4.70103	5.209514
R_0_param_misspec_numloc_sim290	3.909969	6.323893
R_0_param_misspec_numloc_sim291	2.000487	2.831722
R_0_param_misspec_numloc_sim293	3.941294	4.408119
R_0_param_misspec_numloc_sim300	5.510264	7.136942
R_0_param_misspec_numloc_sim310	3.467679	3.877861
R_0_param_misspec_numloc_sim311	6.680386	7.982003
R_0_param_misspec_numloc_sim318	4.82801	5.879997
R_0_param_misspec_numloc_sim319	4.094905	4.396344
R_0_param_misspec_numloc_sim320	2.045015	3.217156
R_0_param_misspec_numloc_sim321	3.20678	3.66877	
R_0_param_misspec_numloc_sim328	4.733763	5.33688	
R_0_param_misspec_numloc_sim333	5.12518	6.262495
R_0_param_misspec_numloc_sim335	2.000199	2.452782
R_0_param_misspec_numloc_sim340	6.615846	7.637672
R_0_param_misspec_numloc_sim341	6.455158	7.291323
R_0_param_misspec_numloc_sim343	3.149997	3.871604
R_0_param_misspec_numloc_sim348	2.707147	3.669479
R_0_param_misspec_numloc_sim353	3.255239	3.558996
R_0_param_misspec_numloc_sim357	5.779327	7.371169
R_0_param_misspec_numloc_sim358	4.533676	6.487509
R_0_param_misspec_numloc_sim365	3.745549	4.041267
R_0_param_misspec_numloc_sim366	5.022222	6.223363
R_0_param_misspec_numloc_sim368	2.887464	3.342512
R_0_param_misspec_numloc_sim375	4.087576	5.12862	
R_0_param_misspec_numloc_sim376	2.325821	2.884675
R_0_param_misspec_numloc_sim380	2.485963	2.873268
R_0_param_misspec_numloc_sim381	3.942413	5.871944
R_0_param_misspec_numloc_sim383	3.002305	3.322804
R_0_param_misspec_numloc_sim387	2.749156	3.508793
R_0_param_misspec_numloc_sim390	4.758365	5.270646
