Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 14:32:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.253    -5399.543                   5759                30341       -0.222       -0.222                      1                30279       -0.674      -14.163                      23                 13501  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  ADC_DATA_CLK_2                                                                            {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line151/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.250}        2.500           400.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.625 1.875}        2.500           400.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 2.813}        5.625           177.778         
nolabel_line151/clk_wiz_1/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_1_0_1                                                           {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_1_0_1                                                           {0.000 2.813}        5.625           177.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                     -8.872       -8.872                      1                    1        7.283        0.000                      0                    1       -0.667      -13.337                      20                    20  
  ADC_DATA_CLK_2                                                                                 -1.750      -48.987                     87                  725        0.118        0.000                      0                  725        1.020        0.000                       0                   277  
clk_fpga_0                                                                                       -5.631    -4429.946                   5183                27620        0.053        0.000                      0                27620        0.313        0.000                       0                 12362  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.058        0.000                      0                  928        0.083        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line151/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -3.223     -223.175                    328                  601        0.122        0.000                      0                  601       -0.674       -0.826                       3                   343  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               0.345        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               3.470        0.000                       0                     3  
nolabel_line151/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                        1.312        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0_1                                                                                                                                                                                                             0.264        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                                                             3.470        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DATA_CLK_2                                                                              adc_lvds_clk                                                                                     -2.393      -18.159                      9                    9        0.352        0.000                      0                    9  
clk_fpga_0                                                                                  ADC_DATA_CLK_2                                                                                   -2.494      -26.900                     11                   24        0.057        0.000                      0                   11  
adc_lvds_clk                                                                                clk_fpga_0                                                                                      -10.253     -152.872                     15                   15        8.011        0.000                      0                   15  
ADC_DATA_CLK_2                                                                              clk_fpga_0                                                                                       -4.815     -510.173                    170                  183       -0.222       -0.222                      1                  170  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.631        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_fpga_0                                                                                       -2.719       -2.719                      1                   11        0.136        0.000                      0                    1  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.367        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -3.006     -113.457                     52                   62        0.051        0.000                      0                   52  
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -3.893      -15.226                      7                    7        1.714        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        2.212        0.000                      0                  187        0.238        0.000                      0                  187  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.987        0.000                      0                  100        0.346        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.872ns,  Total Violation       -8.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.872ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            10.100ns
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.100    10.100    
    P19                                               0.000    10.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    10.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    10.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.000    10.495    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -8.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.000    10.789    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  7.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  ADC_DATA_CLK_2

Setup :           87  Failing Endpoints,  Worst Slack       -1.750ns,  Total Violation      -48.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.149ns (20.647%)  route 4.416ns (79.353%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.562     8.881    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X100Y57        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X100Y57        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[0]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X100Y57        FDRE (Setup_fdre_C_CE)      -0.169     7.131    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[0]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.149ns (20.647%)  route 4.416ns (79.353%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.562     8.881    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X100Y57        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X100Y57        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[1]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X100Y57        FDRE (Setup_fdre_C_CE)      -0.169     7.131    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[1]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.149ns (20.647%)  route 4.416ns (79.353%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.562     8.881    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X100Y57        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X100Y57        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[2]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X100Y57        FDRE (Setup_fdre_C_CE)      -0.169     7.131    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[2]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.149ns (20.862%)  route 4.359ns (79.138%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.504     8.824    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[4]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X99Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.095    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[4]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.149ns (20.862%)  route 4.359ns (79.138%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.504     8.824    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[5]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X99Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.095    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[5]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.149ns (20.862%)  route 4.359ns (79.138%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.504     8.824    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[6]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X99Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.095    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[6]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.149ns (20.862%)  route 4.359ns (79.138%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.504     8.824    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X99Y57         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[7]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X99Y57         FDRE (Setup_fdre_C_CE)      -0.205     7.095    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[7]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.627ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.777ns (15.840%)  route 4.128ns (84.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 7.167 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.815     3.324    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.977 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           2.257     6.235    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X69Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data[6]_INST_0/O
                         net (fo=4, routed)           1.871     8.230    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X5Y11         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.865     7.167    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y11         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.375    
                         clock uncertainty           -0.035     7.340    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     6.603    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                 -1.627    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.777ns (15.943%)  route 4.097ns (84.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 7.168 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.815     3.324    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.977 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           2.257     6.235    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X69Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data[6]_INST_0/O
                         net (fo=4, routed)           1.839     8.198    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X5Y10         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.866     7.168    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y10         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.376    
                         clock uncertainty           -0.035     7.341    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     6.604    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.592ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.149ns (21.253%)  route 4.257ns (78.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.807     3.316    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/Q5
                         net (fo=6, routed)           1.573     5.542    nolabel_line151/adc_receiver_core_0/inst/adc_bus[27]
    SLICE_X105Y62        LUT4 (Prop_lut4_I2_O)        0.124     5.666 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4/O
                         net (fo=3, routed)           0.727     6.393    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_4_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I3_O)        0.124     6.517 r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3/O
                         net (fo=3, routed)           1.057     7.573    nolabel_line151/adc_receiver_core_0/inst/trigger_prio[3]_i_3_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.124     7.697 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5/O
                         net (fo=1, routed)           0.498     8.196    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_5_n_0
    SLICE_X101Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.320 r  nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1/O
                         net (fo=9, routed)           0.403     8.723    nolabel_line151/adc_receiver_core_0/inst/trigger_gen_i_1_n_0
    SLICE_X100Y58        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.826     7.128    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X100Y58        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[3]/C
                         clock pessimism              0.208     7.335    
                         clock uncertainty           -0.035     7.300    
    SLICE_X100Y58        FDRE (Setup_fdre_C_CE)      -0.169     7.131    nolabel_line151/adc_receiver_core_0/inst/trigger_prio_reg[3]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.714%)  route 0.223ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/CLKA
    SLICE_X55Y56         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.223     1.558    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.402     1.576    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.252    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.441    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.565%)  route 0.221ns (57.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.283     1.155    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/CLKA
    SLICE_X92Y68         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y68         FDRE (Prop_fdre_C_Q)         0.164     1.319 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.221     1.540    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X4Y13         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.360     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y13         RAMB36E1                                     r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.233    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.422    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.391    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X55Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.075     1.269    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.321     1.193    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X59Y59         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X59Y59         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.360     1.533    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X59Y59         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.340     1.193    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.059     1.394    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.076     1.270    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y55         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059     1.394    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X56Y55         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y55         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.076     1.270    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.062     1.397    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.078     1.272    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.391    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X55Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.071     1.265    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y55         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.058     1.393    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X56Y55         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y55         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.071     1.265    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.322     1.194    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.058     1.393    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.361     1.534    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.071     1.265    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DATA_CLK_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y12  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y11  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y10  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y14  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y13  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y10  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y11  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y12  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y12  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y13  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y56  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y56  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y67  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y67  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X66Y70  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X66Y70  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y61  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y71  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y61  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y71  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y61  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y60  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y60  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y67  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y60  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y67  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5183  Failing Endpoints,  Worst Slack       -5.631ns,  Total Violation    -4429.946ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.631ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.161ns  (logic 0.718ns (6.433%)  route 10.443ns (93.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 8.484 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)        10.443    13.870    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X111Y84        LUT2 (Prop_lut2_I1_O)        0.299    14.169 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_20/O
                         net (fo=1, routed)           0.000    14.169    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[59]
    SLICE_X111Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.680     8.484    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[59]/C
                         clock pessimism              0.115     8.599    
                         clock uncertainty           -0.092     8.507    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.031     8.538    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[59]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                         -14.169    
  -------------------------------------------------------------------
                         slack                                 -5.631    

Slack (VIOLATED) :        -5.584ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 0.718ns (6.434%)  route 10.442ns (93.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 8.484 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)        10.442    13.869    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X112Y84        LUT2 (Prop_lut2_I1_O)        0.299    14.168 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_18/O
                         net (fo=1, routed)           0.000    14.168    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[61]
    SLICE_X112Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.680     8.484    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X112Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[61]/C
                         clock pessimism              0.115     8.599    
                         clock uncertainty           -0.092     8.507    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)        0.077     8.584    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[61]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 -5.584    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.922ns  (logic 0.718ns (6.574%)  route 10.204ns (93.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 8.407 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)        10.204    13.631    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X103Y84        LUT2 (Prop_lut2_I1_O)        0.299    13.930 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_23/O
                         net (fo=1, routed)           0.000    13.930    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[56]
    SLICE_X103Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.603     8.407    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X103Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[56]/C
                         clock pessimism              0.115     8.522    
                         clock uncertainty           -0.092     8.430    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)        0.031     8.461    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[56]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.411ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 0.718ns (6.564%)  route 10.221ns (93.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 8.484 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)        10.221    13.648    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X111Y84        LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_21/O
                         net (fo=1, routed)           0.000    13.947    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[58]
    SLICE_X111Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.680     8.484    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]/C
                         clock pessimism              0.115     8.599    
                         clock uncertainty           -0.092     8.507    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.029     8.536    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[58]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                 -5.411    

Slack (VIOLATED) :        -5.261ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 0.718ns (6.671%)  route 10.044ns (93.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 8.407 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)        10.044    13.471    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X104Y84        LUT2 (Prop_lut2_I1_O)        0.299    13.770 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_17/O
                         net (fo=1, routed)           0.000    13.770    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[62]
    SLICE_X104Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.603     8.407    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X104Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[62]/C
                         clock pessimism              0.115     8.522    
                         clock uncertainty           -0.092     8.430    
    SLICE_X104Y84        FDRE (Setup_fdre_C_D)        0.079     8.509    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[62]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                 -5.261    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 0.718ns (6.766%)  route 9.894ns (93.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 8.406 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)         9.894    13.321    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X105Y83        LUT2 (Prop_lut2_I1_O)        0.299    13.620 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_19/O
                         net (fo=1, routed)           0.000    13.620    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[60]
    SLICE_X105Y83        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.602     8.406    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X105Y83        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[60]/C
                         clock pessimism              0.115     8.521    
                         clock uncertainty           -0.092     8.429    
    SLICE_X105Y83        FDRE (Setup_fdre_C_D)        0.031     8.460    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[60]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -4.918ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.371ns  (logic 0.718ns (6.923%)  route 9.653ns (93.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 8.407 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)         9.653    13.080    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X105Y84        LUT2 (Prop_lut2_I1_O)        0.299    13.379 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_22/O
                         net (fo=1, routed)           0.000    13.379    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[57]
    SLICE_X105Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.603     8.407    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X105Y84        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]/C
                         clock pessimism              0.115     8.522    
                         clock uncertainty           -0.092     8.430    
    SLICE_X105Y84        FDRE (Setup_fdre_C_D)        0.031     8.461    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[57]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                 -4.918    

Slack (VIOLATED) :        -4.706ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 0.718ns (7.071%)  route 9.437ns (92.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 8.402 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)         9.437    12.864    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X105Y80        LUT2 (Prop_lut2_I1_O)        0.299    13.163 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_16/O
                         net (fo=1, routed)           0.000    13.163    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[63]
    SLICE_X105Y80        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.598     8.402    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X105Y80        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[63]/C
                         clock pessimism              0.115     8.517    
                         clock uncertainty           -0.092     8.425    
    SLICE_X105Y80        FDRE (Setup_fdre_C_D)        0.031     8.456    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[63]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                 -4.706    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 0.718ns (7.268%)  route 9.160ns (92.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 8.399 - 5.625 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.714     3.008    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y25         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_fdre_C_Q)         0.419     3.427 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=298, routed)         9.160    12.587    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X105Y77        LUT2 (Prop_lut2_I1_O)        0.299    12.886 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_56/O
                         net (fo=1, routed)           0.000    12.886    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[23]
    SLICE_X105Y77        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.595     8.399    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X105Y77        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
                         clock pessimism              0.115     8.514    
                         clock uncertainty           -0.092     8.422    
    SLICE_X105Y77        FDRE (Setup_fdre_C_D)        0.031     8.453    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.407ns  (required time - arrival time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 0.897ns (9.657%)  route 8.392ns (90.343%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 8.314 - 5.625 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.718     3.012    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y20         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.478     3.490 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=2, routed)           0.820     4.310    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.295     4.605 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0/O
                         net (fo=73, routed)          1.047     5.652    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENIN
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.776 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[1]_INST_0/O
                         net (fo=34, routed)          6.525    12.301    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y17         RAMB36E1                                     r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.510     8.314    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y17         RAMB36E1                                     r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     8.429    
                         clock uncertainty           -0.092     8.337    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.894    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                 -4.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.550%)  route 0.242ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.565     0.901    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X35Y47         FDRE                                         r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.242     1.271    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.872     1.238    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.975    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.243     1.218    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X46Y52         SRLC32E                                      r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.559     0.895    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X51Y47         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_reg/Q
                         net (fo=49, routed)          0.230     1.266    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X46Y52         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.189ns (41.872%)  route 0.262ns (58.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.577     0.913    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/primary_aclk
    SLICE_X29Y51         FDRE                                         r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.262     1.316    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg_n_0_[11]
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.048     1.364 r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[11]_i_1/O
                         net (fo=1, routed)           0.000     1.364    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[11]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.860     1.226    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/primary_aclk
    SLICE_X27Y48         FDRE                                         r  nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.107     1.303    nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y0      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y0      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X1Y1      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X1Y1      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X1Y5      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X1Y5      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X3Y4      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X3Y4      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X4Y2      nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X26Y42     nolabel_line151/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y44      nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.198ns (31.782%)  route 4.718ns (68.218%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709     4.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.680     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y67         LUT4 (Prop_lut4_I1_O)        0.327     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.980     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.326     7.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.186     9.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I1_O)        0.153     9.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.872    10.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.327    11.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.537    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.490    37.236    
                         clock uncertainty           -0.035    37.201    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.032    37.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                 26.058    

Slack (MET) :             26.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 2.198ns (31.805%)  route 4.713ns (68.195%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709     4.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.680     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y67         LUT4 (Prop_lut4_I1_O)        0.327     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.980     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.326     7.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.186     9.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I1_O)        0.153     9.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.867    10.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.327    11.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.537    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.490    37.236    
                         clock uncertainty           -0.035    37.201    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.031    37.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                 26.062    

Slack (MET) :             26.230ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 2.198ns (32.598%)  route 4.545ns (67.402%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709     4.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.680     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y67         LUT4 (Prop_lut4_I1_O)        0.327     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.980     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.326     7.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.186     9.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I1_O)        0.153     9.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.699    10.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.327    11.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.537    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.490    37.236    
                         clock uncertainty           -0.035    37.201    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.031    37.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                 26.230    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.216ns (20.829%)  route 4.622ns (79.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I3_O)        0.153     6.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y59         LUT4 (Prop_lut4_I1_O)        0.331     8.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.939     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.152     9.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.764    10.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_R)       -0.653    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.216ns (20.829%)  route 4.622ns (79.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I3_O)        0.153     6.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y59         LUT4 (Prop_lut4_I1_O)        0.331     8.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.939     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.152     9.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.764    10.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_R)       -0.653    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.216ns (20.829%)  route 4.622ns (79.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I3_O)        0.153     6.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y59         LUT4 (Prop_lut4_I1_O)        0.331     8.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.939     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.152     9.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.764    10.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_R)       -0.653    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.216ns (20.829%)  route 4.622ns (79.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I3_O)        0.153     6.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y59         LUT4 (Prop_lut4_I1_O)        0.331     8.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.939     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.152     9.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.764    10.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_R)       -0.653    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.216ns (20.829%)  route 4.622ns (79.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I3_O)        0.153     6.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y59         LUT4 (Prop_lut4_I1_O)        0.331     8.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.939     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.152     9.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.764    10.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_R)       -0.653    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.216ns (20.829%)  route 4.622ns (79.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I3_O)        0.153     6.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y59         LUT4 (Prop_lut4_I1_O)        0.331     8.243 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.939     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.152     9.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.764    10.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_R)       -0.653    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                 26.426    

Slack (MET) :             26.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.198ns (33.785%)  route 4.308ns (66.215%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709     4.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.680     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y67         LUT4 (Prop_lut4_I1_O)        0.327     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.980     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.326     7.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.186     9.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I1_O)        0.153     9.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.462    10.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.327    10.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.537    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.490    37.236    
                         clock uncertainty           -0.035    37.201    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.029    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                 26.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y41         FDCE (Prop_fdce_C_Q)         0.141     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X86Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.377     1.741    
    SLICE_X86Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y40         FDCE (Prop_fdce_C_Q)         0.128     1.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X86Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.399     1.719    
    SLICE_X86Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.251%)  route 0.124ns (46.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y41         FDCE (Prop_fdce_C_Q)         0.141     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.124     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X86Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.377     1.741    
    SLICE_X86Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41         FDCE (Prop_fdce_C_Q)         0.141     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X91Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.878     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X91Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.413     1.728    
    SLICE_X91Y41         FDCE (Hold_fdce_C_D)         0.075     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X93Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.880     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.414     1.729    
    SLICE_X93Y43         FDPE (Hold_fdpe_C_D)         0.075     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y40         FDCE (Prop_fdce_C_Q)         0.128     1.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X86Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.399     1.719    
    SLICE_X86Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.728%)  route 0.214ns (60.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X80Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.214     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                         clock pessimism             -0.144     1.976    
    SLICE_X80Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.728%)  route 0.214ns (60.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X80Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.141     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.214     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -0.144     1.976    
    SLICE_X80Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y43         FDCE (Prop_fdce_C_Q)         0.141     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.059     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.413     1.706    
    SLICE_X84Y43         FDCE (Hold_fdce_C_D)         0.076     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y43         FDCE (Prop_fdce_C_Q)         0.141     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.062     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.413     1.706    
    SLICE_X84Y43         FDCE (Hold_fdce_C_D)         0.078     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line151/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line151/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line151/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line151/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          328  Failing Endpoints,  Worst Slack       -3.223ns,  Total Violation     -223.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -0.674ns,  Total Violation       -0.826ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.456ns (13.498%)  route 2.922ns (86.502%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 4.568 - 2.500 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y144       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.922     7.231    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     4.568    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     4.568    
                         clock uncertainty           -0.056     4.511    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.007    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.456ns (13.690%)  route 2.875ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 4.569 - 2.500 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y144       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.875     7.183    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     4.569    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     4.569    
                         clock uncertainty           -0.056     4.512    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.008    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.388%)  route 2.132ns (78.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 4.439 - 2.500 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.965     3.994    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X67Y118        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456     4.450 f  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/Q
                         net (fo=2, routed)           1.487     5.937    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat[0]
    SLICE_X67Y119        LUT2 (Prop_lut2_I0_O)        0.124     6.061 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.645     6.706    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X82Y119        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.712     4.439    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X82Y119        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     4.439    
                         clock uncertainty           -0.056     4.383    
    SLICE_X82Y119        FDRE (Setup_fdre_C_D)       -0.028     4.355    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.580ns (21.395%)  route 2.131ns (78.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 4.439 - 2.500 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.965     3.994    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X67Y118        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456     4.450 f  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/Q
                         net (fo=2, routed)           1.487     5.937    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat[0]
    SLICE_X67Y119        LUT2 (Prop_lut2_I0_O)        0.124     6.061 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.644     6.705    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X82Y119        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.712     4.439    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X82Y119        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     4.439    
                         clock uncertainty           -0.056     4.383    
    SLICE_X82Y119        FDRE (Setup_fdre_C_D)       -0.028     4.355    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.456ns (18.863%)  route 1.961ns (81.137%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 4.569 - 2.500 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y144       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.961     6.270    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     4.569    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     4.569    
                         clock uncertainty           -0.056     4.512    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     4.007    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.456ns (23.199%)  route 1.510ns (76.801%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 4.569 - 2.500 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y144       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch_reg/Q
                         net (fo=2, routed)           1.510     5.818    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     4.569    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     4.569    
                         clock uncertainty           -0.056     4.512    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     3.639    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                 -2.179    

Slack (VIOLATED) :        -2.037ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.456ns (25.008%)  route 1.367ns (74.992%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 4.568 - 2.500 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y144       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch_reg/Q
                         net (fo=2, routed)           1.367     5.676    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_hiz_latch
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     4.568    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     4.568    
                         clock uncertainty           -0.056     4.511    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     3.638    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          3.638    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 -2.037    

Slack (VIOLATED) :        -1.994ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.642ns (17.511%)  route 3.024ns (82.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 6.017 - 2.500 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.965     3.994    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X66Y118        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     4.512 f  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[4]/Q
                         net (fo=1, routed)           1.864     6.376    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch[4]
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     6.500 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst_i_5/O
                         net (fo=1, routed)           1.160     7.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/D50
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.996     4.737    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.486     5.223 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.794     6.017    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLKDIV
                         clock pessimism              0.330     6.348    
                         clock uncertainty           -0.056     6.291    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     5.666    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 -1.994    

Slack (VIOLATED) :        -1.983ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.456ns (21.340%)  route 1.681ns (78.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 4.568 - 2.500 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y144       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.681     5.989    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_tclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     4.568    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     4.568    
                         clock uncertainty           -0.056     4.511    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     4.006    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.006    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 -1.983    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.076ns (25.813%)  route 3.092ns (74.187%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 4.459 - 2.500 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.899     2.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X88Y123        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.456     2.620 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/Q
                         net (fo=1, routed)           0.949     3.569    nolabel_line151/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[2]
    SLICE_X87Y123        LUT6 (Prop_lut6_I0_O)        0.124     3.693 r  nolabel_line151/csi_gearbox_dma_0/inst/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.416     4.109    nolabel_line151/csi_gearbox_dma_0/inst/csi_debug_fifo_read_valid_INST_0_i_2_n_0
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  nolabel_line151/csi_gearbox_dma_0/inst/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           0.292     4.526    nolabel_line151/csi_gearbox_dma_0/inst/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X87Y123        LUT6 (Prop_lut6_I2_O)        0.124     4.650 r  nolabel_line151/csi_gearbox_dma_0/inst/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.820     5.469    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_read_avail
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     5.593 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_5/O
                         net (fo=1, routed)           0.263     5.856    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I2_O)        0.124     5.980 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_2/O
                         net (fo=4, routed)           0.352     6.332    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     4.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718     4.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.156     4.615    
                         clock uncertainty           -0.056     4.559    
    SLICE_X82Y114        FDRE (Setup_fdre_C_CE)      -0.169     4.390    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.390    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 -1.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.653     0.723    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y121        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_fdre_C_Q)         0.141     0.864 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.920    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X67Y121        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.924     1.001    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y121        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.278     0.723    
    SLICE_X67Y121        FDRE (Hold_fdre_C_D)         0.075     0.798    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.677     0.747    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125        FDRE (Prop_fdre_C_Q)         0.141     0.888 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.944    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X91Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.948     1.025    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.278     0.747    
    SLICE_X91Y125        FDRE (Hold_fdre_C_D)         0.075     0.822    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.678     0.748    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124        FDRE (Prop_fdre_C_Q)         0.164     0.912 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.968    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.949     1.026    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.278     0.748    
    SLICE_X94Y124        FDRE (Hold_fdre_C_D)         0.064     0.812    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.677     0.747    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X92Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDRE (Prop_fdre_C_Q)         0.164     0.911 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.967    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X92Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.948     1.025    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X92Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.278     0.747    
    SLICE_X92Y125        FDRE (Hold_fdre_C_D)         0.064     0.811    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.678     0.748    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124        FDRE (Prop_fdre_C_Q)         0.164     0.912 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.968    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.949     1.026    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.278     0.748    
    SLICE_X94Y124        FDRE (Hold_fdre_C_D)         0.060     0.808    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.678     0.748    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y125        FDRE (Prop_fdre_C_Q)         0.164     0.912 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.968    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X94Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.949     1.026    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.278     0.748    
    SLICE_X94Y125        FDRE (Hold_fdre_C_D)         0.060     0.808    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.653     0.723    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X62Y121        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.164     0.887 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.943    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X62Y121        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.924     1.001    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X62Y121        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.278     0.723    
    SLICE_X62Y121        FDRE (Hold_fdre_C_D)         0.060     0.783    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.679     0.749    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y126        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDRE (Prop_fdre_C_Q)         0.164     0.913 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.969    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X94Y126        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.950     1.027    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y126        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.278     0.749    
    SLICE_X94Y126        FDRE (Hold_fdre_C_D)         0.060     0.809    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.677     0.747    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X92Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDRE (Prop_fdre_C_Q)         0.164     0.911 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.967    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X92Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.948     1.025    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X92Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.278     0.747    
    SLICE_X92Y125        FDRE (Hold_fdre_C_D)         0.060     0.807    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.678     0.748    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124        FDRE (Prop_fdre_C_Q)         0.164     0.912 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.968    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.949     1.026    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X94Y124        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.278     0.748    
    SLICE_X94Y124        FDRE (Hold_fdre_C_D)         0.053     0.801    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         2.500       -0.674     BUFR_X1Y11       nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X5Y25     nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X5Y26     nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y15   nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/I0
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y146    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y146    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y148    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y148    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X82Y119    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X82Y119    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X82Y119    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X82Y119    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y122    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y122    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X92Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X88Y131    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X88Y131    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X90Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X90Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X90Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X90Y126    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y114    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y114    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.625       3.470      BUFGCTRL_X0Y4    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.625       207.735    MMCME2_ADV_X1Y0  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line151/clk_wiz_1/inst/clk_in1
  To Clock:  nolabel_line151/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line151/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line151/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.812       1.312      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line215/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line151/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line215/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.625       3.470      BUFGCTRL_X0Y5    nolabel_line151/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.625       94.375     MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.625       207.735    MMCME2_ADV_X0Y0  nolabel_line151/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.393ns,  Total Violation      -18.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.393ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.713ns  (logic 0.422ns (24.636%)  route 1.291ns (75.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.291     7.031    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.638    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 -2.393    

Slack (VIOLATED) :        -2.380ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.700ns  (logic 0.422ns (24.830%)  route 1.278ns (75.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.278     7.018    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.638    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                 -2.380    

Slack (VIOLATED) :        -2.194ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.510ns  (logic 0.422ns (27.938%)  route 1.088ns (72.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.088     6.829    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.634    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 -2.194    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.449ns  (logic 0.422ns (29.122%)  route 1.027ns (70.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.027     6.767    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.630    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.630    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -1.916ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.232ns  (logic 0.422ns (34.241%)  route 0.810ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.810     6.551    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.634    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                 -1.916    

Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.215ns  (logic 0.422ns (34.722%)  route 0.793ns (65.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.793     6.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.630    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.630    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 -1.903    

Slack (VIOLATED) :        -1.794ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.098ns  (logic 0.422ns (38.419%)  route 0.676ns (61.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.676     6.417    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.622    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 -1.794    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.034ns  (logic 0.422ns (40.816%)  route 0.612ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.612     6.352    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.628    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.024ns  (logic 0.422ns (41.206%)  route 0.602ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 5.318 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.809     5.318    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.422     5.740 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.602     6.342    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.888     4.625    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.625    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 -1.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.454ns  (logic 0.133ns (29.302%)  route 0.321ns (70.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.321     3.579    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.227    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.467ns  (logic 0.133ns (28.473%)  route 0.334ns (71.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.334     3.592    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.224    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.510ns  (logic 0.133ns (26.057%)  route 0.377ns (73.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.377     3.635    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.222    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.536ns  (logic 0.133ns (24.793%)  route 0.403ns (75.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.403     3.661    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.232    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.546ns  (logic 0.133ns (24.342%)  route 0.413ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.413     3.671    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.229    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.614ns  (logic 0.133ns (21.644%)  route 0.481ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.481     3.740    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.232    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.661ns  (logic 0.133ns (20.118%)  route 0.528ns (79.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.528     3.786    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.229    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.699ns  (logic 0.133ns (19.029%)  route 0.566ns (80.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.566     3.824    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.234    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.763ns  (logic 0.133ns (17.441%)  route 0.630ns (82.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.253     3.125    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.133     3.258 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.630     3.888    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.068     3.234    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ADC_DATA_CLK_2

Setup :           11  Failing Endpoints,  Worst Slack       -2.494ns,  Total Violation      -26.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.494ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.011ns  (logic 0.580ns (28.845%)  route 1.431ns (71.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.619    67.028    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X110Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X110Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.028    
  -------------------------------------------------------------------
                         slack                                 -2.494    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.006ns  (logic 0.580ns (28.907%)  route 1.426ns (71.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 65.052 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.848    65.017    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    65.473 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.811    66.285    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.124    66.409 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.615    67.023    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.750    65.052    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.052    
                         clock uncertainty           -0.092    64.960    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.426    64.534    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.534    
                         arrival time                         -67.023    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.360ns  (logic 0.704ns (29.826%)  route 1.656ns (70.174%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 65.120 - 62.000 ) 
    Source Clock Delay      (SCD):    3.145ns = ( 65.020 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.851    65.020    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X111Y71        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.456    65.476 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=3, routed)           1.079    66.555    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip
    SLICE_X105Y83        LUT2 (Prop_lut2_I1_O)        0.124    66.679 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_INST_0_replica/O
                         net (fo=2, routed)           0.577    67.256    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/rst_gen_repN_alias
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124    67.380 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    67.380    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X102Y83        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.818    65.120    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X102Y83        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.120    
                         clock uncertainty           -0.092    65.028    
    SLICE_X102Y83        FDRE (Setup_fdre_C_D)        0.082    65.110    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                         65.110    
                         arrival time                         -67.380    
  -------------------------------------------------------------------
                         slack                                 -2.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.838ns  (logic 0.187ns (22.316%)  route 0.651ns (77.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 91.492 - 90.000 ) 
    Source Clock Delay      (SCD):    0.938ns = ( 90.938 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.602    90.938    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X103Y82        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    91.079 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_2/Q
                         net (fo=2, routed)           0.651    91.730    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_2_alias
    SLICE_X102Y83        LUT4 (Prop_lut4_I3_O)        0.046    91.776 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    91.776    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_i_1_n_0
    SLICE_X102Y83        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.319    91.492    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X102Y83        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.492    
                         clock uncertainty            0.092    91.584    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.135    91.719    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.719    
                         arrival time                          91.776    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.223%)  route 0.651ns (77.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 91.492 - 90.000 ) 
    Source Clock Delay      (SCD):    0.938ns = ( 90.938 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.602    90.938    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X103Y82        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141    91.079 f  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_2/Q
                         net (fo=2, routed)           0.651    91.730    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_2_alias
    SLICE_X102Y83        LUT4 (Prop_lut4_I3_O)        0.045    91.775 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    91.775    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X102Y83        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.319    91.492    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X102Y83        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.492    
                         clock uncertainty            0.092    91.584    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.124    91.708    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                        -91.708    
                         arrival time                          91.775    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.249%)  route 0.472ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 91.461 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.626    90.962    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X110Y77        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    91.103 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.259    91.362    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_gen_repN_alias
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045    91.407 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.213    91.620    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.288    91.461    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_data_clk
    SLICE_X111Y78        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.461    
                         clock uncertainty            0.092    91.553    
    SLICE_X111Y78        FDRE (Hold_fdre_C_R)        -0.011    91.542    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        -91.542    
                         arrival time                          91.620    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack      -10.253ns,  Total Violation     -152.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.032ns  (logic 0.452ns (43.811%)  route 0.580ns (56.189%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.150    39.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.622    29.083    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.112    28.879    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.242ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.017ns  (logic 0.452ns (44.423%)  route 0.565ns (55.577%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.136    39.117    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.623    29.084    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.117    
  -------------------------------------------------------------------
                         slack                                -10.242    

Slack (VIOLATED) :        -10.242ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.017ns  (logic 0.452ns (44.423%)  route 0.565ns (55.577%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.429    38.924    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.981 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.136    39.117    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.623    29.084    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.117    
  -------------------------------------------------------------------
                         slack                                -10.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.011ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.889ns (56.437%)  route 0.686ns (43.563%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.686    11.475    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.845     3.139    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/last_fclk_comb_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.233     3.464    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                          11.475    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.141ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.990ns (56.847%)  route 0.751ns (43.153%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.751    11.540    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.641 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=1, routed)           0.000    11.641    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.845     3.139    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X111Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X111Y74        FDRE (Hold_fdre_C_D)         0.270     3.501    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.193ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.990ns (53.309%)  route 0.867ns (46.691%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.867    11.656    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.757 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000    11.757    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_state_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.845     3.139    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.333     3.564    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                          11.757    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.695ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.990ns (48.064%)  route 1.070ns (51.936%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line141/O
                         net (fo=5, routed)           0.765    11.554    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.655 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.304    11.960    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.843     3.137    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X108Y74        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.092     3.229    
    SLICE_X108Y74        FDRE (Hold_fdre_C_R)         0.036     3.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  8.695    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  clk_fpga_0

Setup :          170  Failing Endpoints,  Worst Slack       -4.815ns,  Total Violation     -510.173ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.222ns,  Total Violation       -0.222ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.815ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        4.221ns  (logic 0.777ns (18.408%)  route 3.444ns (81.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 30.852 - 28.125 ) 
    Source Clock Delay      (SCD):    3.310ns = ( 31.310 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.801    31.310    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653    31.963 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/Q7
                         net (fo=2, routed)           1.422    33.386    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data_raw[1]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124    33.510 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data[1]_INST_0/O
                         net (fo=4, routed)           2.022    35.531    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DATA_I[236]
    SLICE_X82Y26         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.547    30.852    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y26         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/CLK
                         clock pessimism              0.000    30.852    
                         clock uncertainty           -0.092    30.760    
    SLICE_X82Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    30.716    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8
  -------------------------------------------------------------------
                         required time                         30.716    
                         arrival time                         -35.531    
  -------------------------------------------------------------------
                         slack                                 -4.815    

Slack (VIOLATED) :        -4.755ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        4.140ns  (logic 0.777ns (18.768%)  route 3.363ns (81.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 31.323 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.814    31.323    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653    31.976 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/Q7
                         net (fo=2, routed)           1.288    33.265    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data_raw[1]
    SLICE_X91Y58         LUT1 (Prop_lut1_I0_O)        0.124    33.389 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data[1]_INST_0/O
                         net (fo=4, routed)           2.075    35.463    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[228]
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.540    30.845    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/CLK
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X58Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    30.709    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8
  -------------------------------------------------------------------
                         required time                         30.709    
                         arrival time                         -35.463    
  -------------------------------------------------------------------
                         slack                                 -4.755    

Slack (VIOLATED) :        -4.628ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        4.019ns  (logic 0.777ns (19.334%)  route 3.242ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 31.323 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.814    31.323    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653    31.976 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           0.894    32.870    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data_raw[0]
    SLICE_X107Y56        LUT1 (Prop_lut1_I0_O)        0.124    32.994 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data[0]_INST_0/O
                         net (fo=4, routed)           2.348    35.342    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[227]
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.540    30.845    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/CLK
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X58Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    30.714    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8
  -------------------------------------------------------------------
                         required time                         30.714    
                         arrival time                         -35.342    
  -------------------------------------------------------------------
                         slack                                 -4.628    

Slack (VIOLATED) :        -4.621ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        4.020ns  (logic 0.777ns (19.326%)  route 3.243ns (80.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 31.323 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.814    31.323    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.976 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/Q6
                         net (fo=3, routed)           0.894    32.870    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data_raw[2]
    SLICE_X107Y57        LUT1 (Prop_lut1_I0_O)        0.124    32.994 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data[2]_INST_0/O
                         net (fo=4, routed)           2.349    35.344    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[229]
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.540    30.845    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/CLK
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X58Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    30.723    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8
  -------------------------------------------------------------------
                         required time                         30.723    
                         arrival time                         -35.344    
  -------------------------------------------------------------------
                         slack                                 -4.621    

Slack (VIOLATED) :        -4.544ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][235]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        3.954ns  (logic 0.777ns (19.650%)  route 3.177ns (80.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 30.852 - 28.125 ) 
    Source Clock Delay      (SCD):    3.310ns = ( 31.310 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.801    31.310    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653    31.963 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           2.002    33.966    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data_raw[0]
    SLICE_X90Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.090 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data[0]_INST_0/O
                         net (fo=4, routed)           1.175    35.265    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[235]
    SLICE_X82Y26         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][235]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.547    30.852    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y26         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][235]_srl8/CLK
                         clock pessimism              0.000    30.852    
                         clock uncertainty           -0.092    30.760    
    SLICE_X82Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    30.721    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][235]_srl8
  -------------------------------------------------------------------
                         required time                         30.721    
                         arrival time                         -35.265    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.528ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][238]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        3.958ns  (logic 0.777ns (19.629%)  route 3.181ns (80.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 30.852 - 28.125 ) 
    Source Clock Delay      (SCD):    3.310ns = ( 31.310 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.801    31.310    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653    31.963 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/Q5
                         net (fo=3, routed)           1.103    33.066    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data_raw[3]
    SLICE_X107Y70        LUT1 (Prop_lut1_I0_O)        0.124    33.190 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data[3]_INST_0/O
                         net (fo=4, routed)           2.079    35.269    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DATA_I[238]
    SLICE_X82Y26         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][238]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.547    30.852    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y26         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][238]_srl8/CLK
                         clock pessimism              0.000    30.852    
                         clock uncertainty           -0.092    30.760    
    SLICE_X82Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    30.741    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][238]_srl8
  -------------------------------------------------------------------
                         required time                         30.741    
                         arrival time                         -35.269    
  -------------------------------------------------------------------
                         slack                                 -4.528    

Slack (VIOLATED) :        -4.479ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        3.873ns  (logic 0.777ns (20.062%)  route 3.096ns (79.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 30.855 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.815    31.324    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653    31.977 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/Q7
                         net (fo=4, routed)           1.173    33.150    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data_raw[1]
    SLICE_X101Y56        LUT1 (Prop_lut1_I0_O)        0.124    33.274 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data[1]_INST_0/O
                         net (fo=3, routed)           1.923    35.197    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[220]
    SLICE_X54Y38         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.550    30.855    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y38         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/CLK
                         clock pessimism              0.000    30.855    
                         clock uncertainty           -0.092    30.763    
    SLICE_X54Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    30.719    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8
  -------------------------------------------------------------------
                         required time                         30.719    
                         arrival time                         -35.197    
  -------------------------------------------------------------------
                         slack                                 -4.479    

Slack (VIOLATED) :        -4.446ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][225]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        3.823ns  (logic 0.777ns (20.324%)  route 3.046ns (79.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.815    31.324    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653    31.977 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           2.257    34.235    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X69Y31         LUT1 (Prop_lut1_I0_O)        0.124    34.359 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst0/oq_data[6]_INST_0/O
                         net (fo=4, routed)           0.789    35.147    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[225]
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][225]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.540    30.845    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][225]_srl8/CLK
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X58Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    30.701    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][225]_srl8
  -------------------------------------------------------------------
                         required time                         30.701    
                         arrival time                         -35.147    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.435ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][240]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        3.898ns  (logic 0.777ns (19.933%)  route 3.121ns (80.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 30.912 - 28.125 ) 
    Source Clock Delay      (SCD):    3.310ns = ( 31.310 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.801    31.310    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653    31.963 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/ISERDESE2_adc_inst/Q3
                         net (fo=3, routed)           1.209    33.172    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data_raw[5]
    SLICE_X106Y65        LUT1 (Prop_lut1_I0_O)        0.124    33.296 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst2/oq_data[5]_INST_0/O
                         net (fo=4, routed)           1.912    35.208    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DATA_I[240]
    SLICE_X92Y23         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][240]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.607    30.912    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X92Y23         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][240]_srl8/CLK
                         clock pessimism              0.000    30.912    
                         clock uncertainty           -0.092    30.820    
    SLICE_X92Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    30.773    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][240]_srl8
  -------------------------------------------------------------------
                         required time                         30.773    
                         arrival time                         -35.208    
  -------------------------------------------------------------------
                         slack                                 -4.435    

Slack (VIOLATED) :        -4.378ns  (required time - arrival time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        3.789ns  (logic 0.777ns (20.507%)  route 3.012ns (79.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 30.845 - 28.125 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 31.323 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.814    31.323    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653    31.976 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/Q5
                         net (fo=3, routed)           0.588    32.565    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data_raw[3]
    SLICE_X113Y58        LUT1 (Prop_lut1_I0_O)        0.124    32.689 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data[3]_INST_0/O
                         net (fo=4, routed)           2.424    35.112    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[230]
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.540    30.845    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y22         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/CLK
                         clock pessimism              0.000    30.845    
                         clock uncertainty           -0.092    30.753    
    SLICE_X58Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    30.734    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8
  -------------------------------------------------------------------
                         required time                         30.734    
                         arrival time                         -35.112    
  -------------------------------------------------------------------
                         slack                                 -4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.222ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                            (clock source 'ADC_DATA_CLK_2'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@90.000ns - ADC_DATA_CLK_2 fall@90.000ns)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.349ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 91.243 - 90.000 ) 
    Source Clock Delay      (SCD):    0.872ns = ( 90.872 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    90.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206    90.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271    90.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.349    91.221    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[283]
    SLICE_X90Y50         SRL16E                                       f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    90.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    90.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.877    91.243    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X90Y50         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8/CLK
                         clock pessimism              0.000    91.243    
                         clock uncertainty            0.092    91.335    
    SLICE_X90Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    91.443    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][283]_srl8
  -------------------------------------------------------------------
                         required time                        -91.443    
                         arrival time                          91.221    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.657%)  route 0.196ns (51.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.254     1.126    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/adc_clk_div_in
    SLICE_X110Y70        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_ctr_reg[7]/Q
                         net (fo=3, routed)           0.196     1.463    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_ctr_reg[7]
    SLICE_X111Y71        LUT5 (Prop_lut5_I2_O)        0.045     1.508 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.508    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.896     1.262    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/clk_ref
    SLICE_X111Y71        FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.262    
                         clock uncertainty            0.092     1.354    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.091     1.445    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                            (clock source 'ADC_DATA_CLK_2'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@90.000ns - ADC_DATA_CLK_2 fall@90.000ns)
  Data Path Delay:        0.591ns  (logic 0.045ns (7.617%)  route 0.546ns (92.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 91.215 - 90.000 ) 
    Source Clock Delay      (SCD):    0.872ns = ( 90.872 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    90.395 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206    90.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271    90.872 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.546    91.418    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[283]
    SLICE_X67Y50         LUT2 (Prop_lut2_I0_O)        0.045    91.463 f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_15/O
                         net (fo=1, routed)           0.000    91.463    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X67Y50         FDRE                                         f  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    90.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    90.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.849    91.215    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X67Y50         FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    91.215    
                         clock uncertainty            0.092    91.307    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.091    91.398    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.398    
                         arrival time                          91.463    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/trigger_sub_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.588%)  route 0.175ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.340     1.212    nolabel_line151/adc_receiver_core_0/inst/adc_data_clk
    SLICE_X51Y51         FDRE                                         r  nolabel_line151/adc_receiver_core_0/inst/trigger_sub_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  nolabel_line151/adc_receiver_core_0/inst/trigger_sub_word_reg[2]/Q
                         net (fo=10, routed)          0.175     1.528    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[296]
    SLICE_X50Y53         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.820     1.186    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y53         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8/CLK
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.092     1.278    
    SLICE_X50Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.380    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][296]_srl8
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.340     1.212    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/WR_CLK
    SLICE_X52Y52         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/Q
                         net (fo=2, routed)           0.259     1.612    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[105]
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.092     1.283    
    SLICE_X50Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.392    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.703%)  route 0.254ns (64.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.340     1.212    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/WR_CLK
    SLICE_X52Y52         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/Q
                         net (fo=2, routed)           0.254     1.607    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[104]
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.092     1.283    
    SLICE_X50Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.385    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.768%)  route 0.265ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.339     1.211    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/WR_CLK
    SLICE_X52Y53         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141     1.352 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=2, routed)           0.265     1.617    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[107]
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.092     1.283    
    SLICE_X50Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.391    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.972%)  route 0.346ns (71.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.339     1.211    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/WR_CLK
    SLICE_X52Y54         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.352 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/Q
                         net (fo=2, routed)           0.346     1.698    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[111]
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.092     1.283    
    SLICE_X50Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.466    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.180%)  route 0.260ns (64.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.340     1.212    nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/WR_CLK
    SLICE_X52Y52         FDRE                                         r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  nolabel_line151/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/Q
                         net (fo=2, routed)           0.260     1.613    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[106]
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.825     1.191    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y44         SRL16E                                       r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.092     1.283    
    SLICE_X50Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.377    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.267ns (43.070%)  route 0.353ns (56.930%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/bufr_adc_ref_clkdiv/O
                         net (fo=279, routed)         0.260     1.132    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177     1.309 f  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/ISERDESE2_adc_inst/Q3
                         net (fo=3, routed)           0.275     1.584    nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data_raw[5]
    SLICE_X112Y58        LUT1 (Prop_lut1_I0_O)        0.045     1.629 r  nolabel_line151/adc_receiver_core_0/inst/nolabel_line45/asi2_mod_inst1/oq_data[5]_INST_0/O
                         net (fo=4, routed)           0.078     1.707    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[232]
    SLICE_X112Y58        LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig_i_66/O
                         net (fo=1, routed)           0.000     1.752    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[13]
    SLICE_X112Y58        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.907     1.273    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X112Y58        FDRE                                         r  nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000     1.273    
                         clock uncertainty            0.092     1.365    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.121     1.486    nolabel_line151/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.631ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.154ns  (logic 0.419ns (36.306%)  route 0.735ns (63.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X83Y41         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.735     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y45         FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 31.631    

Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.755%)  route 0.635ns (60.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X91Y41         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.635     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X90Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y43         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.147%)  route 0.599ns (58.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y41         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y45         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 31.760    

Slack (MET) :             31.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.927%)  route 0.605ns (59.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X91Y41         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.605     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X90Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y42         FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 31.760    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.050%)  route 0.579ns (55.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.579     1.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y43         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.475%)  route 0.618ns (57.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.618     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y45         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 31.881    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.925%)  route 0.495ns (52.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X91Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.495     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X90Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y42         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.481%)  route 0.447ns (49.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X91Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X91Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X91Y42         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 32.002    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.719ns,  Total Violation       -2.719ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.896ns  (logic 0.704ns (18.068%)  route 3.192ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 8.509 - 5.625 ) 
    Source Clock Delay      (SCD):    2.162ns = ( 7.162 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     5.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     6.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.897     7.162    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X88Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.456     7.618 f  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=3, routed)           2.395    10.013    nolabel_line151/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X87Y123        LUT6 (Prop_lut6_I5_O)        0.124    10.137 f  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_i_2/O
                         net (fo=1, routed)           0.798    10.934    nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_i_2_n_0
    SLICE_X87Y123        LUT4 (Prop_lut4_I1_O)        0.124    11.058 r  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_i_1/O
                         net (fo=1, routed)           0.000    11.058    nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_i_1_n_0
    SLICE_X87Y123        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.705     8.509    nolabel_line151/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X87Y123        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                         clock pessimism              0.000     8.509    
                         clock uncertainty           -0.199     8.310    
    SLICE_X87Y123        FDRE (Setup_fdre_C_D)        0.029     8.339    nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.020%)  route 0.602ns (58.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X88Y131        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.602     1.021    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X88Y132        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)       -0.268     2.232    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.646%)  route 0.617ns (54.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y129                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X94Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.135    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X93Y129        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X93Y129        FDRE (Setup_fdre_C_D)       -0.095     2.405    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.214%)  route 0.650ns (58.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.650     1.106    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X88Y130        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)       -0.095     2.405    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.150ns  (logic 0.518ns (45.029%)  route 0.632ns (54.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.632     1.150    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y127        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X90Y127        FDRE (Setup_fdre_C_D)       -0.043     2.457    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.457    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.111%)  route 0.630ns (54.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.630     1.148    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y127        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X90Y127        FDRE (Setup_fdre_C_D)       -0.045     2.455    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.455    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.085%)  route 0.628ns (57.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.628     1.084    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X88Y129        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)       -0.093     2.407    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.604     1.122    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X90Y127        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X90Y127        FDRE (Setup_fdre_C_D)       -0.047     2.453    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.344%)  route 0.596ns (56.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.596     1.052    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X88Y129        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)       -0.093     2.407    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.756%)  route 0.586ns (56.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131                                     0.000     0.000 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X88Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.586     1.042    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X88Y132        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)       -0.095     2.405    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  1.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.738%)  route 0.807ns (81.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     0.597    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.654     0.724    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X88Y125        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.141     0.865 f  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[10]/Q
                         net (fo=3, routed)           0.807     1.672    nolabel_line151/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[10]
    SLICE_X87Y123        LUT4 (Prop_lut4_I0_O)        0.045     1.717 r  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_i_1/O
                         net (fo=1, routed)           0.000     1.717    nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_i_1_n_0
    SLICE_X87Y123        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.924     1.290    nolabel_line151/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X87Y123        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                         clock pessimism              0.000     1.290    
                         clock uncertainty            0.199     1.489    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.091     1.580    nolabel_line151/csi_gearbox_dma_0/inst/fifo_space_available_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.994ns  (logic 0.419ns (42.150%)  route 0.575ns (57.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y43         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.575     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X84Y43         FDCE (Setup_fdce_C_D)       -0.264     5.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.361    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.989ns  (logic 0.419ns (42.386%)  route 0.570ns (57.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y43         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     0.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X84Y43         FDCE (Setup_fdce_C_D)       -0.266     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.626%)  route 0.614ns (57.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X84Y43         FDCE (Setup_fdce_C_D)       -0.095     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.428%)  route 0.451ns (48.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X90Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X92Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X92Y42         FDCE (Setup_fdce_C_D)       -0.215     5.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.488%)  route 0.593ns (56.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.593     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X84Y43         FDCE (Setup_fdce_C_D)       -0.093     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.981ns  (logic 0.518ns (52.816%)  route 0.463ns (47.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X90Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X91Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X91Y41         FDCE (Setup_fdce_C_D)       -0.093     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X91Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X91Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X91Y41         FDCE (Setup_fdce_C_D)       -0.095     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.006%)  route 0.456ns (49.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X91Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X92Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X92Y42         FDCE (Setup_fdce_C_D)       -0.047     5.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.578    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  4.666    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           52  Failing Endpoints,  Worst Slack       -3.006ns,  Total Violation     -113.457ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        2.022ns  (logic 0.704ns (34.824%)  route 1.318ns (65.176%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.300    20.831    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124    20.955 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.665    21.620    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I0_O)        0.124    21.744 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_2/O
                         net (fo=4, routed)           0.352    22.097    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_CE)      -0.169    19.091    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        2.022ns  (logic 0.704ns (34.824%)  route 1.318ns (65.176%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.300    20.831    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124    20.955 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.665    21.620    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I0_O)        0.124    21.744 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_2/O
                         net (fo=4, routed)           0.352    22.097    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_CE)      -0.169    19.091    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        2.022ns  (logic 0.704ns (34.824%)  route 1.318ns (65.176%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.300    20.831    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124    20.955 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.665    21.620    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I0_O)        0.124    21.744 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_2/O
                         net (fo=4, routed)           0.352    22.097    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_CE)      -0.169    19.091    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        2.022ns  (logic 0.704ns (34.824%)  route 1.318ns (65.176%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.300    20.831    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124    20.955 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.665    21.620    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I0_O)        0.124    21.744 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_2/O
                         net (fo=4, routed)           0.352    22.097    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_CE)      -0.169    19.091    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.370ns  (logic 0.580ns (42.339%)  route 0.790ns (57.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.304    20.835    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT6 (Prop_lut6_I5_O)        0.124    20.959 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.486    21.445    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.524    18.736    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.370ns  (logic 0.580ns (42.339%)  route 0.790ns (57.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.304    20.835    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT6 (Prop_lut6_I5_O)        0.124    20.959 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.486    21.445    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.524    18.736    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.370ns  (logic 0.580ns (42.339%)  route 0.790ns (57.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.304    20.835    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT6 (Prop_lut6_I5_O)        0.124    20.959 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.486    21.445    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.524    18.736    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.370ns  (logic 0.580ns (42.339%)  route 0.790ns (57.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 19.459 - 17.500 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 20.075 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.906    20.075    nolabel_line151/simple_reset_control_0/inst/clk_master
    SLICE_X80Y115        FDRE                                         r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.456    20.531 r  nolabel_line151/simple_reset_control_0/inst/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           0.304    20.835    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/g_rst_gen_repN_1_alias
    SLICE_X81Y115        LUT6 (Prop_lut6_I5_O)        0.124    20.959 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.486    21.445    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state[3]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.718    19.459    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X82Y114        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    19.459    
                         clock uncertainty           -0.199    19.260    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.524    18.736    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.722ns  (logic 0.828ns (48.084%)  route 0.894ns (51.916%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 19.452 - 17.500 ) 
    Source Clock Delay      (SCD):    3.193ns = ( 20.068 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.899    20.068    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X67Y116        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.456    20.524 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/Q
                         net (fo=6, routed)           0.480    21.004    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable
    SLICE_X65Y116        LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_4/O
                         net (fo=1, routed)           0.263    21.391    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_4_n_0
    SLICE_X65Y116        LUT6 (Prop_lut6_I2_O)        0.124    21.515 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_3/O
                         net (fo=1, routed)           0.151    21.666    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_3_n_0
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    21.790 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_1/O
                         net (fo=1, routed)           0.000    21.790    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_1_n_0
    SLICE_X65Y116        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.711    19.452    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X65Y116        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/C
                         clock pessimism              0.000    19.452    
                         clock uncertainty           -0.199    19.253    
    SLICE_X65Y116        FDRE (Setup_fdre_C_D)        0.031    19.284    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg
  -------------------------------------------------------------------
                         required time                         19.284    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.414ns  (logic 0.478ns (33.794%)  route 0.936ns (66.206%))
  Logic Levels:           0  
  Clock Path Skew:        -1.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 19.456 - 17.500 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 20.074 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.905    20.074    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X62Y107        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.478    20.552 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[4]/Q
                         net (fo=2, routed)           0.936    21.488    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type[4]
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    17.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612    19.112    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         1.715    19.456    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[4]/C
                         clock pessimism              0.000    19.456    
                         clock uncertainty           -0.199    19.257    
    SLICE_X62Y109        FDRE (Setup_fdre_C_D)       -0.216    19.041    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[4]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                         -21.488    
  -------------------------------------------------------------------
                         slack                                 -2.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.146%)  route 0.194ns (57.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.656     0.992    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X67Y116        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/Q
                         net (fo=6, routed)           0.194     1.327    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable
    SLICE_X63Y116        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.929     1.006    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X63Y116        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/C
                         clock pessimism              0.000     1.006    
                         clock uncertainty            0.199     1.205    
    SLICE_X63Y116        FDRE (Hold_fdre_C_D)         0.070     1.275    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.297%)  route 0.207ns (52.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X63Y108        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[3]/Q
                         net (fo=2, routed)           0.207     1.344    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[3]
    SLICE_X66Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.389 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.389    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[3]_i_1_n_0
    SLICE_X66Y108        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X66Y108        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[3]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.121     1.332    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.672%)  route 0.180ns (52.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X62Y107        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.160 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[0]/Q
                         net (fo=2, routed)           0.180     1.340    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type[0]
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[0]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X62Y109        FDRE (Hold_fdre_C_D)         0.064     1.275    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.336%)  route 0.169ns (44.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.657     0.993    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X54Y109        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.164     1.157 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[14]/Q
                         net (fo=3, routed)           0.169     1.326    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[14]
    SLICE_X59Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.371 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[14]_i_1/O
                         net (fo=1, routed)           0.000     1.371    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[14]_i_1_n_0
    SLICE_X59Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.934     1.011    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X59Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]/C
                         clock pessimism              0.000     1.011    
                         clock uncertainty            0.199     1.210    
    SLICE_X59Y109        FDRE (Hold_fdre_C_D)         0.091     1.301    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.389%)  route 0.175ns (51.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X62Y107        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.160 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[2]/Q
                         net (fo=2, routed)           0.175     1.335    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type[2]
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[2]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X62Y109        FDRE (Hold_fdre_C_D)         0.052     1.263    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.226ns (59.481%)  route 0.154ns (40.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X63Y108        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.128     1.124 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[5]/Q
                         net (fo=2, routed)           0.154     1.278    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[5]
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.098     1.376 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[5]_i_2/O
                         net (fo=1, routed)           0.000     1.376    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[5]_i_2_n_0
    SLICE_X63Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X63Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[5]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092     1.303    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.538%)  route 0.188ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X62Y107        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     1.160 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg66_reg[3]/Q
                         net (fo=2, routed)           0.188     1.348    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type[3]
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X62Y109        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[3]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X62Y109        FDRE (Hold_fdre_C_D)         0.063     1.274    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_data_type_regd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.190ns (47.189%)  route 0.213ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X61Y108        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[2]/Q
                         net (fo=3, routed)           0.213     1.350    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[2]
    SLICE_X67Y108        LUT2 (Prop_lut2_I1_O)        0.049     1.399 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[3]_i_1/O
                         net (fo=1, routed)           0.000     1.399    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[3]_i_1_n_0
    SLICE_X67Y108        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X67Y108        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[3]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.107     1.318    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.390%)  route 0.206ns (52.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X63Y108        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[0]/Q
                         net (fo=2, routed)           0.206     1.343    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[0]
    SLICE_X65Y108        LUT3 (Prop_lut3_I2_O)        0.045     1.388 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.388    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[0]_i_1_n_0
    SLICE_X65Y108        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X65Y108        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X65Y108        FDRE (Hold_fdre_C_D)         0.091     1.302    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.183ns (44.389%)  route 0.229ns (55.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.660     0.996    nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X60Y108        FDRE                                         r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  nolabel_line151/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[6]/Q
                         net (fo=3, routed)           0.229     1.366    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[6]
    SLICE_X63Y107        LUT2 (Prop_lut2_I1_O)        0.042     1.408 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[7]_i_1/O
                         net (fo=1, routed)           0.000     1.408    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[7]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     0.864    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.935     1.012    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_fifo_clk
    SLICE_X63Y107        FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[7]/C
                         clock pessimism              0.000     1.012    
                         clock uncertainty            0.199     1.211    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.107     1.318    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -3.893ns,  Total Violation      -15.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.518ns (35.313%)  route 0.949ns (64.687%))
  Logic Levels:           0  
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         2.228     2.493    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.885     3.914    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X102Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.518     4.432 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.949     5.381    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.488    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.488    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.205ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.642ns (35.962%)  route 1.143ns (64.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.761 - 0.625 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.654     1.657    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    SLICE_X50Y47         FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.530     2.705    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div[0]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.829 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.613     3.442    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.587    
                         clock uncertainty           -0.176     0.411    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.237    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 -3.205    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.550%)  route 0.380ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.464 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3_INST_0/Q
                         net (fo=3, routed)           0.380     3.141    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.464    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.290    
                         clock uncertainty           -0.176     2.113    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.240    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.240    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.606ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.456ns (44.998%)  route 0.557ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.557     3.318    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.712    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                 -1.606    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.456ns (45.459%)  route 0.547ns (54.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.547     3.308    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.712    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.728%)  route 0.520ns (53.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.520     3.281    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.712    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.456ns (52.746%)  route 0.409ns (47.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.806     1.806    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.409     3.170    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.612     2.237    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.712    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                 -1.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.111%)  route 0.220ns (60.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.220     3.635    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.920    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.916%)  route 0.231ns (62.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.231     3.646    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.920    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.528%)  route 0.267ns (65.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.267     3.682    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.920    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.299%)  route 0.270ns (65.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.270     3.685    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.920    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.203%)  route 0.439ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 3.715 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     2.544    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.570 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=301, routed)         0.768     3.338    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     3.430 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.285     3.715    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X102Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.164     3.879 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.439     4.318    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.460    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.613 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3_INST_0/Q
                         net (fo=3, routed)           0.196     3.611    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.613    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.663    
                         clock uncertainty            0.176     1.839    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.726    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             2.576ns  (arrival time - required time)
  Source:                 nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.562ns  (logic 0.246ns (43.748%)  route 0.316ns (56.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.660 - 0.625 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 3.059 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.597     3.097    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.557     3.059    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I_in
    SLICE_X50Y47         FDRE                                         r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     3.207 f  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.087     3.294    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div[1]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.098     3.392 r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.229     3.621    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.625 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.864     1.489    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line151/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.710    
                         clock uncertainty            0.176     0.886    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.045    nolabel_line151/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  2.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.456ns (15.965%)  route 2.400ns (84.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 8.368 - 5.625 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.739     3.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.456     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.400     5.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.564     8.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.230     8.598    
                         clock uncertainty           -0.092     8.506    
    SLICE_X89Y48         FDCE (Recov_fdce_C_CLR)     -0.405     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.534%)  route 2.113ns (78.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X13Y37         FDRE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.660     4.163    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.287 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.453     5.740    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X5Y44          FDCE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.658     8.462    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X5Y44          FDCE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.405     8.195    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.534%)  route 2.113ns (78.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X13Y37         FDRE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.660     4.163    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.287 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.453     5.740    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X5Y44          FDCE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.658     8.462    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X5Y44          FDCE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.405     8.195    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.456ns (19.200%)  route 1.919ns (80.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 8.351 - 5.625 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.739     3.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.456     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.919     5.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.547     8.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.115     8.466    
                         clock uncertainty           -0.092     8.374    
    SLICE_X84Y51         FDCE (Recov_fdce_C_CLR)     -0.405     7.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.773ns (30.411%)  route 1.769ns (69.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 8.382 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.132     5.589    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDCE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.578     8.382    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDCE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.267     8.649    
                         clock uncertainty           -0.092     8.557    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405     8.152    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.773ns (30.411%)  route 1.769ns (69.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 8.382 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.132     5.589    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDCE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.578     8.382    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDCE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.267     8.649    
                         clock uncertainty           -0.092     8.557    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405     8.152    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.235%)  route 1.915ns (80.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 8.351 - 5.625 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.739     3.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.456     3.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.915     5.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.547     8.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.115     8.466    
                         clock uncertainty           -0.092     8.374    
    SLICE_X85Y51         FDCE (Recov_fdce_C_CLR)     -0.405     7.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.701%)  route 1.975ns (77.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X13Y37         FDRE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.660     4.163    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.287 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.602    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X5Y43          FDCE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.658     8.462    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X5Y43          FDCE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X5Y43          FDCE (Recov_fdce_C_CLR)     -0.405     8.195    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.580ns (22.701%)  route 1.975ns (77.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X13Y37         FDRE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.660     4.163    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.287 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.602    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X5Y43          FDCE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.658     8.462    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X5Y43          FDCE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X5Y43          FDCE (Recov_fdce_C_CLR)     -0.405     8.195    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.773ns (30.411%)  route 1.769ns (69.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 8.382 - 5.625 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.753     3.047    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDPE (Prop_fdpe_C_Q)         0.478     3.525 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     4.162    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.295     4.457 f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.132     5.589    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X14Y40         FDPE                                         f  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       1.578     8.382    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X14Y40         FDPE                                         r  nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.267     8.649    
                         clock uncertainty           -0.092     8.557    
    SLICE_X14Y40         FDPE (Recov_fdpe_C_PRE)     -0.361     8.196    nolabel_line151/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.507%)  route 0.280ns (66.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.584     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDCE (Prop_fdce_C_Q)         0.141     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.280     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X85Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.859     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X85Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X85Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.049%)  route 0.344ns (70.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.344     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.030     1.189    
    SLICE_X83Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.049%)  route 0.344ns (70.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.344     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.030     1.189    
    SLICE_X83Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.049%)  route 0.344ns (70.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.344     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X83Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.607%)  route 0.131ns (44.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDPE (Prop_fdpe_C_Q)         0.164     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X90Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.881     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X90Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.607%)  route 0.131ns (44.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDPE (Prop_fdpe_C_Q)         0.164     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X90Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.881     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X90Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X90Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDPE (Prop_fdpe_C_Q)         0.148     1.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y42         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.882     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.284     0.964    
    SLICE_X94Y42         FDPE (Remov_fdpe_C_PRE)     -0.124     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.765%)  route 0.189ns (57.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.189     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.263     0.960    
    SLICE_X81Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.765%)  route 0.189ns (57.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.189     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.263     0.960    
    SLICE_X81Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.784%)  route 0.194ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDPE (Prop_fdpe_C_Q)         0.164     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.194     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X90Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line151/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line151/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line151/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12367, routed)       0.881     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X90Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.984    
    SLICE_X90Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.123%)  route 3.741ns (81.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.791     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X82Y57         FDCE (Recov_fdce_C_CLR)     -0.361    36.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.816    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 27.987    

Slack (MET) :             27.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.123%)  route 3.741ns (81.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.791     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X82Y57         FDCE (Recov_fdce_C_CLR)     -0.361    36.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.816    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 27.987    

Slack (MET) :             28.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.123%)  route 3.741ns (81.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.791     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X82Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 28.029    

Slack (MET) :             28.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.123%)  route 3.741ns (81.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.791     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X82Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 28.029    

Slack (MET) :             28.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.123%)  route 3.741ns (81.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.791     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X82Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 28.029    

Slack (MET) :             28.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.123%)  route 3.741ns (81.877%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.791     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.455    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X82Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 28.029    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.685%)  route 3.603ns (81.315%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.653     8.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.455    37.211    
                         clock uncertainty           -0.035    37.176    
    SLICE_X81Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.771    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.685%)  route 3.603ns (81.315%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.653     8.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.455    37.211    
                         clock uncertainty           -0.035    37.176    
    SLICE_X81Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.771    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.828ns (19.359%)  route 3.449ns (80.641%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.455    37.211    
                         clock uncertainty           -0.035    37.176    
    SLICE_X82Y59         FDCE (Recov_fdce_C_CLR)     -0.319    36.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 28.320    

Slack (MET) :             28.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.828ns (19.359%)  route 3.449ns (80.641%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.710     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.456     4.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.819     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.276     7.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.455    37.211    
                         clock uncertainty           -0.035    37.176    
    SLICE_X82Y59         FDCE (Recov_fdce_C_CLR)     -0.319    36.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 28.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X93Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.578%)  route 0.183ns (56.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X92Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X92Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.578%)  route 0.183ns (56.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X92Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X92Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.578%)  route 0.183ns (56.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X92Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.398     1.744    
    SLICE_X92Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.375    





