// Seed: 2045210392
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  output supply0 id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_11
  );
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2  = id_14[(id_7)];
  assign id_12 = id_9;
  assign id_13 = 1;
endmodule
