# FPGA Example designs

This example designs demonstrate DPC++ compiler code performance-optimized for FPGA accelerators

| Code sample name                  | Description
|:---                               |:---
| CRR                               | Cox Ross Rubinstein option pricing model
| QRD                               | QR decomposition of matrices
| GZIP                              | GZIP compression

