#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 03 21:47:52 2017
# Process ID: 1160
# Current directory: E:/HITCS/principles-of-computer-organization/exp2/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6040 E:\HITCS\principles-of-computer-organization\exp2\ram\ram.xpr
# Log file: E:/HITCS/principles-of-computer-organization/exp2/ram/vivado.log
# Journal file: E:/HITCS/principles-of-computer-organization/exp2/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/HITCS/principles-of-computer-organization/exp2/ram/ram.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 21:48:08 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 21:48:08 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 826.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 826.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 843.543 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 21:51:11 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 21:51:11 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 843.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 843.543 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 21:52:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 21:52:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 843.543 ; gain = 0.000
add_bp {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd} 163
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 879.023 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 22:10:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 22:10:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 879.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 879.023 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 22:27:14 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 879.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 879.023 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 22:29:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 22:29:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 879.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.023 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 22:34:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 22:34:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 879.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 22:35:37 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 22:35:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 879.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 895.559 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 23:00:02 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 23:00:02 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 895.559 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs synth_1
[Wed May 03 23:00:18 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 64 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.898 ; gain = 277.621
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/sim_ram_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/sim_ram_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/sim_ram_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_func_synth xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100000010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101100001100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000010000011")(0...]
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(1,9,1,7,1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(is_wclk_inverted='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.ram [ram_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ldpe_v of entity unisim.LDPE [\LDPE(init='0')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/xsim.dir/sim_ram_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func/xsim.dir/sim_ram_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 23:01:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 23:01:23 2017...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1581.574 ; gain = 383.785
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_func_synth -key {Post-Synthesis:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
WARNING: Simulation object /sim_ram/uu/m_ram/WE was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/CS was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/IO was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/matrix[0][0] was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/matrix[0][16] was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/cur_c was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/row_address was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/col_address was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/matrix was not found in the design.
WARNING: Simulation object /sim_ram/uu/m_ram/A was not found in the design.
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1606.262 ; gain = 695.984
add_wave {{/sim_ram/uu/m_ram/IO_reg1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 23:02:32 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1644.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1644.266 ; gain = 0.000
add_bp {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd} 162
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 59
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 60
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 61
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 73
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 79
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 80
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 155
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 158
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 167
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 144
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 140
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 127
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 123
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 122
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 121
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" Line 79
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" Line 73
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" Line 74
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 59
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 60
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 61
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 73
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 79
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 80
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 127
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 128
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 130
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 131
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 135
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 136
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 144
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 145
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 146
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 155
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 158
step
Stopped at time : 0 fs : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 167
step
Stopped at time : 5 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" Line 73
step
Stopped at time : 5 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" Line 74
step
Stopped at time : 5 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 59
step
Stopped at time : 5 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" Line 60
run all
Stopped at time : 105 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 110 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 115 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 120 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 125 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 130 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 135 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 140 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 145 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 150 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 155 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 160 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 165 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 170 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 175 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 180 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 185 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 190 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 195 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 305 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 310 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 315 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 320 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 325 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 330 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 335 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 340 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 345 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 350 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
run all
Stopped at time : 355 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" Line 162
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 03 23:14:25 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 23:14:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.074 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
ERROR: [VRFC 10-1412] syntax error near = [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd:64]
ERROR: [VRFC 10-1412] syntax error near = [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd:46]
INFO: [VRFC 10-240] VHDL file E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 13:13:04 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.074 ; gain = 0.000
add_wave {{/sim_ram/uu/m_ram/matrix[0][1]}} 
add_wave {{/sim_ram/uu/m_ram/cur_r}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1692.074 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 13:18:46 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 13:18:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1692.074 ; gain = 0.000
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.074 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
ERROR: [VRFC 10-1412] syntax error near wait [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:142]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:38]
INFO: [VRFC 10-240] VHDL file E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 13:30:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 13:30:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1692.074 ; gain = 0.000
add_wave {{/sim_ram/m_ram}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.074 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 13:32:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 13:32:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1692.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1692.074 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
ERROR: [VRFC 10-1412] syntax error near ' [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:130]
ERROR: [VRFC 10-1412] syntax error near if [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:132]
ERROR: [VRFC 10-1412] syntax error near ' [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:138]
ERROR: [VRFC 10-1412] syntax error near if [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:140]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:102]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd:38]
INFO: [VRFC 10-240] VHDL file E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 13:46:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 13:46:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1692.074 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 13:47:55 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 13:47:55 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 13:50:50 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 13:50:50 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 13:52:52 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 13:52:52 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1
[Thu May 04 13:58:14 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu May 04 13:59:02 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 13:59:33 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May 04 14:00:59 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744510A
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 04 14:03:26 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 14:03:26 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 04 14:09:20 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 14:09:20 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 04 14:15:12 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 14:15:12 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-4706] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:19:52 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:19:52 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1766.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:21:46 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:21:46 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:24:35 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:24:35 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.586 ; gain = 0.000
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:26:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:26:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:28:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:28:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.586 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:33:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:33:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.586 ; gain = 0.000
add_wave {{/sim_ram/uu/m_ram/IO}} 
add_wave {{/sim_ram/uu/cur_t}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:42:08 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:42:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:45:37 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:45:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:46:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:46:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.586 ; gain = 0.000
step
Stopped at time : 1002 ns : File "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" Line 113
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:47:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:47:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:49:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:49:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 14:52:24 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 14:52:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.586 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 14:53:27 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 14:53:27 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu May 04 15:00:04 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 15:01:48 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 15:01:48 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 15:09:04 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 15:09:04 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.586 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/sim_ram_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 15:10:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 15:10:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.586 ; gain = 0.000
run 30 us
add_wave {{/sim_ram/uu/clk1mhz}} 
run 30 us
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 15:21:56 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 15:21:56 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.953 ; gain = 0.000
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.953 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
"xvhdl -m64 --relax -prj sim_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/perform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity perform
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 691a3a2640fb4ee1b71a08a6717d3221 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ram_behav xil_defaultlib.sim_ram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.perform [perform_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ram
Built simulation snapshot sim_ram_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav/xsim.dir/sim_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 04 15:23:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 04 15:23:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ram_behav -key {Behavioral:sim_1:Functional:sim_ram} -tclbatch {sim_ram.tcl} -view {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg
source sim_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1833.953 ; gain = 0.000
run 30 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 04 15:26:44 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/synth_1/runme.log
[Thu May 04 15:26:44 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {E:/HITCS/principles-of-computer-organization/exp2/ram/ram.runs/impl_1/perform.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
save_wave_config {E:/HITCS/principles-of-computer-organization/exp2/ram/sim_ram_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1833.953 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 04 15:33:07 2017...
