Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Feb  4 14:06:22 2026
| Host             : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command          : report_power -file AM_Radio_730_KHz_TopLevel_power_routed.rpt -pb AM_Radio_730_KHz_TopLevel_power_summary_routed.pb -rpx AM_Radio_730_KHz_TopLevel_power_routed.rpx
| Design           : AM_Radio_730_KHz_TopLevel
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.816        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.145        |
| Device Static (W)        | 0.671        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        6 |       --- |             --- |
| CLB Logic               |     0.002 |     1057 |       --- |             --- |
|   LUT as Shift Register |    <0.001 |      139 |    144000 |            0.10 |
|   LUT as Logic          |    <0.001 |      200 |    274080 |            0.07 |
|   Register              |    <0.001 |      484 |    548160 |            0.09 |
|   CARRY8                |    <0.001 |       25 |     34260 |            0.07 |
|   Others                |     0.000 |       63 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |       48 |    274080 |            0.02 |
| Signals                 |     0.002 |      556 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       912 |            0.05 |
| MMCM                    |     0.098 |        0 |       --- |             --- |
| DSPs                    |    <0.001 |        1 |      2520 |            0.04 |
| I/O                     |     0.038 |       26 |       328 |            7.93 |
| Static Power            |     0.671 |          |           |                 |
| Total                   |     0.816 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.191 |       0.012 |      0.180 |
| Vccint_io       |       0.850 |     0.035 |       0.000 |      0.035 |
| Vccbram         |       0.850 |     0.003 |       0.000 |      0.003 |
| Vccaux          |       1.800 |     0.249 |       0.054 |      0.195 |
| Vccaux_io       |       1.800 |     0.037 |       0.004 |      0.033 |
| Vcco33          |       3.300 |     0.018 |       0.009 |      0.009 |
| Vcco25          |       2.500 |     0.009 |       0.000 |      0.009 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------+-----------------+
| Clock              | Domain                             | Constraint (ns) |
+--------------------+------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | Clk_Wizard/inst/clk_out1_clk_wiz_0 |             5.0 |
| clk_out2_clk_wiz_0 | Clk_Wizard/inst/clk_out2_clk_wiz_0 |            66.7 |
| sys_clk_pin        | clk                                |             8.0 |
+--------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| AM_Radio_730_KHz_TopLevel |     0.145 |
|   Clk_Wizard              |     0.098 |
|     inst                  |     0.098 |
|   Demodulation            |     0.002 |
|     U0                    |     0.002 |
|       i_mult              |     0.002 |
|   FIR_10KHz               |     0.005 |
|     U0                    |     0.005 |
|       i_synth             |     0.005 |
|   ibufds_inst             |     0.001 |
+---------------------------+-----------+


