--
-- VHDL Architecture Cursor.Comparator_0.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 16:04:10 13.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;


ARCHITECTURE struct OF Comparator_0 IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL q_inv : std_logic;


    -- Component Declarations
    COMPONENT and2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT inverter
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : and2 USE ENTITY gates.and2;
    FOR ALL : inverter USE ENTITY gates.inverter;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_1 : and2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => q_inv,
            in2  => cin,
            out1 => Cout
        );
    U_0 : inverter
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => q,
            out1 => q_inv
        );

END struct;
