	component nios is
		port (
			clk_clk                       : in  std_logic                     := 'X';             -- clk
			reset_reset_n                 : in  std_logic                     := 'X';             -- reset_n
			switches_conduit_end_1_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			leds_conduit_end_export       : out std_logic_vector(31 downto 0)                     -- export
		);
	end component nios;

