<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: UART Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__uart__registers.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">UART Registers<div class="ingroups"><a class="el" href="group__uart__top.html">UART API and Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Hardware interface definitions for the UART Peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__uart__register__offsets"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__register__offsets.html">Register Offsets</a></td></tr>
<tr class="memdesc:group__uart__register__offsets"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Register offsets from the <code>UARTn</code> Base Peripheral Address, where <code>n</code> <code>=</code> UART Instance Number. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__uart__fifo__offs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__fifo__offs.html">FIFO Register Offsets</a></td></tr>
<tr class="memdesc:group__uart__fifo__offs"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO offsets from the UART_FIFOn Base FIFO Peripheral Address, where <code>n</code> <code>=</code> UART Instance Number. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__CTRL__register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__CTRL__register.html">UART_CTRL</a></td></tr>
<tr class="memdesc:group__UART__CTRL__register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_CTRL register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__BAUD__register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__BAUD__register.html">UART_BAUD</a></td></tr>
<tr class="memdesc:group__UART__BAUD__register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_BAUD register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__TX__FIFO__CTRL__register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__TX__FIFO__CTRL__register.html">UART_TX_FIFO_CTRL</a></td></tr>
<tr class="memdesc:group__UART__TX__FIFO__CTRL__register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_TX_FIFO_CTRL register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__RX__FIFO__CTRL__register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__RX__FIFO__CTRL__register.html">UART_RX_FIFO_CTRL</a></td></tr>
<tr class="memdesc:group__UART__RX__FIFO__CTRL__register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_RX_FIFO_CTRL register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__MD__CTRL__register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__MD__CTRL__register.html">UART_MD_CTRL</a></td></tr>
<tr class="memdesc:group__UART__MD__CTRL__register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_MD_CTRL register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__INTFL__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__INTFL__Register.html">UART_INTFL</a></td></tr>
<tr class="memdesc:group__UART__INTFL__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_INTFL register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__INTEN__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__INTEN__Register.html">UART_INTEN</a></td></tr>
<tr class="memdesc:group__UART__INTEN__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_INTEN register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__UART__IDLE__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__UART__IDLE__Register.html">UART_IDLE</a></td></tr>
<tr class="memdesc:group__UART__IDLE__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_IDLE register fields and masks. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__uart__regs__t.html">mxc_uart_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type for the UART peripheral registers allowing direct 32-bit access to each register.  <a href="structmxc__uart__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab87a28b9c9882d451b31c7ae1cf66a1"><td class="memItemLeft" align="right" valign="top"><a id="gaab87a28b9c9882d451b31c7ae1cf66a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaab87a28b9c9882d451b31c7ae1cf66a1">MXC_CFG_UART_INSTANCES</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gaab87a28b9c9882d451b31c7ae1cf66a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of UART Peripherals. <br /></td></tr>
<tr class="separator:gaab87a28b9c9882d451b31c7ae1cf66a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b11b43a029b68c52a1464210ed2f37"><td class="memItemLeft" align="right" valign="top"><a id="ga37b11b43a029b68c52a1464210ed2f37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga37b11b43a029b68c52a1464210ed2f37">MXC_UART_FIFO_DEPTH</a>&#160;&#160;&#160;(32)</td></tr>
<tr class="memdesc:ga37b11b43a029b68c52a1464210ed2f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Size. <br /></td></tr>
<tr class="separator:ga37b11b43a029b68c52a1464210ed2f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f88349f7cbfc6275441fa14ecda1b00"><td class="memItemLeft" align="right" valign="top"><a id="ga9f88349f7cbfc6275441fa14ecda1b00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga9f88349f7cbfc6275441fa14ecda1b00">MXC_BASE_UART0</a>&#160;&#160;&#160;((uint32_t)0x40012000UL)</td></tr>
<tr class="memdesc:ga9f88349f7cbfc6275441fa14ecda1b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Base Address. <br /></td></tr>
<tr class="separator:ga9f88349f7cbfc6275441fa14ecda1b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef21b6eb8c464bcbebf40f37b809d0b6"><td class="memItemLeft" align="right" valign="top"><a id="gaef21b6eb8c464bcbebf40f37b809d0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaef21b6eb8c464bcbebf40f37b809d0b6">MXC_UART0</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__regs__t.html">mxc_uart_regs_t</a> *)<a class="el" href="group__uart__registers.html#ga9f88349f7cbfc6275441fa14ecda1b00">MXC_BASE_UART0</a>)</td></tr>
<tr class="memdesc:gaef21b6eb8c464bcbebf40f37b809d0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART0 register structure. <br /></td></tr>
<tr class="separator:gaef21b6eb8c464bcbebf40f37b809d0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c774c57ab350bf94602de37ef80c0aa"><td class="memItemLeft" align="right" valign="top"><a id="ga1c774c57ab350bf94602de37ef80c0aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga1c774c57ab350bf94602de37ef80c0aa">MXC_BASE_UART1</a>&#160;&#160;&#160;((uint32_t)0x40013000UL)</td></tr>
<tr class="memdesc:ga1c774c57ab350bf94602de37ef80c0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Base Address. <br /></td></tr>
<tr class="separator:ga1c774c57ab350bf94602de37ef80c0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f46883bd1822f474157903f0c2559d"><td class="memItemLeft" align="right" valign="top"><a id="ga52f46883bd1822f474157903f0c2559d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga52f46883bd1822f474157903f0c2559d">MXC_UART1</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__regs__t.html">mxc_uart_regs_t</a> *)<a class="el" href="group__uart__registers.html#ga1c774c57ab350bf94602de37ef80c0aa">MXC_BASE_UART1</a>)</td></tr>
<tr class="memdesc:ga52f46883bd1822f474157903f0c2559d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART0 register structure. <br /></td></tr>
<tr class="separator:ga52f46883bd1822f474157903f0c2559d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b16051f5d0d86f6513651f96ae6df87"><td class="memItemLeft" align="right" valign="top"><a id="ga4b16051f5d0d86f6513651f96ae6df87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga4b16051f5d0d86f6513651f96ae6df87">MXC_BASE_UART2</a>&#160;&#160;&#160;((uint32_t)0x40014000UL)</td></tr>
<tr class="memdesc:ga4b16051f5d0d86f6513651f96ae6df87"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Base Address. <br /></td></tr>
<tr class="separator:ga4b16051f5d0d86f6513651f96ae6df87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8604fb6495587d5f94d287c9da45f95"><td class="memItemLeft" align="right" valign="top"><a id="gaf8604fb6495587d5f94d287c9da45f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaf8604fb6495587d5f94d287c9da45f95">MXC_UART2</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__regs__t.html">mxc_uart_regs_t</a> *)<a class="el" href="group__uart__registers.html#ga4b16051f5d0d86f6513651f96ae6df87">MXC_BASE_UART2</a>)</td></tr>
<tr class="memdesc:gaf8604fb6495587d5f94d287c9da45f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART0 register structure. <br /></td></tr>
<tr class="separator:gaf8604fb6495587d5f94d287c9da45f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecda38ae6125bbf42352da2e46add97"><td class="memItemLeft" align="right" valign="top"><a id="ga9ecda38ae6125bbf42352da2e46add97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga9ecda38ae6125bbf42352da2e46add97">MXC_BASE_UART3</a>&#160;&#160;&#160;((uint32_t)0x40015000UL)</td></tr>
<tr class="memdesc:ga9ecda38ae6125bbf42352da2e46add97"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Base Address. <br /></td></tr>
<tr class="separator:ga9ecda38ae6125bbf42352da2e46add97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fae4e09845660beb313c9d1d2b6cbd4"><td class="memItemLeft" align="right" valign="top"><a id="ga9fae4e09845660beb313c9d1d2b6cbd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga9fae4e09845660beb313c9d1d2b6cbd4">MXC_UART3</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__regs__t.html">mxc_uart_regs_t</a> *)<a class="el" href="group__uart__registers.html#ga9ecda38ae6125bbf42352da2e46add97">MXC_BASE_UART3</a>)</td></tr>
<tr class="memdesc:ga9fae4e09845660beb313c9d1d2b6cbd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART0 register structure. <br /></td></tr>
<tr class="separator:ga9fae4e09845660beb313c9d1d2b6cbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5187710043c651263d2026c5633f5bd"><td class="memItemLeft" align="right" valign="top"><a id="gaa5187710043c651263d2026c5633f5bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaa5187710043c651263d2026c5633f5bd">MXC_BASE_UART0_FIFO</a>&#160;&#160;&#160;((uint32_t)0x40103000UL)</td></tr>
<tr class="memdesc:gaa5187710043c651263d2026c5633f5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 FIFO Base Address. <br /></td></tr>
<tr class="separator:gaa5187710043c651263d2026c5633f5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d5af5ea81766160018445747a1870c"><td class="memItemLeft" align="right" valign="top"><a id="ga82d5af5ea81766160018445747a1870c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga82d5af5ea81766160018445747a1870c">MXC_UART0_FIFO</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__fifo__regs__t.html">mxc_uart_fifo_regs_t</a> *)<a class="el" href="group__uart__registers.html#gaa5187710043c651263d2026c5633f5bd">MXC_BASE_UART0_FIFO</a>)</td></tr>
<tr class="memdesc:ga82d5af5ea81766160018445747a1870c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART0 FIFO register structure. <br /></td></tr>
<tr class="separator:ga82d5af5ea81766160018445747a1870c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4b40ec8e9ac9d425938d1a9978483e"><td class="memItemLeft" align="right" valign="top"><a id="gadc4b40ec8e9ac9d425938d1a9978483e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gadc4b40ec8e9ac9d425938d1a9978483e">MXC_BASE_UART1_FIFO</a>&#160;&#160;&#160;((uint32_t)0x40104000UL)</td></tr>
<tr class="memdesc:gadc4b40ec8e9ac9d425938d1a9978483e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 FIFO Base Address. <br /></td></tr>
<tr class="separator:gadc4b40ec8e9ac9d425938d1a9978483e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c2414e14fc70112599e6ef9779894c"><td class="memItemLeft" align="right" valign="top"><a id="ga91c2414e14fc70112599e6ef9779894c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga91c2414e14fc70112599e6ef9779894c">MXC_UART1_FIFO</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__fifo__regs__t.html">mxc_uart_fifo_regs_t</a> *)<a class="el" href="group__uart__registers.html#gadc4b40ec8e9ac9d425938d1a9978483e">MXC_BASE_UART1_FIFO</a>)</td></tr>
<tr class="memdesc:ga91c2414e14fc70112599e6ef9779894c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART1 FIFO register structure. <br /></td></tr>
<tr class="separator:ga91c2414e14fc70112599e6ef9779894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7543182e31bfd93e34d5d925573c860"><td class="memItemLeft" align="right" valign="top"><a id="gae7543182e31bfd93e34d5d925573c860"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gae7543182e31bfd93e34d5d925573c860">MXC_BASE_UART2_FIFO</a>&#160;&#160;&#160;((uint32_t)0x40105000UL)</td></tr>
<tr class="memdesc:gae7543182e31bfd93e34d5d925573c860"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 FIFO Base Address. <br /></td></tr>
<tr class="separator:gae7543182e31bfd93e34d5d925573c860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f26e1d75608d62c3698597e514683c5"><td class="memItemLeft" align="right" valign="top"><a id="ga9f26e1d75608d62c3698597e514683c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga9f26e1d75608d62c3698597e514683c5">MXC_UART2_FIFO</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__fifo__regs__t.html">mxc_uart_fifo_regs_t</a> *)<a class="el" href="group__uart__registers.html#gae7543182e31bfd93e34d5d925573c860">MXC_BASE_UART2_FIFO</a>)</td></tr>
<tr class="memdesc:ga9f26e1d75608d62c3698597e514683c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART2 FIFO register structure. <br /></td></tr>
<tr class="separator:ga9f26e1d75608d62c3698597e514683c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc9ba9bb2790db23db19783cc4717cf"><td class="memItemLeft" align="right" valign="top"><a id="gabcc9ba9bb2790db23db19783cc4717cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gabcc9ba9bb2790db23db19783cc4717cf">MXC_BASE_UART3_FIFO</a>&#160;&#160;&#160;((uint32_t)0x40106000UL)</td></tr>
<tr class="memdesc:gabcc9ba9bb2790db23db19783cc4717cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 FIFO Base Address. <br /></td></tr>
<tr class="separator:gabcc9ba9bb2790db23db19783cc4717cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd9f7da68e47f09858877bfab516ca2"><td class="memItemLeft" align="right" valign="top"><a id="ga4dd9f7da68e47f09858877bfab516ca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga4dd9f7da68e47f09858877bfab516ca2">MXC_UART3_FIFO</a>&#160;&#160;&#160;((<a class="el" href="structmxc__uart__fifo__regs__t.html">mxc_uart_fifo_regs_t</a> *)<a class="el" href="group__uart__registers.html#gabcc9ba9bb2790db23db19783cc4717cf">MXC_BASE_UART3_FIFO</a>)</td></tr>
<tr class="memdesc:ga4dd9f7da68e47f09858877bfab516ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the UART3 FIFO register structure. <br /></td></tr>
<tr class="separator:ga4dd9f7da68e47f09858877bfab516ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414d5e5283796a521fe36f31e18ff10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#ga414d5e5283796a521fe36f31e18ff10c">MXC_UART_GET_IRQ</a>(i)</td></tr>
<tr class="memdesc:ga414d5e5283796a521fe36f31e18ff10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the Interrupt Vector of (IRQn_Type) for the <em>i</em> UART port number requested.  <a href="#ga414d5e5283796a521fe36f31e18ff10c">More...</a><br /></td></tr>
<tr class="separator:ga414d5e5283796a521fe36f31e18ff10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ea0ac0e28753f3b98fd9abad72cf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gae0ea0ac0e28753f3b98fd9abad72cf62">MXC_UART_GET_BASE</a>(i)</td></tr>
<tr class="memdesc:gae0ea0ac0e28753f3b98fd9abad72cf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the base peripheral address for the <em>i</em> UART port number requested.  <a href="#gae0ea0ac0e28753f3b98fd9abad72cf62">More...</a><br /></td></tr>
<tr class="separator:gae0ea0ac0e28753f3b98fd9abad72cf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5ea6f24f7f0e52fd6f978878bd7920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gacc5ea6f24f7f0e52fd6f978878bd7920">MXC_UART_GET_UART</a>(i)</td></tr>
<tr class="memdesc:gacc5ea6f24f7f0e52fd6f978878bd7920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to the.  <a href="#gacc5ea6f24f7f0e52fd6f978878bd7920">More...</a><br /></td></tr>
<tr class="separator:gacc5ea6f24f7f0e52fd6f978878bd7920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf892f89116bf4d367e2996ccb48cb5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaf892f89116bf4d367e2996ccb48cb5bd">MXC_UART_GET_IDX</a>(p)</td></tr>
<tr class="memdesc:gaf892f89116bf4d367e2996ccb48cb5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the port number (index), of the UART base address, <em>p</em> parameter.  <a href="#gaf892f89116bf4d367e2996ccb48cb5bd">More...</a><br /></td></tr>
<tr class="separator:gaf892f89116bf4d367e2996ccb48cb5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63df6cd8114b6f43f376729a182a929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaf63df6cd8114b6f43f376729a182a929">MXC_UART_GET_BASE_FIFO</a>(i)</td></tr>
<tr class="memdesc:gaf63df6cd8114b6f43f376729a182a929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the base FIFO address of the UART port number <em>i</em> parameter.  <a href="#gaf63df6cd8114b6f43f376729a182a929">More...</a><br /></td></tr>
<tr class="separator:gaf63df6cd8114b6f43f376729a182a929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecdc72c2bad5e43fe289e1d154edfb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__registers.html#gaecdc72c2bad5e43fe289e1d154edfb8f">MXC_UART_GET_FIFO</a>(i)</td></tr>
<tr class="memdesc:gaecdc72c2bad5e43fe289e1d154edfb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to the <a class="el" href="structmxc__uart__fifo__regs__t.html">UART FIFO register structure</a> for the UART port number <em>i</em> parameter.  <a href="#gaecdc72c2bad5e43fe289e1d154edfb8f">More...</a><br /></td></tr>
<tr class="separator:gaecdc72c2bad5e43fe289e1d154edfb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Definitions for the Hardware Access Layer of the UART Peripherals. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga414d5e5283796a521fe36f31e18ff10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga414d5e5283796a521fe36f31e18ff10c">&sect;&nbsp;</a></span>MXC_UART_GET_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_UART_GET_IRQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)((i) == 0 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> :  \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a> :             \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a> :             \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358">UART3_IRQn</a> : 0)</div><div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358">UART3_IRQn</a></div><div class="ttdoc">UART 3. </div><div class="ttdef"><b>Definition:</b> max3263x.h:220</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdoc">UART 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:218</div></div>
<div class="ttc" id="group__nvic__table_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">MAX3263X Nested Interrupt Vector Table (NVIC). </div><div class="ttdef"><b>Definition:</b> max3263x.h:173</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdoc">UART 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:219</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdoc">UART 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:217</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae0ea0ac0e28753f3b98fd9abad72cf62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ea0ac0e28753f3b98fd9abad72cf62">&sect;&nbsp;</a></span>MXC_UART_GET_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_UART_GET_BASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((i) == 0 ? <a class="code" href="group__uart__registers.html#ga9f88349f7cbfc6275441fa14ecda1b00">MXC_BASE_UART0</a> :         \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__uart__registers.html#ga1c774c57ab350bf94602de37ef80c0aa">MXC_BASE_UART1</a> :         \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__uart__registers.html#ga4b16051f5d0d86f6513651f96ae6df87">MXC_BASE_UART2</a> :         \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__uart__registers.html#ga9ecda38ae6125bbf42352da2e46add97">MXC_BASE_UART3</a> : 0)</div><div class="ttc" id="group__uart__registers_html_ga9f88349f7cbfc6275441fa14ecda1b00"><div class="ttname"><a href="group__uart__registers.html#ga9f88349f7cbfc6275441fa14ecda1b00">MXC_BASE_UART0</a></div><div class="ttdeci">#define MXC_BASE_UART0</div><div class="ttdoc">UART0 Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:744</div></div>
<div class="ttc" id="group__uart__registers_html_ga1c774c57ab350bf94602de37ef80c0aa"><div class="ttname"><a href="group__uart__registers.html#ga1c774c57ab350bf94602de37ef80c0aa">MXC_BASE_UART1</a></div><div class="ttdeci">#define MXC_BASE_UART1</div><div class="ttdoc">UART0 Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:746</div></div>
<div class="ttc" id="group__uart__registers_html_ga9ecda38ae6125bbf42352da2e46add97"><div class="ttname"><a href="group__uart__registers.html#ga9ecda38ae6125bbf42352da2e46add97">MXC_BASE_UART3</a></div><div class="ttdeci">#define MXC_BASE_UART3</div><div class="ttdoc">UART3 Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:750</div></div>
<div class="ttc" id="group__uart__registers_html_ga4b16051f5d0d86f6513651f96ae6df87"><div class="ttname"><a href="group__uart__registers.html#ga4b16051f5d0d86f6513651f96ae6df87">MXC_BASE_UART2</a></div><div class="ttdeci">#define MXC_BASE_UART2</div><div class="ttdoc">UART2 Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:748</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gacc5ea6f24f7f0e52fd6f978878bd7920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc5ea6f24f7f0e52fd6f978878bd7920">&sect;&nbsp;</a></span>MXC_UART_GET_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_UART_GET_UART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((i) == 0 ? <a class="code" href="group__uart__registers.html#gaef21b6eb8c464bcbebf40f37b809d0b6">MXC_UART0</a> :              \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__uart__registers.html#ga52f46883bd1822f474157903f0c2559d">MXC_UART1</a> :              \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__uart__registers.html#gaf8604fb6495587d5f94d287c9da45f95">MXC_UART2</a> :              \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__uart__registers.html#ga9fae4e09845660beb313c9d1d2b6cbd4">MXC_UART3</a> : 0)</div><div class="ttc" id="group__uart__registers_html_ga52f46883bd1822f474157903f0c2559d"><div class="ttname"><a href="group__uart__registers.html#ga52f46883bd1822f474157903f0c2559d">MXC_UART1</a></div><div class="ttdeci">#define MXC_UART1</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:747</div></div>
<div class="ttc" id="group__uart__registers_html_gaef21b6eb8c464bcbebf40f37b809d0b6"><div class="ttname"><a href="group__uart__registers.html#gaef21b6eb8c464bcbebf40f37b809d0b6">MXC_UART0</a></div><div class="ttdeci">#define MXC_UART0</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:745</div></div>
<div class="ttc" id="group__uart__registers_html_gaf8604fb6495587d5f94d287c9da45f95"><div class="ttname"><a href="group__uart__registers.html#gaf8604fb6495587d5f94d287c9da45f95">MXC_UART2</a></div><div class="ttdeci">#define MXC_UART2</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:749</div></div>
<div class="ttc" id="group__uart__registers_html_ga9fae4e09845660beb313c9d1d2b6cbd4"><div class="ttname"><a href="group__uart__registers.html#ga9fae4e09845660beb313c9d1d2b6cbd4">MXC_UART3</a></div><div class="ttdeci">#define MXC_UART3</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:751</div></div>
</div><!-- fragment --><dl class="section see"><dt>See also</dt><dd><a class="el" href="structmxc__uart__regs__t.html" title="Structure type for the UART peripheral registers allowing direct 32-bit access to each register...">mxc_uart_regs_t</a> "UART register structure" for the <em>i</em> UART port number requested. </dd></dl>

</div>
</div>
<a id="gaf892f89116bf4d367e2996ccb48cb5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf892f89116bf4d367e2996ccb48cb5bd">&sect;&nbsp;</a></span>MXC_UART_GET_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_UART_GET_IDX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((p) == <a class="code" href="group__uart__registers.html#gaef21b6eb8c464bcbebf40f37b809d0b6">MXC_UART0</a> ? 0 :              \</div><div class="line">                                          (p) == <a class="code" href="group__uart__registers.html#ga52f46883bd1822f474157903f0c2559d">MXC_UART1</a> ? 1 :              \</div><div class="line">                                          (p) == <a class="code" href="group__uart__registers.html#gaf8604fb6495587d5f94d287c9da45f95">MXC_UART2</a> ? 2 :              \</div><div class="line">                                          (p) == <a class="code" href="group__uart__registers.html#ga9fae4e09845660beb313c9d1d2b6cbd4">MXC_UART3</a> ? 3 : -1)</div><div class="ttc" id="group__uart__registers_html_ga52f46883bd1822f474157903f0c2559d"><div class="ttname"><a href="group__uart__registers.html#ga52f46883bd1822f474157903f0c2559d">MXC_UART1</a></div><div class="ttdeci">#define MXC_UART1</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:747</div></div>
<div class="ttc" id="group__uart__registers_html_gaef21b6eb8c464bcbebf40f37b809d0b6"><div class="ttname"><a href="group__uart__registers.html#gaef21b6eb8c464bcbebf40f37b809d0b6">MXC_UART0</a></div><div class="ttdeci">#define MXC_UART0</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:745</div></div>
<div class="ttc" id="group__uart__registers_html_gaf8604fb6495587d5f94d287c9da45f95"><div class="ttname"><a href="group__uart__registers.html#gaf8604fb6495587d5f94d287c9da45f95">MXC_UART2</a></div><div class="ttdeci">#define MXC_UART2</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:749</div></div>
<div class="ttc" id="group__uart__registers_html_ga9fae4e09845660beb313c9d1d2b6cbd4"><div class="ttname"><a href="group__uart__registers.html#ga9fae4e09845660beb313c9d1d2b6cbd4">MXC_UART3</a></div><div class="ttdeci">#define MXC_UART3</div><div class="ttdoc">Pointer to the UART0 register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:751</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf63df6cd8114b6f43f376729a182a929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf63df6cd8114b6f43f376729a182a929">&sect;&nbsp;</a></span>MXC_UART_GET_BASE_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_UART_GET_BASE_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((i) == 0 ? <a class="code" href="group__uart__registers.html#gaa5187710043c651263d2026c5633f5bd">MXC_BASE_UART0_FIFO</a> :    \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__uart__registers.html#gadc4b40ec8e9ac9d425938d1a9978483e">MXC_BASE_UART1_FIFO</a> :    \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__uart__registers.html#gae7543182e31bfd93e34d5d925573c860">MXC_BASE_UART2_FIFO</a> :    \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__uart__registers.html#gabcc9ba9bb2790db23db19783cc4717cf">MXC_BASE_UART3_FIFO</a> : 0)</div><div class="ttc" id="group__uart__registers_html_gabcc9ba9bb2790db23db19783cc4717cf"><div class="ttname"><a href="group__uart__registers.html#gabcc9ba9bb2790db23db19783cc4717cf">MXC_BASE_UART3_FIFO</a></div><div class="ttdeci">#define MXC_BASE_UART3_FIFO</div><div class="ttdoc">UART3 FIFO Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:758</div></div>
<div class="ttc" id="group__uart__registers_html_gae7543182e31bfd93e34d5d925573c860"><div class="ttname"><a href="group__uart__registers.html#gae7543182e31bfd93e34d5d925573c860">MXC_BASE_UART2_FIFO</a></div><div class="ttdeci">#define MXC_BASE_UART2_FIFO</div><div class="ttdoc">UART2 FIFO Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:756</div></div>
<div class="ttc" id="group__uart__registers_html_gadc4b40ec8e9ac9d425938d1a9978483e"><div class="ttname"><a href="group__uart__registers.html#gadc4b40ec8e9ac9d425938d1a9978483e">MXC_BASE_UART1_FIFO</a></div><div class="ttdeci">#define MXC_BASE_UART1_FIFO</div><div class="ttdoc">UART1 FIFO Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:754</div></div>
<div class="ttc" id="group__uart__registers_html_gaa5187710043c651263d2026c5633f5bd"><div class="ttname"><a href="group__uart__registers.html#gaa5187710043c651263d2026c5633f5bd">MXC_BASE_UART0_FIFO</a></div><div class="ttdeci">#define MXC_BASE_UART0_FIFO</div><div class="ttdoc">UART0 FIFO Base Address. </div><div class="ttdef"><b>Definition:</b> max3263x.h:752</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaecdc72c2bad5e43fe289e1d154edfb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecdc72c2bad5e43fe289e1d154edfb8f">&sect;&nbsp;</a></span>MXC_UART_GET_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_UART_GET_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((i) == 0 ? <a class="code" href="group__uart__registers.html#ga82d5af5ea81766160018445747a1870c">MXC_UART0_FIFO</a> :         \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__uart__registers.html#ga91c2414e14fc70112599e6ef9779894c">MXC_UART1_FIFO</a> :         \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__uart__registers.html#ga9f26e1d75608d62c3698597e514683c5">MXC_UART2_FIFO</a> :         \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__uart__registers.html#ga4dd9f7da68e47f09858877bfab516ca2">MXC_UART3_FIFO</a> : 0)</div><div class="ttc" id="group__uart__registers_html_ga4dd9f7da68e47f09858877bfab516ca2"><div class="ttname"><a href="group__uart__registers.html#ga4dd9f7da68e47f09858877bfab516ca2">MXC_UART3_FIFO</a></div><div class="ttdeci">#define MXC_UART3_FIFO</div><div class="ttdoc">Pointer to the UART3 FIFO register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:759</div></div>
<div class="ttc" id="group__uart__registers_html_ga9f26e1d75608d62c3698597e514683c5"><div class="ttname"><a href="group__uart__registers.html#ga9f26e1d75608d62c3698597e514683c5">MXC_UART2_FIFO</a></div><div class="ttdeci">#define MXC_UART2_FIFO</div><div class="ttdoc">Pointer to the UART2 FIFO register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:757</div></div>
<div class="ttc" id="group__uart__registers_html_ga82d5af5ea81766160018445747a1870c"><div class="ttname"><a href="group__uart__registers.html#ga82d5af5ea81766160018445747a1870c">MXC_UART0_FIFO</a></div><div class="ttdeci">#define MXC_UART0_FIFO</div><div class="ttdoc">Pointer to the UART0 FIFO register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:753</div></div>
<div class="ttc" id="group__uart__registers_html_ga91c2414e14fc70112599e6ef9779894c"><div class="ttname"><a href="group__uart__registers.html#ga91c2414e14fc70112599e6ef9779894c">MXC_UART1_FIFO</a></div><div class="ttdeci">#define MXC_UART1_FIFO</div><div class="ttdoc">Pointer to the UART1 FIFO register structure. </div><div class="ttdef"><b>Definition:</b> max3263x.h:755</div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
