// Seed: 128410146
module module_0;
  assign module_1.type_3 = 0;
  always id_1 <= 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    input logic id_6,
    output uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11,
    id_19,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    input tri1 id_15,
    output supply1 id_16,
    output wand id_17
);
  wire id_20;
  wire id_21, id_22;
  wire id_23;
  module_0 modCall_1 ();
  wire id_24;
  initial id_17 = -1;
  wire id_25;
  parameter id_26 = 1;
  always id_19 <= id_6;
  wire id_27 = -1'h0;
endmodule
