INTSTYLE=ise
INFILE=/home/jpiat/development/FPGA/logi-family/logi-projects/logi-sdram-fifo/hw/logibone/work/sdram_fifo_test.ncd
OUTFILE=/home/jpiat/development/FPGA/logi-family/logi-projects/logi-sdram-fifo/hw/logibone/work/sdram_fifo_test.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=/home/jpiat/development/FPGA/logi-family/logi-projects/logi-sdram-fifo/hw/logibone/work
LICENSE=WebPack
USER_INFO=__174162038_174162039_174422429
