<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver intc v2_00_a: xintc_g.c File Reference
</title>
<link href="../../../../../../../doc/usenglish/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>xintc_g.c File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains a configuration table that specifies the configuration of interrupt controller devices in the system.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a rpm  01/09/02 First release
 1.00b jhl  02/21/02 Repartitioned the driver for smaller files
 1.00b jhl  04/24/02 Compressed the ack table into a bit mask.
 1.00c rpm  10/17/03 New release. Support the static vector table created
                     in the <a class="el" href="xintc__g_8c.html">xintc_g.c</a> configuration table.
 1.10c mta  03/21/07 Updated to new coding style
 </pre> 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_x_intc___config.html">XIntc_Config</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xintc__g_8c.html#909310fca51f711a2f981f11a53efb8c">XIntc_ConfigTable</a> [XPAR_XINTC_NUM_INSTANCES]</td></tr>

</table>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="909310fca51f711a2f981f11a53efb8c"></a><!-- doxytag: member="xintc_g.c::XIntc_ConfigTable" ref="909310fca51f711a2f981f11a53efb8c" args="[XPAR_XINTC_NUM_INSTANCES]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_intc___config.html">XIntc_Config</a> <a class="el" href="xintc__i_8h.html#1f2360eb06c5d4e7c145ffdcd931975d">XIntc_ConfigTable</a>[XPAR_XINTC_NUM_INSTANCES]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This table contains configuration information for each intc device in the system. The <a class="el" href="struct_x_intc.html">XIntc</a> driver must know when to acknowledge the interrupt. The entry which specifies this as a bit mask where each bit corresponds to a specific interrupt. A bit set indicates to ack it before servicing it. Generally, acknowledge before service is used when the interrupt signal is edge-sensitive, and after when the signal is level-sensitive.<p>
Refer to the <a class="el" href="struct_x_intc___config.html">XIntc_Config</a> data structure in <a class="el" href="xintc_8h.html">xintc.h</a> for details on how this table should be initialized. 
</div>
</div><p>
<p class="Copyright">
Copyright &copy; 1995-2011 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

