# MIPS-Arch-Pipeline
MIPS CPU with pipeline( overcome data hazard, structure hazard, control hazard )
![pic](https://github.com/BestOreo/Pic-for-README.md/blob/master/pipline/1.png)
