<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_Stream_Switch</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s0_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s1_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis:s0_axis:s1_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXI_Stream_Switch</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>66e79eb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXI_Stream_Switch</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>66e79eb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>sim_AXI_Stream_Switch</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e41d5e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/axis_switch_0/axis_switch_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>new/AXI_Stream_Switch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8e002dd8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_switch" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/axis_switch_0/axis_switch_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>new/AXI_Stream_Switch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_switch_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_switch" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_Stream_Switch_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../sim_1/new/sim_AXI_Stream_Switch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI_Stream_Switch_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_Stream_Switch_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_Stream_Switch_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-03-31T20:24:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128d9f32_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e60960_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efd65bf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9522a5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe90e1b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5ed558_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d70750_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261056ed_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756b5ab5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f328e66_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c58ae8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88272f1_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ce4a6d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736f5749_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb90983_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d1f96d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc0dc04_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393dac22_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2436a787_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afa6f80_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa577a6_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5190932c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d740bd_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbab4af_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af00b68_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d09f93e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cb2a48_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c03d60_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e31a6d4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0978f8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69553a3b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4fdab0_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0fe15e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c8ba28_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3b6afb_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b742ee8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ba84a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68748b66_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cc8edf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1559ac37_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a672b9_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b3fe60_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561548f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df82636_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e968137_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fadb66c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c8fc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351a4faa_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5930247e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3b371e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a87be4b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53afcf75_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d743a7f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424da5c4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6485ed82_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469bc24e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bee5a37_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2d011f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb30194_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477df9f5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@988a876_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5691f6a4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfde35c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1630a9_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e2e945_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb0a788_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b94c105_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa4e575_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc048a8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2589c6cc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad3e2c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac4d8ec_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7d4237_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d41493_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64eb5aab_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1229429e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a27c0d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0105/quabo_master/ip_repo/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1_AR71948</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4475c854"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a926146c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c64a7a3a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4266d905"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
