#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 16 17:24:15 2024
# Process ID: 8036
# Current directory: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22432 E:\Projects\ZYNQ_Taksun\PRJ_2\usart_gpio\usart_gpio.xpr
# Log file: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/vivado.log
# Journal file: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.xpr
INFO: [Project 1-313] Project file moved from 'E:/Projects/YNQ_Takun/PRJ_2/usart_gpio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 935.523 ; gain = 225.344
update_compile_order -fileset sources_1
open_bd_design {E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 46 .. 47} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}] [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
make_wrapper -files [get_files E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <E:\Projects\ZYNQ_Taksun\PRJ_2\usart_gpio\usart_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design -force
open_bd_design {E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Jul 16 19:43:52 2024] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.runs/synth_1/runme.log
[Tue Jul 16 19:43:52 2024] Launched impl_1...
Run output will be captured here: E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1321.402 ; gain = 76.676
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2115.172 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2115.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.367 ; gain = 899.848
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.sdk
file copy -force E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.runs/impl_1/design_1_wrapper.sysdef E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.sdk -hwspec E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.sdk -hwspec E:/Projects/ZYNQ_Taksun/PRJ_2/usart_gpio/usart_gpio.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
