<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

</twCmdLine><twDesign>v6pcieDMA.ncd</twDesign><twDesignPath>v6pcieDMA.ncd</twDesignPath><twPCF>v6pcieDMA.pcf</twPCF><twPcfPath>v6pcieDMA.pcf</twPcfPath><twDevInfo arch="artix7" pkg="fbg676"><twDevName>xc7a200t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y85.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.779</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.672</twDel><twSUTime>0.072</twSUTime><twTotPathDel>2.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.856</twLogDel><twRouteDel>1.888</twRouteDel><twTotDel>2.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X58Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.223</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.141</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>1.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y85.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.818</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.710</twDel><twSUTime>0.073</twSUTime><twTotPathDel>0.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y85.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.191</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.273</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X58Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>0.355</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.460</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.138</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y85.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.063</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.145</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.251</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>1.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X57Y85.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.244</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.300</twDel><twSUTime>0.327</twSUTime><twTotPathDel>1.627</twTotPathDel><twClkSkew dest = "1.598" src = "3.180">1.582</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y85.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.627</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X57Y85.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.029</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.029</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>3.029</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.886</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.886</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>2.886</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.712</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.712</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>2.712</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X57Y85.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>0.360</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.571</twDel><twSUTime>-0.085</twSUTime><twTotPathDel>0.656</twTotPathDel><twClkSkew dest = "1.566" src = "1.305">-0.261</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y85.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.226</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2374</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>385</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.613</twMinPer></twConstHead><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X55Y88.A2), 45 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.387</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOADO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.859</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>7.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.533</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOADO10</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.859</twLogDel><twRouteDel>4.573</twRouteDel><twTotDel>7.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.650</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.315</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X2Y12.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y12.DOADO13</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.859</twLogDel><twRouteDel>4.456</twRouteDel><twTotDel>7.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X128Y103.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.413</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.545</twRouteDel><twTotDel>6.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.419</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.539</twRouteDel><twTotDel>6.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.618</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.340</twRouteDel><twTotDel>6.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X132Y102.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.416</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>6.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.422</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.536</twRouteDel><twTotDel>6.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.621</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>5.337</twRouteDel><twTotDel>6.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X52Y91.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X76Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>0.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X77Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y81.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X55Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>0.160</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA" slack="27.830" period="30.000" constraintValue="30.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL" locationPin="RAMB36_X2Y12.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="27.830" period="30.000" constraintValue="30.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU" locationPin="RAMB36_X2Y12.CLKARDCLKU" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tmpw" slack="28.292" period="30.000" constraintValue="15.000" deviceLimit="0.854" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK" locationPin="SLICE_X52Y58.CLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.043</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>11.957</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>3.008</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.890</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X59Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>11.957</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>3.008</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.890</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>11.957</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>3.008</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.890</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X57Y88.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="68"><twSlack>0.847</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.634</twRouteDel><twTotDel>0.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X57Y88.CE), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>0.847</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.634</twRouteDel><twTotDel>0.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X54Y88.CE), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>0.890</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.677</twRouteDel><twTotDel>0.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.930</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X42Y108.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>14.070</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.895</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X42Y108.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>0.265</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X42Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>611</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>121</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X63Y88.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.251</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>3.885</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>2.946</twRouteDel><twTotDel>4.216</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.239</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>3.873</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>4.204</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.238</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>3.872</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>2.987</twRouteDel><twTotDel>4.203</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X63Y88.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.251</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>3.885</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>2.946</twRouteDel><twTotDel>4.216</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.239</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>3.873</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>4.204</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.238</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>3.872</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>2.987</twRouteDel><twTotDel>4.203</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X62Y86.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.168</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>3.875</twDel><twSUTime>0.258</twSUTime><twTotPathDel>4.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>4.133</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.156</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>3.863</twDel><twSUTime>0.258</twSUTime><twTotPathDel>4.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>2.978</twRouteDel><twTotDel>4.121</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.155</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>3.862</twDel><twSUTime>0.258</twSUTime><twTotPathDel>4.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>4.120</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X70Y75.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>0.121</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.232</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X71Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.156</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X72Y74.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>0.121</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.232</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X73Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.156</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X70Y75.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>0.129</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.239</twDel><twSUTime>0.075</twSUTime><twTotPathDel>0.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X71Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising">ila0_clk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>229</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>214</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X132Y102.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.778</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.778</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y79.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>3.778</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X128Y103.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.551</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.551</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y79.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>3.066</twRouteDel><twTotDel>3.551</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X124Y102.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.529</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.529</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y79.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.044</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>3.044</twRouteDel><twTotDel>3.529</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Tgtpper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" locationPin="GTPE2_COMMON_X0Y1.GTREFCLK0" clockNet="sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_250 = PERIOD &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50 % PRIORITY 1;" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>7058</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3581</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>4.018</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X47Y195.A6), 7 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.018</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>3.337</twTotPathDel><twClkSkew dest = "1.166" src = "1.656">0.490</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y6.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y6.RXVALID</twSite><twDelType>Tgtpcko_RXVALID</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y192.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y192.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y192.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y192.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y195.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>3.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.578</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>2.207</twTotPathDel><twClkSkew dest = "0.127" src = "0.151">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y192.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y192.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y192.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y192.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y195.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.718</twLogDel><twRouteDel>1.489</twRouteDel><twTotDel>2.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.640</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>2.127</twTotPathDel><twClkSkew dest = "0.680" src = "0.722">0.042</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y192.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y192.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y195.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>1.422</twRouteDel><twTotDel>2.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q (SLICE_X47Y191.CX), 4 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.016</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twDest><twTotPathDel>3.327</twTotPathDel><twClkSkew dest = "1.165" src = "1.663">0.498</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.PHYSTATUS</twSite><twDelType>Tgtpcko_PHYSTATUS</twDelType><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y197.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_phystatus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_PHYSTATUS_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_phy_status_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>2.251</twRouteDel><twTotDel>3.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.782</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twDest><twTotPathDel>1.984</twTotPathDel><twClkSkew dest = "0.679" src = "0.722">0.043</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y196.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y197.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_PHYSTATUS_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_phy_status_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.355</twRouteDel><twTotDel>1.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.905</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twDest><twTotPathDel>1.877</twTotPathDel><twClkSkew dest = "0.126" src = "0.153">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y191.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y197.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_PHYSTATUS_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y191.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_phy_status_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y191.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>1.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X45Y194.A6), 7 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>3.300</twTotPathDel><twClkSkew dest = "1.167" src = "1.663">0.496</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.RXVALID</twSite><twDelType>Tgtpcko_RXVALID</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y193.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y193.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y193.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y193.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y194.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>3.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.755</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew dest = "0.681" src = "0.722">0.041</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y196.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txelecidle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y193.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y193.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y194.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.662</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.957</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>1.810</twTotPathDel><twClkSkew dest = "0.681" src = "0.723">0.042</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y192.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y193.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y193.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y194.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.197</twRouteDel><twTotDel>1.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX3DATA9), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_9</twSrc><twDest BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew dest = "0.924" src = "0.532">-0.392</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_9</twSrc><twDest BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y195.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data&lt;7&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_9</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX3DATA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.735</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.523</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.342</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>-87.0</twPctLog><twPctRoute>187.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y4.TXDATA9), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_data_q_9</twSrc><twDest BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew dest = "1.110" src = "0.533">-0.577</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_data_q_9</twSrc><twDest BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y198.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_tx3_data_gt&lt;11&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_data_q_9</twBEL></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y4.TXDATA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_tx3_data_gt&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTPE2_CHANNEL_X0Y4.TXUSRCLK2</twSite><twDelType>Tgtpckc_TXDATA</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y4.TXDATA11), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_data_q_11</twSrc><twDest BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "1.110" src = "0.533">-0.577</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_data_q_11</twSrc><twDest BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y198.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_tx3_data_gt&lt;11&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_data_q_11</twBEL></twPathDel><twPathDel><twSite>GTPE2_CHANNEL_X0Y4.TXDATA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_tx3_data_gt&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTPE2_CHANNEL_X0Y4.TXUSRCLK2</twSite><twDelType>Tgtpckc_TXDATA</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="138" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50 % PRIORITY 2;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>955</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>889</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.204</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X63Y196.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.222</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twTotPathDel>2.548</twTotPathDel><twClkSkew dest = "2.847" src = "3.006">0.159</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X82Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X82Y193.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y195.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_409_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_409_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y196.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_409_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_367_o_MUX_758_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.663</twLogDel><twRouteDel>1.885</twRouteDel><twTotDel>2.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X74Y198.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.234</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twTotPathDel>2.527</twTotPathDel><twClkSkew dest = "2.838" src = "3.006">0.168</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X82Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X82Y193.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y195.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y195.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_409_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_474_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y198.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_367_o_MUX_758_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>1.735</twRouteDel><twTotDel>2.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X63Y196.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.315</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>2.455</twTotPathDel><twClkSkew dest = "2.847" src = "3.006">0.159</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X82Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X82Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y195.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_367_o_MUX_760_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>1.896</twRouteDel><twTotDel>2.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X51Y196.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew dest = "1.477" src = "1.153">-0.324</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X55Y192.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y196.C4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_362_o_equal_75_o1</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.084</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X51Y196.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "1.477" src = "1.154">-0.323</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y195.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y196.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.060</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_362_o_equal_75_o1</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.081</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X51Y196.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "1.477" src = "1.154">-0.323</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y195.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y196.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.058</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_362_o_equal_75_o1</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y4.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="154" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y5.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="155" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y6.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK = PERIOD &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>933</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.498</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXREN</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>2.524</twRouteDel><twTotDel>3.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA57</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.261</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-133.2</twPctLog><twPctRoute>233.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.203</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA59</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;59&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.254</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-125.1</twPctLog><twPctRoute>225.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA66</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.455</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.249</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-120.9</twPctLog><twPctRoute>220.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="169"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="170" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKA" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X2Y46.CLKARDCLKL" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X2Y46.CLKARDCLKU" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="173" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK2 = PERIOD &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>72916</twItemCnt><twErrCntSetup>66</twErrCntSetup><twErrCntEndPt>66</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>28868</twEndPtCnt><twPathErrCnt>2868</twPathErrCnt><twMinPer>5.797</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="21" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (SLICE_X71Y123.CX), 21 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.797</twSlack><twSrc BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twTotPathDel>5.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X7Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>RAMB36_X7Y28.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y124.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y123.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1&lt;19&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twBEL></twPathDel><twLogDel>2.601</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>5.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.797</twSlack><twSrc BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twTotPathDel>5.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X7Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>RAMB36_X7Y28.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y124.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y124.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y123.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1&lt;19&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twBEL></twPathDel><twLogDel>2.601</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>5.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.696</twSlack><twSrc BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twTotPathDel>5.661</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X7Y23.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>RAMB36_X7Y23.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y124.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y123.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1&lt;19&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twBEL></twPathDel><twLogDel>2.608</twLogDel><twRouteDel>3.053</twRouteDel><twTotDel>5.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="541" iCriticalPaths="376" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast (SLICE_X21Y194.D6), 541 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.369</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twTotPathDel>5.334</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X36Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y194.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tlast</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_TRN_REOF_NULL_RX_TLAST_MUX_396_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>4.304</twRouteDel><twTotDel>5.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.363</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twTotPathDel>5.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X36Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y194.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y194.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tlast</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_TRN_REOF_NULL_RX_TLAST_MUX_396_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>4.298</twRouteDel><twTotDel>5.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.165</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twTotPathDel>5.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X36Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y194.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter51</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y194.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tlast</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_TRN_REOF_NULL_RX_TLAST_MUX_396_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>4.100</twRouteDel><twTotDel>5.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="541" iCriticalPaths="358" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4 (SLICE_X22Y195.A6), 541 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.327</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twDest><twTotPathDel>5.292</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X36Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y195.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.301</twRouteDel><twTotDel>5.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.321</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twDest><twTotPathDel>5.286</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X36Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y194.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y195.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.295</twRouteDel><twTotDel>5.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.123</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twDest><twTotPathDel>5.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X36Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y194.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y194.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter51</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y195.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_is_eof&lt;4&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y195.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/null_mux_sel</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.097</twRouteDel><twTotDel>5.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/Trn_Qout_reg_9 (SLICE_X12Y149.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/usTlp_Qout_to_TLP_9</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/Trn_Qout_reg_9</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/usTlp_Qout_to_TLP_9</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/Trn_Qout_reg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>theTlpControl/tx_Itf/usTlp_Qout_to_TLP&lt;13&gt;</twComp><twBEL>theTlpControl/tx_Itf/usTlp_Qout_to_TLP_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y149.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>theTlpControl/tx_Itf/usTlp_Qout_to_TLP&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y149.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>theTlpControl/tx_Itf/Trn_Qout_reg&lt;11&gt;</twComp><twBEL>theTlpControl/tx_Itf/Trn_Qout_wire&lt;9&gt;1</twBEL><twBEL>theTlpControl/tx_Itf/Trn_Qout_reg_9</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[23].gv5.srl32 (SLICE_X14Y195.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_23</twSrc><twDest BELType="FF">theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[23].gv5.srl32</twDest><twTotPathDel>0.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_23</twSrc><twDest BELType='FF'>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[23].gv5.srl32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y195.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_25</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y195.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.057</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_23</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y195.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.109</twDelInfo><twComp>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire&lt;25&gt;</twComp><twBEL>theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[23].gv5.srl32</twBEL></twPathDel><twLogDel>0.072</twLogDel><twRouteDel>0.057</twRouteDel><twTotDel>0.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/Memory_Space/Regs_WrDin_r2_62 (SLICE_X82Y192.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/Regs_WrDin_r1_62</twSrc><twDest BELType="FF">theTlpControl/Memory_Space/Regs_WrDin_r2_62</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/Regs_WrDin_r1_62</twSrc><twDest BELType='FF'>theTlpControl/Memory_Space/Regs_WrDin_r2_62</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X82Y192.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_WrDin_r1&lt;63&gt;</twComp><twBEL>theTlpControl/Memory_Space/Regs_WrDin_r1_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y192.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_WrDin_r1&lt;62&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y192.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_WrDin_r1&lt;63&gt;</twComp><twBEL>theTlpControl/Memory_Space/Regs_WrDin_r2_62</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="198"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="199" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="trn_clk"/><twPinLimit anchorID="200" type="MINPERIOD" name="Trper_CLKB" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" logResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" locationPin="RAMB36_X2Y27.CLKARDCLKL" clockNet="trn_clk"/><twPinLimit anchorID="201" type="MINPERIOD" name="Trper_CLKA" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" logResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" locationPin="RAMB36_X2Y27.CLKARDCLKU" clockNet="trn_clk"/></twPinLimitRpt></twConst><twConst anchorID="202" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_PIPE_RATE = FROM &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>726</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>420</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.215</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X63Y196.A2), 3 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>2.785</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>4.883</twTotPathDel><twClkSkew dest = "2.847" src = "3.108">0.261</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y191.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y191.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.594</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_367_o_MUX_760_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>4.219</twRouteDel><twTotDel>4.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathFromToDelay"><twSlack>2.883</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>4.786</twTotPathDel><twClkSkew dest = "2.847" src = "3.107">0.260</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y189.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.594</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_367_o_MUX_760_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>4.122</twRouteDel><twTotDel>4.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>3.034</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>4.635</twTotPathDel><twClkSkew dest = "2.847" src = "3.107">0.260</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y189.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y191.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y195.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.594</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y195.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y196.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_410_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_367_o_MUX_760_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>3.971</twRouteDel><twTotDel>4.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X79Y192.C3), 2 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathFromToDelay"><twSlack>2.813</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twTotPathDel>4.970</twTotPathDel><twClkSkew dest = "0.127" src = "0.153">0.026</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X81Y191.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y194.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_365_o_Mux_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y192.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_365_o_Mux_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y192.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>4.413</twRouteDel><twTotDel>4.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>3.327</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twTotPathDel>4.423</twTotPathDel><twClkSkew dest = "0.654" src = "0.713">0.059</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y194.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.609</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_365_o_Mux_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y192.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]_GND_365_o_Mux_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y192.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>3.866</twRouteDel><twTotDel>4.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (SLICE_X84Y192.A2), 14 paths
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>3.041</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twDest><twTotPathDel>4.669</twTotPathDel><twClkSkew dest = "1.142" src = "1.241">0.099</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X81Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X81Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y193.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT12</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT12</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y192.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT24</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y192.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y192.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT25</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>3.848</twRouteDel><twTotDel>4.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>3.329</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twDest><twTotPathDel>4.381</twTotPathDel><twClkSkew dest = "1.142" src = "1.241">0.099</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X81Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X81Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y194.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y192.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT24</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y192.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y192.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT25</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>3.579</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twDest><twTotPathDel>4.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X84Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y192.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y194.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y192.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT24</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y192.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y192.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_365_o_wide_mux_36_OUT25</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>3.365</twRouteDel><twTotDel>4.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X83Y190.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>0.060</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twClkSkew dest = "0.775" src = "0.511">0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y190.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y190.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y190.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X79Y192.C6), 1 path
</twPathRptBanner><twRacePath anchorID="220"><twSlack>0.072</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twClkSkew dest = "0.777" src = "0.511">0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y192.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y192.C6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y192.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus (SLICE_X83Y190.D5), 1 path
</twPathRptBanner><twRacePath anchorID="221"><twSlack>0.092</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twDest><twClkSkew dest = "0.775" src = "0.511">0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y191.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y190.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y190.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_glue_set</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_q0_clk0_refclk_i&quot; = PERIOD &quot;q0_clk0_refclk_i&quot; 8.138;" ScopeName="">TS_q0_clk0_refclk_i = PERIOD TIMEGRP &quot;q0_clk0_refclk_i&quot; 8.138 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="223"><twPinLimitBanner>Component Switching Limit Checks: TS_q0_clk0_refclk_i = PERIOD TIMEGRP &quot;q0_clk0_refclk_i&quot; 8.138 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="224" type="MINPERIOD" name="Tgtpper_GTREFCLK" slack="6.600" period="8.138" constraintValue="8.138" deviceLimit="1.538" freqLimit="650.195" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i/GTREFCLK0" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i/GTREFCLK0" locationPin="GTPE2_COMMON_X0Y0.GTREFCLK0" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/q0_clk0_refclk_i"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_gt0_rxusrclk_i&quot; = PERIOD &quot;gt0_rxusrclk_i&quot; 6.51;" ScopeName="">TS_gt0_rxusrclk_i = PERIOD TIMEGRP &quot;gt0_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twConstName><twItemCnt>2408</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>909</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.578</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0 (SLICE_X128Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.932</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0</twDest><twTotPathDel>4.336</twTotPathDel><twClkSkew dest = "1.200" src = "1.407">0.207</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y84.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>3.323</twRouteDel><twTotDel>4.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0</twDest><twTotPathDel>4.244</twTotPathDel><twClkSkew dest = "1.200" src = "1.407">0.207</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.337</twRouteDel><twTotDel>4.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0 (SLICE_X128Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.932</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0</twDest><twTotPathDel>4.336</twTotPathDel><twClkSkew dest = "1.200" src = "1.407">0.207</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y84.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>3.323</twRouteDel><twTotDel>4.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0</twDest><twTotPathDel>4.244</twTotPathDel><twClkSkew dest = "1.200" src = "1.407">0.207</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.337</twRouteDel><twTotDel>4.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0 (SLICE_X128Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.932</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0</twDest><twTotPathDel>4.336</twTotPathDel><twClkSkew dest = "1.200" src = "1.407">0.207</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X75Y84.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>3.323</twRouteDel><twTotDel>4.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0</twDest><twTotPathDel>4.244</twTotPathDel><twClkSkew dest = "1.200" src = "1.407">0.207</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X67Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.337</twRouteDel><twTotDel>4.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gt0_rxusrclk_i = PERIOD TIMEGRP &quot;gt0_rxusrclk_i&quot; 6.51 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X2Y12.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twDest><twTotPathDel>0.113</twTotPathDel><twClkSkew dest = "0.368" src = "0.295">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y55.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y12.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y12.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>-84.1</twPctLog><twPctRoute>184.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X2Y12.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twDest><twTotPathDel>0.114</twTotPathDel><twClkSkew dest = "0.368" src = "0.295">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y54.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y12.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y12.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>-83.3</twPctLog><twPctRoute>183.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X2Y12.DIBDI14), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.368" src = "0.295">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y12.DIBDI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y12.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_clk</twDestClk><twPctLog>-110.0</twPctLog><twPctRoute>210.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="244"><twPinLimitBanner>Component Switching Limit Checks: TS_gt0_rxusrclk_i = PERIOD TIMEGRP &quot;gt0_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="245" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="ila0_clk"/><twPinLimit anchorID="246" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="ila0_clk"/><twPinLimit anchorID="247" type="MINPERIOD" name="Trper_CLKB" slack="4.340" period="6.510" constraintValue="6.510" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL" locationPin="RAMB36_X2Y12.CLKBWRCLKL" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConst anchorID="248" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_gt1_rxusrclk_i&quot; = PERIOD &quot;gt1_rxusrclk_i&quot; 6.51;" ScopeName="">TS_gt1_rxusrclk_i = PERIOD TIMEGRP &quot;gt1_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twConstName><twItemCnt>1520</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>490</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.436</twMinPer></twConstHead><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0 (SLICE_X32Y50.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.074</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew dest = "0.759" src = "0.724">-0.035</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.684</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twDest><twTotPathDel>3.826</twTotPathDel><twClkSkew dest = "0.759" src = "0.724">-0.035</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twBEL></twPathDel><twLogDel>1.326</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.730</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twDest><twTotPathDel>3.779</twTotPathDel><twClkSkew dest = "0.759" src = "0.725">-0.034</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_0</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>3.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2 (SLICE_X32Y50.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.074</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew dest = "0.759" src = "0.724">-0.035</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.684</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twDest><twTotPathDel>3.826</twTotPathDel><twClkSkew dest = "0.759" src = "0.724">-0.035</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twBEL></twPathDel><twLogDel>1.326</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.730</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twDest><twTotPathDel>3.779</twTotPathDel><twClkSkew dest = "0.759" src = "0.725">-0.034</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_2</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>3.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1 (SLICE_X32Y50.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.074</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew dest = "0.759" src = "0.724">-0.035</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.684</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twDest><twTotPathDel>3.826</twTotPathDel><twClkSkew dest = "0.759" src = "0.724">-0.035</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r111</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twBEL></twPathDel><twLogDel>1.326</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.730</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twDest><twTotPathDel>3.779</twTotPathDel><twClkSkew dest = "0.759" src = "0.725">-0.034</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/bit_align_r118</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r2&lt;11&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_init_r_1</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>3.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gt1_rxusrclk_i = PERIOD TIMEGRP &quot;gt1_rxusrclk_i&quot; 6.51 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_6 (SLICE_X36Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_4</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_6</twDest><twTotPathDel>0.142</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_4</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/Result&lt;6&gt;</twBEL><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/wait_before_slip_r_6</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_1 (SLICE_X13Y52.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_11</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_1</twDest><twTotPathDel>0.166</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_11</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_111</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.049</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_1112</twBEL><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_1</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r3_0 (SLICE_X27Y51.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2_0</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r3_0</twDest><twTotPathDel>0.178</twTotPathDel><twClkSkew dest = "0.088" src = "0.072">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2_0</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r3_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.112</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/rxctrl_r3_0</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.112</twRouteDel><twTotDel>0.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">ila0_trig0&lt;16&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="273"><twPinLimitBanner>Component Switching Limit Checks: TS_gt1_rxusrclk_i = PERIOD TIMEGRP &quot;gt1_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="274" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="ila0_trig0&lt;16&gt;"/><twPinLimit anchorID="275" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="ila0_trig0&lt;16&gt;"/><twPinLimit anchorID="276" type="MINLOWPULSE" name="Tmpw" slack="4.802" period="6.510" constraintValue="3.255" deviceLimit="0.854" physResource="cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/track_data_r3/CLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/gt1_frame_check/Mshreg_track_data_r3/CLK" locationPin="SLICE_X6Y51.CLK" clockNet="ila0_trig0&lt;16&gt;"/></twPinLimitRpt></twConst><twConst anchorID="277" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_gt2_rxusrclk_i&quot; = PERIOD &quot;gt2_rxusrclk_i&quot; 6.51;" ScopeName="">TS_gt2_rxusrclk_i = PERIOD TIMEGRP &quot;gt2_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twConstName><twItemCnt>1520</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>490</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.215</twMinPer></twConstHead><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0 (SLICE_X120Y50.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.295</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twDest><twTotPathDel>5.103</twTotPathDel><twClkSkew dest = "1.198" src = "1.275">0.077</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X73Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;15&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>5.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.682</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twDest><twTotPathDel>4.736</twTotPathDel><twClkSkew dest = "1.198" src = "1.255">0.057</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y50.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.849</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twDest><twTotPathDel>4.569</twTotPathDel><twClkSkew dest = "1.198" src = "1.255">0.057</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/sel</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/sel</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_0</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2 (SLICE_X120Y50.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.295</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twDest><twTotPathDel>5.103</twTotPathDel><twClkSkew dest = "1.198" src = "1.275">0.077</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X73Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;15&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>5.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.682</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twDest><twTotPathDel>4.736</twTotPathDel><twClkSkew dest = "1.198" src = "1.255">0.057</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y50.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.849</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twDest><twTotPathDel>4.569</twTotPathDel><twClkSkew dest = "1.198" src = "1.255">0.057</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/sel</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/sel</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_2</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1 (SLICE_X120Y50.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.295</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twDest><twTotPathDel>5.103</twTotPathDel><twClkSkew dest = "1.198" src = "1.275">0.077</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X73Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;15&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>5.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.682</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twDest><twTotPathDel>4.736</twTotPathDel><twClkSkew dest = "1.198" src = "1.255">0.057</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y50.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r112</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.849</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twDest><twTotPathDel>4.569</twTotPathDel><twClkSkew dest = "1.198" src = "1.255">0.057</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/sel</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/sel</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/bit_align_r111</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_rxdata_or_OR_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r&lt;5&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/wait_before_init_r_1</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gt2_rxusrclk_i = PERIOD TIMEGRP &quot;gt2_rxusrclk_i&quot; 6.51 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_112 (SLICE_X154Y50.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_shift3</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_112</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_shift3</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_112</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X155Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X155Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_shift3</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.067</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/system_reset_r_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X154Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_112</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_1111</twBEL><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_112</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_6 (SLICE_X151Y50.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_61</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_6</twDest><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_61</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X150Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X150Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_81</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_61</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X151Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_611</twBEL><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_6</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.048</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_5 (SLICE_X151Y50.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.186</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_51</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_5</twDest><twTotPathDel>0.199</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_51</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X150Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X150Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_81</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_51</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X151Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_511</twBEL><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_5</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="302"><twPinLimitBanner>Component Switching Limit Checks: TS_gt2_rxusrclk_i = PERIOD TIMEGRP &quot;gt2_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="303" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y2.RXUSRCLK" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i"/><twPinLimit anchorID="304" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y2.RXUSRCLK2" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i"/><twPinLimit anchorID="305" type="MINLOWPULSE" name="Tmpw" slack="4.802" period="6.510" constraintValue="3.255" deviceLimit="0.854" physResource="cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/rx_data_r_track_151/CLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/gt2_frame_check/Mshreg_rx_data_r_track_12/CLK" locationPin="SLICE_X132Y50.CLK" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/gt2_rxusrclk_i"/></twPinLimitRpt></twConst><twConst anchorID="306" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_gt3_rxusrclk_i&quot; = PERIOD &quot;gt3_rxusrclk_i&quot; 6.51;" ScopeName="">TS_gt3_rxusrclk_i = PERIOD TIMEGRP &quot;gt3_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twConstName><twItemCnt>1520</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>490</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.915</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8 (SLICE_X102Y72.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.595</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twDest><twTotPathDel>4.789</twTotPathDel><twClkSkew dest = "1.174" src = "1.265">0.091</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X77Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.431</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.882</twRouteDel><twTotDel>4.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.907</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twDest><twTotPathDel>2.541</twTotPathDel><twClkSkew dest = "0.115" src = "0.142">0.027</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X102Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X102Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>2.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.952</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X102Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X102Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.457</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0 (SLICE_X102Y70.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.604</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twDest><twTotPathDel>4.782</twTotPathDel><twClkSkew dest = "1.176" src = "1.265">0.089</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X77Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.431</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.875</twRouteDel><twTotDel>4.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.937</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twDest><twTotPathDel>2.516</twTotPathDel><twClkSkew dest = "0.117" src = "0.139">0.022</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X102Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X102Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.450</twRouteDel><twTotDel>2.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.941</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twDest><twTotPathDel>2.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X102Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X102Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_0</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.468</twRouteDel><twTotDel>2.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1 (SLICE_X102Y70.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.604</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twDest><twTotPathDel>4.782</twTotPathDel><twClkSkew dest = "1.176" src = "1.265">0.089</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X77Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.431</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.875</twRouteDel><twTotDel>4.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.937</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twDest><twTotPathDel>2.516</twTotPathDel><twClkSkew dest = "0.117" src = "0.139">0.022</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X102Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X102Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.450</twRouteDel><twTotDel>2.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.941</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twDest><twTotPathDel>2.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.510</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X102Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X102Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/N0</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/system_reset_r_read_counter_i[9]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/read_counter_i_1</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.468</twRouteDel><twTotDel>2.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gt3_rxusrclk_i = PERIOD TIMEGRP &quot;gt3_rxusrclk_i&quot; 6.51 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_1 (SLICE_X89Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2_1</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_1</twDest><twTotPathDel>0.318</twTotPathDel><twClkSkew dest = "0.785" src = "0.511">-0.274</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2_1</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X82Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_1</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_0 (SLICE_X89Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2_0</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_0</twDest><twTotPathDel>0.324</twTotPathDel><twClkSkew dest = "0.785" src = "0.511">-0.274</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2_0</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X82Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.249</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3&lt;1&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rxctrl_r3_0</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.249</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r3_15 (SLICE_X87Y60.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r2_15</twSrc><twDest BELType="FF">cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r3_15</twDest><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "0.779" src = "0.513">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r2_15</twSrc><twDest BELType='FF'>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r3_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twSrcClk><twPathDel><twSite>SLICE_X83Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r2&lt;15&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.058</twDelInfo><twComp>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r3&lt;9&gt;</twComp><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/Mmux_rx_data_r2[15]_rx_data_r[7]_mux_5_OUT71</twBEL><twBEL>cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r3_15</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.510">cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="331"><twPinLimitBanner>Component Switching Limit Checks: TS_gt3_rxusrclk_i = PERIOD TIMEGRP &quot;gt3_rxusrclk_i&quot; 6.51 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="332" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i"/><twPinLimit anchorID="333" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="3.480" period="6.510" constraintValue="6.510" deviceLimit="3.030" freqLimit="330.033" physResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" logResource="cmp_fmc_adc_125Ms_core/jesd204b/jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i"/><twPinLimit anchorID="334" type="MINLOWPULSE" name="Tmpw" slack="4.802" period="6.510" constraintValue="3.255" deviceLimit="0.854" physResource="cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/rx_data_r_track_111/CLK" logResource="cmp_fmc_adc_125Ms_core/jesd204b/gt3_frame_check/Mshreg_rx_data_r_track_9/CLK" locationPin="SLICE_X94Y63.CLK" clockNet="cmp_fmc_adc_125Ms_core/jesd204b/gt3_rxusrclk_i"/></twPinLimitRpt></twConst><twConst anchorID="335" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="336" slack="0.039" skew="0.560" arrv1name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.605" arrv2name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.275" uncert="0.191"/></twConst><twConstRollupTable uID="10" anchorID="337"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="14.492" errors="0" errorRollup="68" items="0" itemsRollup="82588"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.018" actualRollup="N/A" errors="2" errorRollup="0" items="7058" itemsRollup="0"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.204" actualRollup="N/A" errors="0" errorRollup="0" items="955" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="2.607" errors="0" errorRollup="0" items="933" itemsRollup="726"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="8.000" prefType="maxdelay" actual="5.215" actualRollup="N/A" errors="0" errorRollup="0" items="726" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="5.797" actualRollup="N/A" errors="66" errorRollup="0" items="72916" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="338">2</twUnmetConstCnt><twDataSheet anchorID="339" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="340"><twErrCnt>68</twErrCnt><twScore>22822</twScore><twSetupScore>22822</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>92804</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>41073</twConnCnt></twConstCov><twStats anchorID="341"><twMinPer>7.613</twMinPer><twFootnote number="1" /><twMaxFreq>131.354</twMaxFreq><twMaxFromToDel>5.215</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jan 31 23:04:24 2015 </twTimestamp></twFoot><twClientInfo anchorID="342"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1136 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
