============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 07 2023  12:51:53 am
  Module:                 dit_fft_8
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (16710 ps) Setup Check with Pin outreal1_reg[8]/CLK->D
          Group: clk
     Startpoint: (R) inr7[0]
          Clock: (R) clk
       Endpoint: (R) outreal1_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      65                  
       Uncertainty:-     200                  
     Required Time:=   19735                  
      Launch Clock:-       0                  
       Input Delay:-     300                  
         Data Path:-    2725                  
             Slack:=   16710                  

Exceptions/Constraints:
  input_delay             300             constraints.sdc_line_41_57_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  inr7[0]                                     -       -       R     (arrival)      2   6.6     0     0     300    (-,-) 
  g9904__7098/SO                              -       A0->SO  R     HADDX1        18 105.3   327   209     509    (-,-) 
  g9901/ZN                                    -       INP->ZN F     INVX0          2   5.9   115    65     575    (-,-) 
  g9829__6131/C1                              -       A0->C1  F     HADDX1         1   3.1    46   112     687    (-,-) 
  g9765__7410/C1                              -       B0->C1  F     HADDX1         1   3.6    45    91     778    (-,-) 
  g9678__6161/C1                              -       A0->C1  F     HADDX1         1   3.6    45    96     873    (-,-) 
  g9596__2346/C1                              -       A0->C1  F     HADDX1         1   3.6    45    96     969    (-,-) 
  g9531__1617/C1                              -       A0->C1  F     HADDX1         1   3.6    45    96    1064    (-,-) 
  g9487__8246/C1                              -       A0->C1  F     HADDX1         1   3.6    45    96    1160    (-,-) 
  g9470__8428/SO                              -       A0->SO  F     HADDX1         8  53.0   182   163    1323    (-,-) 
  const_s32_mul_9_13_g656/ZN                  -       INP->ZN R     INVX0          5  48.8   331   186    1510    (-,-) 
  const_s32_mul_9_13_cdnfadd_007_2__2398/S    -       B->S    F     FADDX1         1   1.9    48   132    1641    (-,-) 
  const_s32_mul_9_13_g629/ZN                  -       INP->ZN R     INVX0          2   3.1    41    26    1667    (-,-) 
  const_s32_mul_9_13_g627__6417/Q             -       IN1->Q  R     AO22X1         2   2.6    38    82    1749    (-,-) 
  const_s32_mul_9_13_g624__2346/QN            -       IN2->QN F     OAI222X1       1   7.6    45   159    1908    (-,-) 
  const_s32_mul_9_13_g623__2883/CO            -       CI->CO  F     FADDX1         1   7.6    51    96    2003    (-,-) 
  const_s32_mul_9_13_g622__9945/CO            -       CI->CO  F     FADDX1         1   7.6    51    97    2100    (-,-) 
  const_s32_mul_9_13_g621__9315/CO            -       CI->CO  F     FADDX1         1   7.6    51    97    2198    (-,-) 
  const_s32_mul_9_13_g620__6161/CO            -       CI->CO  F     FADDX1         1   7.6    51    97    2295    (-,-) 
  const_s32_mul_9_13_g619__4733/CO            -       CI->CO  F     FADDX1         1   7.6    51    97    2392    (-,-) 
  const_s32_mul_9_13_g618__7482/CO            -       CI->CO  F     FADDX1         1   7.6    51    97    2489    (-,-) 
  const_s32_mul_9_13_g617__5115/CO            -       CI->CO  F     FADDX1         1   7.6    55    97    2586    (-,-) 
  const_s32_mul_9_13_g616__1881/S             -       CI->S   F     FADDX1         2   9.5    66   111    2697    (-,-) 
  csa_tree_s32_sub_12_25_groupi_g898/ZN       -       INP->ZN R     INVX0          1   7.8    72    45    2742    (-,-) 
  csa_tree_s32_sub_12_25_groupi_g890__6161/S  -       CI->S   F     FADDX1         1  10.8    64   117    2859    (-,-) 
  csa_tree_s32_sub_12_25_groupi_g876__5526/CO -       B->CO   F     FADDX1         1   2.5    37    93    2952    (-,-) 
  csa_tree_s32_sub_12_25_groupi_g875__8428/Q  -       IN3->Q  R     XNOR3X1        1   1.5    48    73    3025    (-,-) 
  outreal1_reg[8]/D                           <<<     -       R     DFFARX1        1     -     -     0    3025    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

