

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_polyeta_unpack_1'
================================================================
* Date:           Fri Mar 10 17:21:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.890 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      128|      128|  6.400 us|  6.400 us|  128|  128|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 128, depth = 129


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 129
* Pipeline : 1
  Pipeline-0 : II = 128, D = 129, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%a_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %a"   --->   Operation 130 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%a_cast = zext i10 %a_read"   --->   Operation 131 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %a_cast" [dilithium2/poly.c:599]   --->   Operation 132 'getelementptr' 'sk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (2.77ns)   --->   "%sk_load = load i12 %sk_addr" [dilithium2/poly.c:599]   --->   Operation 133 'load' 'sk_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_1 : Operation 134 [1/1] (1.74ns)   --->   "%add_ln601 = add i10 %a_read, i10 1" [dilithium2/poly.c:601]   --->   Operation 134 'add' 'add_ln601' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln601 = zext i10 %add_ln601" [dilithium2/poly.c:601]   --->   Operation 135 'zext' 'zext_ln601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sk_addr_416 = getelementptr i8 %sk, i64 0, i64 %zext_ln601" [dilithium2/poly.c:601]   --->   Operation 136 'getelementptr' 'sk_addr_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (2.77ns)   --->   "%sk_load_416 = load i12 %sk_addr_416" [dilithium2/poly.c:601]   --->   Operation 137 'load' 'sk_load_416' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%r_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %r_offset"   --->   Operation 138 'read' 'r_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %r_offset_read, i8 0" [dilithium2/poly.c:599]   --->   Operation 139 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln599_63 = zext i10 %tmp" [dilithium2/poly.c:599]   --->   Operation 140 'zext' 'zext_ln599_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln599_63" [dilithium2/poly.c:599]   --->   Operation 141 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln600 = or i10 %tmp, i10 1" [dilithium2/poly.c:600]   --->   Operation 142 'or' 'or_ln600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln600_32 = zext i10 %or_ln600" [dilithium2/poly.c:600]   --->   Operation 143 'zext' 'zext_ln600_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%r_addr_256 = getelementptr i32 %r, i64 0, i64 %zext_ln600_32" [dilithium2/poly.c:600]   --->   Operation 144 'getelementptr' 'r_addr_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/2] (2.77ns)   --->   "%sk_load = load i12 %sk_addr" [dilithium2/poly.c:599]   --->   Operation 145 'load' 'sk_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln599 = trunc i8 %sk_load" [dilithium2/poly.c:599]   --->   Operation 146 'trunc' 'trunc_ln599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln599 = zext i3 %trunc_ln599" [dilithium2/poly.c:599]   --->   Operation 147 'zext' 'zext_ln599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 148 'partselect' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln600 = zext i3 %trunc_ln600_1" [dilithium2/poly.c:600]   --->   Operation 149 'zext' 'zext_ln600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 150 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (2.77ns)   --->   "%sk_load_416 = load i12 %sk_addr_416" [dilithium2/poly.c:601]   --->   Operation 151 'load' 'sk_load_416' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln601 = trunc i8 %sk_load_416" [dilithium2/poly.c:601]   --->   Operation 152 'trunc' 'trunc_ln601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_416, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 153 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_416, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 154 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_416, i32 7" [dilithium2/poly.c:604]   --->   Operation 155 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.74ns)   --->   "%add_ln604 = add i10 %a_read, i10 2" [dilithium2/poly.c:604]   --->   Operation 156 'add' 'add_ln604' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i10 %add_ln604" [dilithium2/poly.c:604]   --->   Operation 157 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sk_addr_417 = getelementptr i8 %sk, i64 0, i64 %zext_ln604" [dilithium2/poly.c:604]   --->   Operation 158 'getelementptr' 'sk_addr_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (2.77ns)   --->   "%sk_load_417 = load i12 %sk_addr_417" [dilithium2/poly.c:604]   --->   Operation 159 'load' 'sk_load_417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_2 : Operation 160 [1/1] (1.34ns)   --->   "%sub_ln608 = sub i4 2, i4 %zext_ln599" [dilithium2/poly.c:608]   --->   Operation 160 'sub' 'sub_ln608' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln608 = sext i4 %sub_ln608" [dilithium2/poly.c:608]   --->   Operation 161 'sext' 'sext_ln608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608, i10 %r_addr" [dilithium2/poly.c:608]   --->   Operation 162 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 163 [1/1] (1.34ns)   --->   "%sub_ln609 = sub i4 2, i4 %zext_ln600" [dilithium2/poly.c:609]   --->   Operation 163 'sub' 'sub_ln609' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i4 %sub_ln609" [dilithium2/poly.c:609]   --->   Operation 164 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609, i10 %r_addr_256" [dilithium2/poly.c:609]   --->   Operation 165 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 166 [1/1] (1.74ns)   --->   "%add_ln599 = add i10 %a_read, i10 3" [dilithium2/poly.c:599]   --->   Operation 166 'add' 'add_ln599' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln599_1 = zext i10 %add_ln599" [dilithium2/poly.c:599]   --->   Operation 167 'zext' 'zext_ln599_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_1" [dilithium2/poly.c:599]   --->   Operation 168 'getelementptr' 'sk_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (2.77ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [dilithium2/poly.c:599]   --->   Operation 169 'load' 'sk_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln601 = or i10 %tmp, i10 2" [dilithium2/poly.c:601]   --->   Operation 170 'or' 'or_ln601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln601_64 = zext i10 %or_ln601" [dilithium2/poly.c:601]   --->   Operation 171 'zext' 'zext_ln601_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%r_addr_257 = getelementptr i32 %r, i64 0, i64 %zext_ln601_64" [dilithium2/poly.c:601]   --->   Operation 172 'getelementptr' 'r_addr_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln602 = or i10 %tmp, i10 3" [dilithium2/poly.c:602]   --->   Operation 173 'or' 'or_ln602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln602_32 = zext i10 %or_ln602" [dilithium2/poly.c:602]   --->   Operation 174 'zext' 'zext_ln602_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%r_addr_258 = getelementptr i32 %r, i64 0, i64 %zext_ln602_32" [dilithium2/poly.c:602]   --->   Operation 175 'getelementptr' 'r_addr_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601, i2 %trunc_ln" [dilithium2/poly.c:601]   --->   Operation 176 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln601_1 = zext i3 %or_ln" [dilithium2/poly.c:601]   --->   Operation 177 'zext' 'zext_ln601_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln602 = zext i3 %trunc_ln2" [dilithium2/poly.c:602]   --->   Operation 178 'zext' 'zext_ln602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/2] (2.77ns)   --->   "%sk_load_417 = load i12 %sk_addr_417" [dilithium2/poly.c:604]   --->   Operation 179 'load' 'sk_load_417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln604 = trunc i8 %sk_load_417" [dilithium2/poly.c:604]   --->   Operation 180 'trunc' 'trunc_ln604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_417, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 181 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_417, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 182 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.34ns)   --->   "%sub_ln610 = sub i4 2, i4 %zext_ln601_1" [dilithium2/poly.c:610]   --->   Operation 183 'sub' 'sub_ln610' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln610 = sext i4 %sub_ln610" [dilithium2/poly.c:610]   --->   Operation 184 'sext' 'sext_ln610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610, i10 %r_addr_257" [dilithium2/poly.c:610]   --->   Operation 185 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 186 [1/1] (1.34ns)   --->   "%sub_ln611 = sub i4 2, i4 %zext_ln602" [dilithium2/poly.c:611]   --->   Operation 186 'sub' 'sub_ln611' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln611 = sext i4 %sub_ln611" [dilithium2/poly.c:611]   --->   Operation 187 'sext' 'sext_ln611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611, i10 %r_addr_258" [dilithium2/poly.c:611]   --->   Operation 188 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 189 [1/2] (2.77ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [dilithium2/poly.c:599]   --->   Operation 189 'load' 'sk_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln599_1 = trunc i8 %sk_load_1" [dilithium2/poly.c:599]   --->   Operation 190 'trunc' 'trunc_ln599_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln600_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_1, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 191 'partselect' 'trunc_ln600_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln601_4 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_1, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 192 'partselect' 'trunc_ln601_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.74ns)   --->   "%add_ln601_1 = add i10 %a_read, i10 4" [dilithium2/poly.c:601]   --->   Operation 193 'add' 'add_ln601_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln601_2 = zext i10 %add_ln601_1" [dilithium2/poly.c:601]   --->   Operation 194 'zext' 'zext_ln601_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sk_addr_418 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_2" [dilithium2/poly.c:601]   --->   Operation 195 'getelementptr' 'sk_addr_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (2.77ns)   --->   "%sk_load_418 = load i12 %sk_addr_418" [dilithium2/poly.c:601]   --->   Operation 196 'load' 'sk_load_418' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_3 : Operation 197 [1/1] (1.74ns)   --->   "%add_ln604_1 = add i10 %a_read, i10 5" [dilithium2/poly.c:604]   --->   Operation 197 'add' 'add_ln604_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i10 %add_ln604_1" [dilithium2/poly.c:604]   --->   Operation 198 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sk_addr_419 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_2" [dilithium2/poly.c:604]   --->   Operation 199 'getelementptr' 'sk_addr_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (2.77ns)   --->   "%sk_load_419 = load i12 %sk_addr_419" [dilithium2/poly.c:604]   --->   Operation 200 'load' 'sk_load_419' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln603 = or i10 %tmp, i10 4" [dilithium2/poly.c:603]   --->   Operation 201 'or' 'or_ln603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln603_32 = zext i10 %or_ln603" [dilithium2/poly.c:603]   --->   Operation 202 'zext' 'zext_ln603_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%r_addr_259 = getelementptr i32 %r, i64 0, i64 %zext_ln603_32" [dilithium2/poly.c:603]   --->   Operation 203 'getelementptr' 'r_addr_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln604 = or i10 %tmp, i10 5" [dilithium2/poly.c:604]   --->   Operation 204 'or' 'or_ln604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln604_64 = zext i10 %or_ln604" [dilithium2/poly.c:604]   --->   Operation 205 'zext' 'zext_ln604_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%r_addr_260 = getelementptr i32 %r, i64 0, i64 %zext_ln604_64" [dilithium2/poly.c:604]   --->   Operation 206 'getelementptr' 'r_addr_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln603 = zext i3 %trunc_ln3" [dilithium2/poly.c:603]   --->   Operation 207 'zext' 'zext_ln603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604, i1 %tmp_389" [dilithium2/poly.c:604]   --->   Operation 208 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i3 %or_ln7" [dilithium2/poly.c:604]   --->   Operation 209 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.34ns)   --->   "%sub_ln612 = sub i4 2, i4 %zext_ln603" [dilithium2/poly.c:612]   --->   Operation 210 'sub' 'sub_ln612' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i4 %sub_ln612" [dilithium2/poly.c:612]   --->   Operation 211 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612, i10 %r_addr_259" [dilithium2/poly.c:612]   --->   Operation 212 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 213 [1/1] (1.34ns)   --->   "%sub_ln613 = sub i4 2, i4 %zext_ln604_1" [dilithium2/poly.c:613]   --->   Operation 213 'sub' 'sub_ln613' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln613 = sext i4 %sub_ln613" [dilithium2/poly.c:613]   --->   Operation 214 'sext' 'sext_ln613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613, i10 %r_addr_260" [dilithium2/poly.c:613]   --->   Operation 215 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 216 [1/2] (2.77ns)   --->   "%sk_load_418 = load i12 %sk_addr_418" [dilithium2/poly.c:601]   --->   Operation 216 'load' 'sk_load_418' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln601_2 = trunc i8 %sk_load_418" [dilithium2/poly.c:601]   --->   Operation 217 'trunc' 'trunc_ln601_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln602_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_418, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 218 'partselect' 'trunc_ln602_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln603_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_418, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 219 'partselect' 'trunc_ln603_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_418, i32 7" [dilithium2/poly.c:604]   --->   Operation 220 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/2] (2.77ns)   --->   "%sk_load_419 = load i12 %sk_addr_419" [dilithium2/poly.c:604]   --->   Operation 221 'load' 'sk_load_419' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln604_1 = trunc i8 %sk_load_419" [dilithium2/poly.c:604]   --->   Operation 222 'trunc' 'trunc_ln604_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln605_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_419, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 223 'partselect' 'trunc_ln605_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln606_1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_419, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 224 'partselect' 'trunc_ln606_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.74ns)   --->   "%add_ln599_1 = add i10 %a_read, i10 6" [dilithium2/poly.c:599]   --->   Operation 225 'add' 'add_ln599_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln599_3 = zext i10 %add_ln599_1" [dilithium2/poly.c:599]   --->   Operation 226 'zext' 'zext_ln599_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_3" [dilithium2/poly.c:599]   --->   Operation 227 'getelementptr' 'sk_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (2.77ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [dilithium2/poly.c:599]   --->   Operation 228 'load' 'sk_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_4 : Operation 229 [1/1] (1.74ns)   --->   "%add_ln601_2 = add i10 %a_read, i10 7" [dilithium2/poly.c:601]   --->   Operation 229 'add' 'add_ln601_2' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln601_4 = zext i10 %add_ln601_2" [dilithium2/poly.c:601]   --->   Operation 230 'zext' 'zext_ln601_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sk_addr_420 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_4" [dilithium2/poly.c:601]   --->   Operation 231 'getelementptr' 'sk_addr_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (2.77ns)   --->   "%sk_load_420 = load i12 %sk_addr_420" [dilithium2/poly.c:601]   --->   Operation 232 'load' 'sk_load_420' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 5 <SV = 4> <Delay = 4.52>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln605 = or i10 %tmp, i10 6" [dilithium2/poly.c:605]   --->   Operation 233 'or' 'or_ln605' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln605_32 = zext i10 %or_ln605" [dilithium2/poly.c:605]   --->   Operation 234 'zext' 'zext_ln605_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%r_addr_261 = getelementptr i32 %r, i64 0, i64 %zext_ln605_32" [dilithium2/poly.c:605]   --->   Operation 235 'getelementptr' 'r_addr_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln606 = or i10 %tmp, i10 7" [dilithium2/poly.c:606]   --->   Operation 236 'or' 'or_ln606' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln606_32 = zext i10 %or_ln606" [dilithium2/poly.c:606]   --->   Operation 237 'zext' 'zext_ln606_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%r_addr_262 = getelementptr i32 %r, i64 0, i64 %zext_ln606_32" [dilithium2/poly.c:606]   --->   Operation 238 'getelementptr' 'r_addr_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln605 = zext i3 %trunc_ln4" [dilithium2/poly.c:605]   --->   Operation 239 'zext' 'zext_ln605' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln606 = zext i3 %trunc_ln5" [dilithium2/poly.c:606]   --->   Operation 240 'zext' 'zext_ln606' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.34ns)   --->   "%sub_ln614 = sub i4 2, i4 %zext_ln605" [dilithium2/poly.c:614]   --->   Operation 241 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i4 %sub_ln614" [dilithium2/poly.c:614]   --->   Operation 242 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614, i10 %r_addr_261" [dilithium2/poly.c:614]   --->   Operation 243 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 244 [1/1] (1.34ns)   --->   "%sub_ln615 = sub i4 2, i4 %zext_ln606" [dilithium2/poly.c:615]   --->   Operation 244 'sub' 'sub_ln615' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln615 = sext i4 %sub_ln615" [dilithium2/poly.c:615]   --->   Operation 245 'sext' 'sext_ln615' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615, i10 %r_addr_262" [dilithium2/poly.c:615]   --->   Operation 246 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 247 [1/2] (2.77ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [dilithium2/poly.c:599]   --->   Operation 247 'load' 'sk_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln599_2 = trunc i8 %sk_load_2" [dilithium2/poly.c:599]   --->   Operation 248 'trunc' 'trunc_ln599_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln600_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_2, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 249 'partselect' 'trunc_ln600_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln601_8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_2, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 250 'partselect' 'trunc_ln601_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/2] (2.77ns)   --->   "%sk_load_420 = load i12 %sk_addr_420" [dilithium2/poly.c:601]   --->   Operation 251 'load' 'sk_load_420' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln601_3 = trunc i8 %sk_load_420" [dilithium2/poly.c:601]   --->   Operation 252 'trunc' 'trunc_ln601_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln602_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_420, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 253 'partselect' 'trunc_ln602_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln603_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_420, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 254 'partselect' 'trunc_ln603_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_420, i32 7" [dilithium2/poly.c:604]   --->   Operation 255 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (1.74ns)   --->   "%add_ln604_2 = add i10 %a_read, i10 8" [dilithium2/poly.c:604]   --->   Operation 256 'add' 'add_ln604_2' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln604_4 = zext i10 %add_ln604_2" [dilithium2/poly.c:604]   --->   Operation 257 'zext' 'zext_ln604_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%sk_addr_421 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_4" [dilithium2/poly.c:604]   --->   Operation 258 'getelementptr' 'sk_addr_421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [2/2] (2.77ns)   --->   "%sk_load_421 = load i12 %sk_addr_421" [dilithium2/poly.c:604]   --->   Operation 259 'load' 'sk_load_421' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_5 : Operation 260 [1/1] (1.74ns)   --->   "%add_ln599_2 = add i10 %a_read, i10 9" [dilithium2/poly.c:599]   --->   Operation 260 'add' 'add_ln599_2' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln599_5 = zext i10 %add_ln599_2" [dilithium2/poly.c:599]   --->   Operation 261 'zext' 'zext_ln599_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_5" [dilithium2/poly.c:599]   --->   Operation 262 'getelementptr' 'sk_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [2/2] (2.77ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [dilithium2/poly.c:599]   --->   Operation 263 'load' 'sk_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 6 <SV = 5> <Delay = 4.52>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%or_ln599 = or i10 %tmp, i10 8" [dilithium2/poly.c:599]   --->   Operation 264 'or' 'or_ln599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln599_64 = zext i10 %or_ln599" [dilithium2/poly.c:599]   --->   Operation 265 'zext' 'zext_ln599_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%r_addr_263 = getelementptr i32 %r, i64 0, i64 %zext_ln599_64" [dilithium2/poly.c:599]   --->   Operation 266 'getelementptr' 'r_addr_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln600_1 = or i10 %tmp, i10 9" [dilithium2/poly.c:600]   --->   Operation 267 'or' 'or_ln600_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln600_33 = zext i10 %or_ln600_1" [dilithium2/poly.c:600]   --->   Operation 268 'zext' 'zext_ln600_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%r_addr_264 = getelementptr i32 %r, i64 0, i64 %zext_ln600_33" [dilithium2/poly.c:600]   --->   Operation 269 'getelementptr' 'r_addr_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln599_2 = zext i3 %trunc_ln599_1" [dilithium2/poly.c:599]   --->   Operation 270 'zext' 'zext_ln599_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln600_1 = zext i3 %trunc_ln600_3" [dilithium2/poly.c:600]   --->   Operation 271 'zext' 'zext_ln600_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (1.34ns)   --->   "%sub_ln608_1 = sub i4 2, i4 %zext_ln599_2" [dilithium2/poly.c:608]   --->   Operation 272 'sub' 'sub_ln608_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln608_1 = sext i4 %sub_ln608_1" [dilithium2/poly.c:608]   --->   Operation 273 'sext' 'sext_ln608_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_1, i10 %r_addr_263" [dilithium2/poly.c:608]   --->   Operation 274 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 275 [1/1] (1.34ns)   --->   "%sub_ln609_1 = sub i4 2, i4 %zext_ln600_1" [dilithium2/poly.c:609]   --->   Operation 275 'sub' 'sub_ln609_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln609_1 = sext i4 %sub_ln609_1" [dilithium2/poly.c:609]   --->   Operation 276 'sext' 'sext_ln609_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_1, i10 %r_addr_264" [dilithium2/poly.c:609]   --->   Operation 277 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 278 [1/2] (2.77ns)   --->   "%sk_load_421 = load i12 %sk_addr_421" [dilithium2/poly.c:604]   --->   Operation 278 'load' 'sk_load_421' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln604_2 = trunc i8 %sk_load_421" [dilithium2/poly.c:604]   --->   Operation 279 'trunc' 'trunc_ln604_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln605_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_421, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 280 'partselect' 'trunc_ln605_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln606_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_421, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 281 'partselect' 'trunc_ln606_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/2] (2.77ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [dilithium2/poly.c:599]   --->   Operation 282 'load' 'sk_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln599_3 = trunc i8 %sk_load_3" [dilithium2/poly.c:599]   --->   Operation 283 'trunc' 'trunc_ln599_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln600_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 284 'partselect' 'trunc_ln600_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln601_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_3, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 285 'partselect' 'trunc_ln601_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (1.74ns)   --->   "%add_ln601_3 = add i10 %a_read, i10 10" [dilithium2/poly.c:601]   --->   Operation 286 'add' 'add_ln601_3' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln601_6 = zext i10 %add_ln601_3" [dilithium2/poly.c:601]   --->   Operation 287 'zext' 'zext_ln601_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%sk_addr_422 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_6" [dilithium2/poly.c:601]   --->   Operation 288 'getelementptr' 'sk_addr_422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [2/2] (2.77ns)   --->   "%sk_load_422 = load i12 %sk_addr_422" [dilithium2/poly.c:601]   --->   Operation 289 'load' 'sk_load_422' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_6 : Operation 290 [1/1] (1.74ns)   --->   "%add_ln604_3 = add i10 %a_read, i10 11" [dilithium2/poly.c:604]   --->   Operation 290 'add' 'add_ln604_3' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln604_6 = zext i10 %add_ln604_3" [dilithium2/poly.c:604]   --->   Operation 291 'zext' 'zext_ln604_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%sk_addr_423 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_6" [dilithium2/poly.c:604]   --->   Operation 292 'getelementptr' 'sk_addr_423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [2/2] (2.77ns)   --->   "%sk_load_423 = load i12 %sk_addr_423" [dilithium2/poly.c:604]   --->   Operation 293 'load' 'sk_load_423' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 7 <SV = 6> <Delay = 4.52>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln601_31 = or i10 %tmp, i10 10" [dilithium2/poly.c:601]   --->   Operation 294 'or' 'or_ln601_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln601_65 = zext i10 %or_ln601_31" [dilithium2/poly.c:601]   --->   Operation 295 'zext' 'zext_ln601_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%r_addr_265 = getelementptr i32 %r, i64 0, i64 %zext_ln601_65" [dilithium2/poly.c:601]   --->   Operation 296 'getelementptr' 'r_addr_265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln602_1 = or i10 %tmp, i10 11" [dilithium2/poly.c:602]   --->   Operation 297 'or' 'or_ln602_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln602_33 = zext i10 %or_ln602_1" [dilithium2/poly.c:602]   --->   Operation 298 'zext' 'zext_ln602_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%r_addr_266 = getelementptr i32 %r, i64 0, i64 %zext_ln602_33" [dilithium2/poly.c:602]   --->   Operation 299 'getelementptr' 'r_addr_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln601_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_2, i2 %trunc_ln601_4" [dilithium2/poly.c:601]   --->   Operation 300 'bitconcatenate' 'or_ln601_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln601_3 = zext i3 %or_ln601_1" [dilithium2/poly.c:601]   --->   Operation 301 'zext' 'zext_ln601_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln602_1 = zext i3 %trunc_ln602_1" [dilithium2/poly.c:602]   --->   Operation 302 'zext' 'zext_ln602_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (1.34ns)   --->   "%sub_ln610_1 = sub i4 2, i4 %zext_ln601_3" [dilithium2/poly.c:610]   --->   Operation 303 'sub' 'sub_ln610_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln610_1 = sext i4 %sub_ln610_1" [dilithium2/poly.c:610]   --->   Operation 304 'sext' 'sext_ln610_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_1, i10 %r_addr_265" [dilithium2/poly.c:610]   --->   Operation 305 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 306 [1/1] (1.34ns)   --->   "%sub_ln611_1 = sub i4 2, i4 %zext_ln602_1" [dilithium2/poly.c:611]   --->   Operation 306 'sub' 'sub_ln611_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln611_1 = sext i4 %sub_ln611_1" [dilithium2/poly.c:611]   --->   Operation 307 'sext' 'sext_ln611_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_1, i10 %r_addr_266" [dilithium2/poly.c:611]   --->   Operation 308 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 309 [1/2] (2.77ns)   --->   "%sk_load_422 = load i12 %sk_addr_422" [dilithium2/poly.c:601]   --->   Operation 309 'load' 'sk_load_422' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln601_6 = trunc i8 %sk_load_422" [dilithium2/poly.c:601]   --->   Operation 310 'trunc' 'trunc_ln601_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln602_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_422, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 311 'partselect' 'trunc_ln602_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln603_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_422, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 312 'partselect' 'trunc_ln603_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_422, i32 7" [dilithium2/poly.c:604]   --->   Operation 313 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/2] (2.77ns)   --->   "%sk_load_423 = load i12 %sk_addr_423" [dilithium2/poly.c:604]   --->   Operation 314 'load' 'sk_load_423' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln604_3 = trunc i8 %sk_load_423" [dilithium2/poly.c:604]   --->   Operation 315 'trunc' 'trunc_ln604_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln605_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_423, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 316 'partselect' 'trunc_ln605_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln606_3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_423, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 317 'partselect' 'trunc_ln606_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (1.74ns)   --->   "%add_ln599_3 = add i10 %a_read, i10 12" [dilithium2/poly.c:599]   --->   Operation 318 'add' 'add_ln599_3' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln599_7 = zext i10 %add_ln599_3" [dilithium2/poly.c:599]   --->   Operation 319 'zext' 'zext_ln599_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_7" [dilithium2/poly.c:599]   --->   Operation 320 'getelementptr' 'sk_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [2/2] (2.77ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [dilithium2/poly.c:599]   --->   Operation 321 'load' 'sk_load_4' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_7 : Operation 322 [1/1] (1.74ns)   --->   "%add_ln601_4 = add i10 %a_read, i10 13" [dilithium2/poly.c:601]   --->   Operation 322 'add' 'add_ln601_4' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln601_8 = zext i10 %add_ln601_4" [dilithium2/poly.c:601]   --->   Operation 323 'zext' 'zext_ln601_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%sk_addr_424 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_8" [dilithium2/poly.c:601]   --->   Operation 324 'getelementptr' 'sk_addr_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [2/2] (2.77ns)   --->   "%sk_load_424 = load i12 %sk_addr_424" [dilithium2/poly.c:601]   --->   Operation 325 'load' 'sk_load_424' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 8 <SV = 7> <Delay = 4.52>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln603_1 = or i10 %tmp, i10 12" [dilithium2/poly.c:603]   --->   Operation 326 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln603_33 = zext i10 %or_ln603_1" [dilithium2/poly.c:603]   --->   Operation 327 'zext' 'zext_ln603_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%r_addr_267 = getelementptr i32 %r, i64 0, i64 %zext_ln603_33" [dilithium2/poly.c:603]   --->   Operation 328 'getelementptr' 'r_addr_267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln604_31 = or i10 %tmp, i10 13" [dilithium2/poly.c:604]   --->   Operation 329 'or' 'or_ln604_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln604_65 = zext i10 %or_ln604_31" [dilithium2/poly.c:604]   --->   Operation 330 'zext' 'zext_ln604_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%r_addr_268 = getelementptr i32 %r, i64 0, i64 %zext_ln604_65" [dilithium2/poly.c:604]   --->   Operation 331 'getelementptr' 'r_addr_268' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln603_1 = zext i3 %trunc_ln603_1" [dilithium2/poly.c:603]   --->   Operation 332 'zext' 'zext_ln603_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln604_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_1, i1 %tmp_390" [dilithium2/poly.c:604]   --->   Operation 333 'bitconcatenate' 'or_ln604_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln604_3 = zext i3 %or_ln604_1" [dilithium2/poly.c:604]   --->   Operation 334 'zext' 'zext_ln604_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (1.34ns)   --->   "%sub_ln612_1 = sub i4 2, i4 %zext_ln603_1" [dilithium2/poly.c:612]   --->   Operation 335 'sub' 'sub_ln612_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln612_1 = sext i4 %sub_ln612_1" [dilithium2/poly.c:612]   --->   Operation 336 'sext' 'sext_ln612_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_1, i10 %r_addr_267" [dilithium2/poly.c:612]   --->   Operation 337 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 338 [1/1] (1.34ns)   --->   "%sub_ln613_1 = sub i4 2, i4 %zext_ln604_3" [dilithium2/poly.c:613]   --->   Operation 338 'sub' 'sub_ln613_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln613_1 = sext i4 %sub_ln613_1" [dilithium2/poly.c:613]   --->   Operation 339 'sext' 'sext_ln613_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_1, i10 %r_addr_268" [dilithium2/poly.c:613]   --->   Operation 340 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 341 [1/2] (2.77ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [dilithium2/poly.c:599]   --->   Operation 341 'load' 'sk_load_4' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln599_4 = trunc i8 %sk_load_4" [dilithium2/poly.c:599]   --->   Operation 342 'trunc' 'trunc_ln599_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln600_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_4, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 343 'partselect' 'trunc_ln600_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln601_5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_4, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 344 'partselect' 'trunc_ln601_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/2] (2.77ns)   --->   "%sk_load_424 = load i12 %sk_addr_424" [dilithium2/poly.c:601]   --->   Operation 345 'load' 'sk_load_424' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln601_7 = trunc i8 %sk_load_424" [dilithium2/poly.c:601]   --->   Operation 346 'trunc' 'trunc_ln601_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln602_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_424, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 347 'partselect' 'trunc_ln602_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln603_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_424, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 348 'partselect' 'trunc_ln603_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_424, i32 7" [dilithium2/poly.c:604]   --->   Operation 349 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (1.74ns)   --->   "%add_ln604_4 = add i10 %a_read, i10 14" [dilithium2/poly.c:604]   --->   Operation 350 'add' 'add_ln604_4' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln604_8 = zext i10 %add_ln604_4" [dilithium2/poly.c:604]   --->   Operation 351 'zext' 'zext_ln604_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%sk_addr_425 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_8" [dilithium2/poly.c:604]   --->   Operation 352 'getelementptr' 'sk_addr_425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 353 [2/2] (2.77ns)   --->   "%sk_load_425 = load i12 %sk_addr_425" [dilithium2/poly.c:604]   --->   Operation 353 'load' 'sk_load_425' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_8 : Operation 354 [1/1] (1.74ns)   --->   "%add_ln599_4 = add i10 %a_read, i10 15" [dilithium2/poly.c:599]   --->   Operation 354 'add' 'add_ln599_4' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln599_9 = zext i10 %add_ln599_4" [dilithium2/poly.c:599]   --->   Operation 355 'zext' 'zext_ln599_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_9" [dilithium2/poly.c:599]   --->   Operation 356 'getelementptr' 'sk_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [2/2] (2.77ns)   --->   "%sk_load_5 = load i12 %sk_addr_5" [dilithium2/poly.c:599]   --->   Operation 357 'load' 'sk_load_5' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 9 <SV = 8> <Delay = 4.52>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln605_1 = or i10 %tmp, i10 14" [dilithium2/poly.c:605]   --->   Operation 358 'or' 'or_ln605_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln605_33 = zext i10 %or_ln605_1" [dilithium2/poly.c:605]   --->   Operation 359 'zext' 'zext_ln605_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%r_addr_269 = getelementptr i32 %r, i64 0, i64 %zext_ln605_33" [dilithium2/poly.c:605]   --->   Operation 360 'getelementptr' 'r_addr_269' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln606_1 = or i10 %tmp, i10 15" [dilithium2/poly.c:606]   --->   Operation 361 'or' 'or_ln606_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln606_33 = zext i10 %or_ln606_1" [dilithium2/poly.c:606]   --->   Operation 362 'zext' 'zext_ln606_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%r_addr_270 = getelementptr i32 %r, i64 0, i64 %zext_ln606_33" [dilithium2/poly.c:606]   --->   Operation 363 'getelementptr' 'r_addr_270' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln605_1 = zext i3 %trunc_ln605_1" [dilithium2/poly.c:605]   --->   Operation 364 'zext' 'zext_ln605_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln606_1 = zext i3 %trunc_ln606_1" [dilithium2/poly.c:606]   --->   Operation 365 'zext' 'zext_ln606_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (1.34ns)   --->   "%sub_ln614_1 = sub i4 2, i4 %zext_ln605_1" [dilithium2/poly.c:614]   --->   Operation 366 'sub' 'sub_ln614_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln614_1 = sext i4 %sub_ln614_1" [dilithium2/poly.c:614]   --->   Operation 367 'sext' 'sext_ln614_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_1, i10 %r_addr_269" [dilithium2/poly.c:614]   --->   Operation 368 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 369 [1/1] (1.34ns)   --->   "%sub_ln615_1 = sub i4 2, i4 %zext_ln606_1" [dilithium2/poly.c:615]   --->   Operation 369 'sub' 'sub_ln615_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln615_1 = sext i4 %sub_ln615_1" [dilithium2/poly.c:615]   --->   Operation 370 'sext' 'sext_ln615_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_1, i10 %r_addr_270" [dilithium2/poly.c:615]   --->   Operation 371 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 372 [1/2] (2.77ns)   --->   "%sk_load_425 = load i12 %sk_addr_425" [dilithium2/poly.c:604]   --->   Operation 372 'load' 'sk_load_425' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln604_4 = trunc i8 %sk_load_425" [dilithium2/poly.c:604]   --->   Operation 373 'trunc' 'trunc_ln604_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln605_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_425, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 374 'partselect' 'trunc_ln605_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln606_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_425, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 375 'partselect' 'trunc_ln606_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/2] (2.77ns)   --->   "%sk_load_5 = load i12 %sk_addr_5" [dilithium2/poly.c:599]   --->   Operation 376 'load' 'sk_load_5' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln599_5 = trunc i8 %sk_load_5" [dilithium2/poly.c:599]   --->   Operation 377 'trunc' 'trunc_ln599_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln600_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_5, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 378 'partselect' 'trunc_ln600_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln601_9 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_5, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 379 'partselect' 'trunc_ln601_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (1.74ns)   --->   "%add_ln601_5 = add i10 %a_read, i10 16" [dilithium2/poly.c:601]   --->   Operation 380 'add' 'add_ln601_5' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln601_10 = zext i10 %add_ln601_5" [dilithium2/poly.c:601]   --->   Operation 381 'zext' 'zext_ln601_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%sk_addr_426 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_10" [dilithium2/poly.c:601]   --->   Operation 382 'getelementptr' 'sk_addr_426' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [2/2] (2.77ns)   --->   "%sk_load_426 = load i12 %sk_addr_426" [dilithium2/poly.c:601]   --->   Operation 383 'load' 'sk_load_426' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_9 : Operation 384 [1/1] (1.74ns)   --->   "%add_ln604_5 = add i10 %a_read, i10 17" [dilithium2/poly.c:604]   --->   Operation 384 'add' 'add_ln604_5' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln604_10 = zext i10 %add_ln604_5" [dilithium2/poly.c:604]   --->   Operation 385 'zext' 'zext_ln604_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%sk_addr_427 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_10" [dilithium2/poly.c:604]   --->   Operation 386 'getelementptr' 'sk_addr_427' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [2/2] (2.77ns)   --->   "%sk_load_427 = load i12 %sk_addr_427" [dilithium2/poly.c:604]   --->   Operation 387 'load' 'sk_load_427' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 10 <SV = 9> <Delay = 4.52>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln599_1 = or i10 %tmp, i10 16" [dilithium2/poly.c:599]   --->   Operation 388 'or' 'or_ln599_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln599_65 = zext i10 %or_ln599_1" [dilithium2/poly.c:599]   --->   Operation 389 'zext' 'zext_ln599_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%r_addr_271 = getelementptr i32 %r, i64 0, i64 %zext_ln599_65" [dilithium2/poly.c:599]   --->   Operation 390 'getelementptr' 'r_addr_271' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%or_ln600_2 = or i10 %tmp, i10 17" [dilithium2/poly.c:600]   --->   Operation 391 'or' 'or_ln600_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln600_34 = zext i10 %or_ln600_2" [dilithium2/poly.c:600]   --->   Operation 392 'zext' 'zext_ln600_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%r_addr_272 = getelementptr i32 %r, i64 0, i64 %zext_ln600_34" [dilithium2/poly.c:600]   --->   Operation 393 'getelementptr' 'r_addr_272' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln599_4 = zext i3 %trunc_ln599_2" [dilithium2/poly.c:599]   --->   Operation 394 'zext' 'zext_ln599_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln600_2 = zext i3 %trunc_ln600_5" [dilithium2/poly.c:600]   --->   Operation 395 'zext' 'zext_ln600_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 396 [1/1] (1.34ns)   --->   "%sub_ln608_2 = sub i4 2, i4 %zext_ln599_4" [dilithium2/poly.c:608]   --->   Operation 396 'sub' 'sub_ln608_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln608_2 = sext i4 %sub_ln608_2" [dilithium2/poly.c:608]   --->   Operation 397 'sext' 'sext_ln608_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_2, i10 %r_addr_271" [dilithium2/poly.c:608]   --->   Operation 398 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 399 [1/1] (1.34ns)   --->   "%sub_ln609_2 = sub i4 2, i4 %zext_ln600_2" [dilithium2/poly.c:609]   --->   Operation 399 'sub' 'sub_ln609_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln609_2 = sext i4 %sub_ln609_2" [dilithium2/poly.c:609]   --->   Operation 400 'sext' 'sext_ln609_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_2, i10 %r_addr_272" [dilithium2/poly.c:609]   --->   Operation 401 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 402 [1/2] (2.77ns)   --->   "%sk_load_426 = load i12 %sk_addr_426" [dilithium2/poly.c:601]   --->   Operation 402 'load' 'sk_load_426' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln601_10 = trunc i8 %sk_load_426" [dilithium2/poly.c:601]   --->   Operation 403 'trunc' 'trunc_ln601_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln602_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_426, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 404 'partselect' 'trunc_ln602_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln603_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_426, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 405 'partselect' 'trunc_ln603_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_426, i32 7" [dilithium2/poly.c:604]   --->   Operation 406 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/2] (2.77ns)   --->   "%sk_load_427 = load i12 %sk_addr_427" [dilithium2/poly.c:604]   --->   Operation 407 'load' 'sk_load_427' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln604_5 = trunc i8 %sk_load_427" [dilithium2/poly.c:604]   --->   Operation 408 'trunc' 'trunc_ln604_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln605_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_427, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 409 'partselect' 'trunc_ln605_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln606_5 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_427, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 410 'partselect' 'trunc_ln606_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (1.74ns)   --->   "%add_ln599_5 = add i10 %a_read, i10 18" [dilithium2/poly.c:599]   --->   Operation 411 'add' 'add_ln599_5' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln599_11 = zext i10 %add_ln599_5" [dilithium2/poly.c:599]   --->   Operation 412 'zext' 'zext_ln599_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_11" [dilithium2/poly.c:599]   --->   Operation 413 'getelementptr' 'sk_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [2/2] (2.77ns)   --->   "%sk_load_6 = load i12 %sk_addr_6" [dilithium2/poly.c:599]   --->   Operation 414 'load' 'sk_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_10 : Operation 415 [1/1] (1.74ns)   --->   "%add_ln601_6 = add i10 %a_read, i10 19" [dilithium2/poly.c:601]   --->   Operation 415 'add' 'add_ln601_6' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln601_12 = zext i10 %add_ln601_6" [dilithium2/poly.c:601]   --->   Operation 416 'zext' 'zext_ln601_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%sk_addr_428 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_12" [dilithium2/poly.c:601]   --->   Operation 417 'getelementptr' 'sk_addr_428' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [2/2] (2.77ns)   --->   "%sk_load_428 = load i12 %sk_addr_428" [dilithium2/poly.c:601]   --->   Operation 418 'load' 'sk_load_428' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 11 <SV = 10> <Delay = 4.52>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln601_32 = or i10 %tmp, i10 18" [dilithium2/poly.c:601]   --->   Operation 419 'or' 'or_ln601_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln601_66 = zext i10 %or_ln601_32" [dilithium2/poly.c:601]   --->   Operation 420 'zext' 'zext_ln601_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%r_addr_273 = getelementptr i32 %r, i64 0, i64 %zext_ln601_66" [dilithium2/poly.c:601]   --->   Operation 421 'getelementptr' 'r_addr_273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%or_ln602_2 = or i10 %tmp, i10 19" [dilithium2/poly.c:602]   --->   Operation 422 'or' 'or_ln602_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln602_34 = zext i10 %or_ln602_2" [dilithium2/poly.c:602]   --->   Operation 423 'zext' 'zext_ln602_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%r_addr_274 = getelementptr i32 %r, i64 0, i64 %zext_ln602_34" [dilithium2/poly.c:602]   --->   Operation 424 'getelementptr' 'r_addr_274' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln601_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_3, i2 %trunc_ln601_8" [dilithium2/poly.c:601]   --->   Operation 425 'bitconcatenate' 'or_ln601_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln601_5 = zext i3 %or_ln601_2" [dilithium2/poly.c:601]   --->   Operation 426 'zext' 'zext_ln601_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln602_2 = zext i3 %trunc_ln602_2" [dilithium2/poly.c:602]   --->   Operation 427 'zext' 'zext_ln602_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (1.34ns)   --->   "%sub_ln610_2 = sub i4 2, i4 %zext_ln601_5" [dilithium2/poly.c:610]   --->   Operation 428 'sub' 'sub_ln610_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln610_2 = sext i4 %sub_ln610_2" [dilithium2/poly.c:610]   --->   Operation 429 'sext' 'sext_ln610_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_2, i10 %r_addr_273" [dilithium2/poly.c:610]   --->   Operation 430 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 431 [1/1] (1.34ns)   --->   "%sub_ln611_2 = sub i4 2, i4 %zext_ln602_2" [dilithium2/poly.c:611]   --->   Operation 431 'sub' 'sub_ln611_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln611_2 = sext i4 %sub_ln611_2" [dilithium2/poly.c:611]   --->   Operation 432 'sext' 'sext_ln611_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_2, i10 %r_addr_274" [dilithium2/poly.c:611]   --->   Operation 433 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 434 [1/2] (2.77ns)   --->   "%sk_load_6 = load i12 %sk_addr_6" [dilithium2/poly.c:599]   --->   Operation 434 'load' 'sk_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln599_6 = trunc i8 %sk_load_6" [dilithium2/poly.c:599]   --->   Operation 435 'trunc' 'trunc_ln599_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_6, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 436 'partselect' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln601_s = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_6, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 437 'partselect' 'trunc_ln601_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 438 [1/2] (2.77ns)   --->   "%sk_load_428 = load i12 %sk_addr_428" [dilithium2/poly.c:601]   --->   Operation 438 'load' 'sk_load_428' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln601_11 = trunc i8 %sk_load_428" [dilithium2/poly.c:601]   --->   Operation 439 'trunc' 'trunc_ln601_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln602_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_428, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 440 'partselect' 'trunc_ln602_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln603_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_428, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 441 'partselect' 'trunc_ln603_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_428, i32 7" [dilithium2/poly.c:604]   --->   Operation 442 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (1.74ns)   --->   "%add_ln604_6 = add i10 %a_read, i10 20" [dilithium2/poly.c:604]   --->   Operation 443 'add' 'add_ln604_6' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln604_12 = zext i10 %add_ln604_6" [dilithium2/poly.c:604]   --->   Operation 444 'zext' 'zext_ln604_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%sk_addr_429 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_12" [dilithium2/poly.c:604]   --->   Operation 445 'getelementptr' 'sk_addr_429' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 446 [2/2] (2.77ns)   --->   "%sk_load_429 = load i12 %sk_addr_429" [dilithium2/poly.c:604]   --->   Operation 446 'load' 'sk_load_429' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_11 : Operation 447 [1/1] (1.74ns)   --->   "%add_ln599_6 = add i10 %a_read, i10 21" [dilithium2/poly.c:599]   --->   Operation 447 'add' 'add_ln599_6' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln599_13 = zext i10 %add_ln599_6" [dilithium2/poly.c:599]   --->   Operation 448 'zext' 'zext_ln599_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_13" [dilithium2/poly.c:599]   --->   Operation 449 'getelementptr' 'sk_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 450 [2/2] (2.77ns)   --->   "%sk_load_7 = load i12 %sk_addr_7" [dilithium2/poly.c:599]   --->   Operation 450 'load' 'sk_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 12 <SV = 11> <Delay = 4.52>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln603_2 = or i10 %tmp, i10 20" [dilithium2/poly.c:603]   --->   Operation 451 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln603_34 = zext i10 %or_ln603_2" [dilithium2/poly.c:603]   --->   Operation 452 'zext' 'zext_ln603_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%r_addr_275 = getelementptr i32 %r, i64 0, i64 %zext_ln603_34" [dilithium2/poly.c:603]   --->   Operation 453 'getelementptr' 'r_addr_275' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%or_ln604_32 = or i10 %tmp, i10 21" [dilithium2/poly.c:604]   --->   Operation 454 'or' 'or_ln604_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln604_66 = zext i10 %or_ln604_32" [dilithium2/poly.c:604]   --->   Operation 455 'zext' 'zext_ln604_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%r_addr_276 = getelementptr i32 %r, i64 0, i64 %zext_ln604_66" [dilithium2/poly.c:604]   --->   Operation 456 'getelementptr' 'r_addr_276' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln603_2 = zext i3 %trunc_ln603_2" [dilithium2/poly.c:603]   --->   Operation 457 'zext' 'zext_ln603_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln604_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_2, i1 %tmp_391" [dilithium2/poly.c:604]   --->   Operation 458 'bitconcatenate' 'or_ln604_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln604_5 = zext i3 %or_ln604_2" [dilithium2/poly.c:604]   --->   Operation 459 'zext' 'zext_ln604_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (1.34ns)   --->   "%sub_ln612_2 = sub i4 2, i4 %zext_ln603_2" [dilithium2/poly.c:612]   --->   Operation 460 'sub' 'sub_ln612_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln612_2 = sext i4 %sub_ln612_2" [dilithium2/poly.c:612]   --->   Operation 461 'sext' 'sext_ln612_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_2, i10 %r_addr_275" [dilithium2/poly.c:612]   --->   Operation 462 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 463 [1/1] (1.34ns)   --->   "%sub_ln613_2 = sub i4 2, i4 %zext_ln604_5" [dilithium2/poly.c:613]   --->   Operation 463 'sub' 'sub_ln613_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln613_2 = sext i4 %sub_ln613_2" [dilithium2/poly.c:613]   --->   Operation 464 'sext' 'sext_ln613_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_2, i10 %r_addr_276" [dilithium2/poly.c:613]   --->   Operation 465 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 466 [1/2] (2.77ns)   --->   "%sk_load_429 = load i12 %sk_addr_429" [dilithium2/poly.c:604]   --->   Operation 466 'load' 'sk_load_429' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln604_6 = trunc i8 %sk_load_429" [dilithium2/poly.c:604]   --->   Operation 467 'trunc' 'trunc_ln604_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln605_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_429, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 468 'partselect' 'trunc_ln605_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln606_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_429, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 469 'partselect' 'trunc_ln606_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [1/2] (2.77ns)   --->   "%sk_load_7 = load i12 %sk_addr_7" [dilithium2/poly.c:599]   --->   Operation 470 'load' 'sk_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln599_7 = trunc i8 %sk_load_7" [dilithium2/poly.c:599]   --->   Operation 471 'trunc' 'trunc_ln599_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln600_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_7, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 472 'partselect' 'trunc_ln600_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln601_12 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_7, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 473 'partselect' 'trunc_ln601_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (1.74ns)   --->   "%add_ln601_7 = add i10 %a_read, i10 22" [dilithium2/poly.c:601]   --->   Operation 474 'add' 'add_ln601_7' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln601_14 = zext i10 %add_ln601_7" [dilithium2/poly.c:601]   --->   Operation 475 'zext' 'zext_ln601_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%sk_addr_430 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_14" [dilithium2/poly.c:601]   --->   Operation 476 'getelementptr' 'sk_addr_430' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [2/2] (2.77ns)   --->   "%sk_load_430 = load i12 %sk_addr_430" [dilithium2/poly.c:601]   --->   Operation 477 'load' 'sk_load_430' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_12 : Operation 478 [1/1] (1.74ns)   --->   "%add_ln604_7 = add i10 %a_read, i10 23" [dilithium2/poly.c:604]   --->   Operation 478 'add' 'add_ln604_7' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln604_14 = zext i10 %add_ln604_7" [dilithium2/poly.c:604]   --->   Operation 479 'zext' 'zext_ln604_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%sk_addr_431 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_14" [dilithium2/poly.c:604]   --->   Operation 480 'getelementptr' 'sk_addr_431' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [2/2] (2.77ns)   --->   "%sk_load_431 = load i12 %sk_addr_431" [dilithium2/poly.c:604]   --->   Operation 481 'load' 'sk_load_431' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 13 <SV = 12> <Delay = 4.52>
ST_13 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln605_2 = or i10 %tmp, i10 22" [dilithium2/poly.c:605]   --->   Operation 482 'or' 'or_ln605_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln605_34 = zext i10 %or_ln605_2" [dilithium2/poly.c:605]   --->   Operation 483 'zext' 'zext_ln605_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%r_addr_277 = getelementptr i32 %r, i64 0, i64 %zext_ln605_34" [dilithium2/poly.c:605]   --->   Operation 484 'getelementptr' 'r_addr_277' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln606_2 = or i10 %tmp, i10 23" [dilithium2/poly.c:606]   --->   Operation 485 'or' 'or_ln606_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln606_34 = zext i10 %or_ln606_2" [dilithium2/poly.c:606]   --->   Operation 486 'zext' 'zext_ln606_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%r_addr_278 = getelementptr i32 %r, i64 0, i64 %zext_ln606_34" [dilithium2/poly.c:606]   --->   Operation 487 'getelementptr' 'r_addr_278' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln605_2 = zext i3 %trunc_ln605_2" [dilithium2/poly.c:605]   --->   Operation 488 'zext' 'zext_ln605_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln606_2 = zext i3 %trunc_ln606_2" [dilithium2/poly.c:606]   --->   Operation 489 'zext' 'zext_ln606_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (1.34ns)   --->   "%sub_ln614_2 = sub i4 2, i4 %zext_ln605_2" [dilithium2/poly.c:614]   --->   Operation 490 'sub' 'sub_ln614_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln614_2 = sext i4 %sub_ln614_2" [dilithium2/poly.c:614]   --->   Operation 491 'sext' 'sext_ln614_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_2, i10 %r_addr_277" [dilithium2/poly.c:614]   --->   Operation 492 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 493 [1/1] (1.34ns)   --->   "%sub_ln615_2 = sub i4 2, i4 %zext_ln606_2" [dilithium2/poly.c:615]   --->   Operation 493 'sub' 'sub_ln615_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln615_2 = sext i4 %sub_ln615_2" [dilithium2/poly.c:615]   --->   Operation 494 'sext' 'sext_ln615_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_2, i10 %r_addr_278" [dilithium2/poly.c:615]   --->   Operation 495 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 496 [1/2] (2.77ns)   --->   "%sk_load_430 = load i12 %sk_addr_430" [dilithium2/poly.c:601]   --->   Operation 496 'load' 'sk_load_430' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln601_13 = trunc i8 %sk_load_430" [dilithium2/poly.c:601]   --->   Operation 497 'trunc' 'trunc_ln601_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln602_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_430, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 498 'partselect' 'trunc_ln602_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln603_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_430, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 499 'partselect' 'trunc_ln603_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_430, i32 7" [dilithium2/poly.c:604]   --->   Operation 500 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 501 [1/2] (2.77ns)   --->   "%sk_load_431 = load i12 %sk_addr_431" [dilithium2/poly.c:604]   --->   Operation 501 'load' 'sk_load_431' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln604_7 = trunc i8 %sk_load_431" [dilithium2/poly.c:604]   --->   Operation 502 'trunc' 'trunc_ln604_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln605_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_431, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 503 'partselect' 'trunc_ln605_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln606_7 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_431, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 504 'partselect' 'trunc_ln606_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (1.74ns)   --->   "%add_ln599_7 = add i10 %a_read, i10 24" [dilithium2/poly.c:599]   --->   Operation 505 'add' 'add_ln599_7' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln599_15 = zext i10 %add_ln599_7" [dilithium2/poly.c:599]   --->   Operation 506 'zext' 'zext_ln599_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_15" [dilithium2/poly.c:599]   --->   Operation 507 'getelementptr' 'sk_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 508 [2/2] (2.77ns)   --->   "%sk_load_8 = load i12 %sk_addr_8" [dilithium2/poly.c:599]   --->   Operation 508 'load' 'sk_load_8' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_13 : Operation 509 [1/1] (1.74ns)   --->   "%add_ln601_8 = add i10 %a_read, i10 25" [dilithium2/poly.c:601]   --->   Operation 509 'add' 'add_ln601_8' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln601_16 = zext i10 %add_ln601_8" [dilithium2/poly.c:601]   --->   Operation 510 'zext' 'zext_ln601_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%sk_addr_432 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_16" [dilithium2/poly.c:601]   --->   Operation 511 'getelementptr' 'sk_addr_432' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 512 [2/2] (2.77ns)   --->   "%sk_load_432 = load i12 %sk_addr_432" [dilithium2/poly.c:601]   --->   Operation 512 'load' 'sk_load_432' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 14 <SV = 13> <Delay = 4.52>
ST_14 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln599_2 = or i10 %tmp, i10 24" [dilithium2/poly.c:599]   --->   Operation 513 'or' 'or_ln599_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln599_66 = zext i10 %or_ln599_2" [dilithium2/poly.c:599]   --->   Operation 514 'zext' 'zext_ln599_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%r_addr_279 = getelementptr i32 %r, i64 0, i64 %zext_ln599_66" [dilithium2/poly.c:599]   --->   Operation 515 'getelementptr' 'r_addr_279' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln600_3 = or i10 %tmp, i10 25" [dilithium2/poly.c:600]   --->   Operation 516 'or' 'or_ln600_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln600_35 = zext i10 %or_ln600_3" [dilithium2/poly.c:600]   --->   Operation 517 'zext' 'zext_ln600_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%r_addr_280 = getelementptr i32 %r, i64 0, i64 %zext_ln600_35" [dilithium2/poly.c:600]   --->   Operation 518 'getelementptr' 'r_addr_280' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln599_6 = zext i3 %trunc_ln599_3" [dilithium2/poly.c:599]   --->   Operation 519 'zext' 'zext_ln599_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln600_3 = zext i3 %trunc_ln600_7" [dilithium2/poly.c:600]   --->   Operation 520 'zext' 'zext_ln600_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 521 [1/1] (1.34ns)   --->   "%sub_ln608_3 = sub i4 2, i4 %zext_ln599_6" [dilithium2/poly.c:608]   --->   Operation 521 'sub' 'sub_ln608_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln608_3 = sext i4 %sub_ln608_3" [dilithium2/poly.c:608]   --->   Operation 522 'sext' 'sext_ln608_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 523 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_3, i10 %r_addr_279" [dilithium2/poly.c:608]   --->   Operation 523 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 524 [1/1] (1.34ns)   --->   "%sub_ln609_3 = sub i4 2, i4 %zext_ln600_3" [dilithium2/poly.c:609]   --->   Operation 524 'sub' 'sub_ln609_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln609_3 = sext i4 %sub_ln609_3" [dilithium2/poly.c:609]   --->   Operation 525 'sext' 'sext_ln609_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_3, i10 %r_addr_280" [dilithium2/poly.c:609]   --->   Operation 526 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 527 [1/2] (2.77ns)   --->   "%sk_load_8 = load i12 %sk_addr_8" [dilithium2/poly.c:599]   --->   Operation 527 'load' 'sk_load_8' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln599_8 = trunc i8 %sk_load_8" [dilithium2/poly.c:599]   --->   Operation 528 'trunc' 'trunc_ln599_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln600_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_8, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 529 'partselect' 'trunc_ln600_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln601_14 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_8, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 530 'partselect' 'trunc_ln601_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 531 [1/2] (2.77ns)   --->   "%sk_load_432 = load i12 %sk_addr_432" [dilithium2/poly.c:601]   --->   Operation 531 'load' 'sk_load_432' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln601_15 = trunc i8 %sk_load_432" [dilithium2/poly.c:601]   --->   Operation 532 'trunc' 'trunc_ln601_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln602_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_432, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 533 'partselect' 'trunc_ln602_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln603_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_432, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 534 'partselect' 'trunc_ln603_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_432, i32 7" [dilithium2/poly.c:604]   --->   Operation 535 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 536 [1/1] (1.74ns)   --->   "%add_ln604_8 = add i10 %a_read, i10 26" [dilithium2/poly.c:604]   --->   Operation 536 'add' 'add_ln604_8' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln604_16 = zext i10 %add_ln604_8" [dilithium2/poly.c:604]   --->   Operation 537 'zext' 'zext_ln604_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 538 [1/1] (0.00ns)   --->   "%sk_addr_433 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_16" [dilithium2/poly.c:604]   --->   Operation 538 'getelementptr' 'sk_addr_433' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 539 [2/2] (2.77ns)   --->   "%sk_load_433 = load i12 %sk_addr_433" [dilithium2/poly.c:604]   --->   Operation 539 'load' 'sk_load_433' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_14 : Operation 540 [1/1] (1.74ns)   --->   "%add_ln599_8 = add i10 %a_read, i10 27" [dilithium2/poly.c:599]   --->   Operation 540 'add' 'add_ln599_8' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln599_17 = zext i10 %add_ln599_8" [dilithium2/poly.c:599]   --->   Operation 541 'zext' 'zext_ln599_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%sk_addr_9 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_17" [dilithium2/poly.c:599]   --->   Operation 542 'getelementptr' 'sk_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 543 [2/2] (2.77ns)   --->   "%sk_load_9 = load i12 %sk_addr_9" [dilithium2/poly.c:599]   --->   Operation 543 'load' 'sk_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 15 <SV = 14> <Delay = 4.52>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln601_33 = or i10 %tmp, i10 26" [dilithium2/poly.c:601]   --->   Operation 544 'or' 'or_ln601_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln601_67 = zext i10 %or_ln601_33" [dilithium2/poly.c:601]   --->   Operation 545 'zext' 'zext_ln601_67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%r_addr_281 = getelementptr i32 %r, i64 0, i64 %zext_ln601_67" [dilithium2/poly.c:601]   --->   Operation 546 'getelementptr' 'r_addr_281' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln602_3 = or i10 %tmp, i10 27" [dilithium2/poly.c:602]   --->   Operation 547 'or' 'or_ln602_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln602_35 = zext i10 %or_ln602_3" [dilithium2/poly.c:602]   --->   Operation 548 'zext' 'zext_ln602_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%r_addr_282 = getelementptr i32 %r, i64 0, i64 %zext_ln602_35" [dilithium2/poly.c:602]   --->   Operation 549 'getelementptr' 'r_addr_282' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%or_ln601_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_6, i2 %trunc_ln601_1" [dilithium2/poly.c:601]   --->   Operation 550 'bitconcatenate' 'or_ln601_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln601_7 = zext i3 %or_ln601_3" [dilithium2/poly.c:601]   --->   Operation 551 'zext' 'zext_ln601_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln602_3 = zext i3 %trunc_ln602_3" [dilithium2/poly.c:602]   --->   Operation 552 'zext' 'zext_ln602_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (1.34ns)   --->   "%sub_ln610_3 = sub i4 2, i4 %zext_ln601_7" [dilithium2/poly.c:610]   --->   Operation 553 'sub' 'sub_ln610_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln610_3 = sext i4 %sub_ln610_3" [dilithium2/poly.c:610]   --->   Operation 554 'sext' 'sext_ln610_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 555 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_3, i10 %r_addr_281" [dilithium2/poly.c:610]   --->   Operation 555 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 556 [1/1] (1.34ns)   --->   "%sub_ln611_3 = sub i4 2, i4 %zext_ln602_3" [dilithium2/poly.c:611]   --->   Operation 556 'sub' 'sub_ln611_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln611_3 = sext i4 %sub_ln611_3" [dilithium2/poly.c:611]   --->   Operation 557 'sext' 'sext_ln611_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 558 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_3, i10 %r_addr_282" [dilithium2/poly.c:611]   --->   Operation 558 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 559 [1/2] (2.77ns)   --->   "%sk_load_433 = load i12 %sk_addr_433" [dilithium2/poly.c:604]   --->   Operation 559 'load' 'sk_load_433' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln604_8 = trunc i8 %sk_load_433" [dilithium2/poly.c:604]   --->   Operation 560 'trunc' 'trunc_ln604_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln605_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_433, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 561 'partselect' 'trunc_ln605_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln606_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_433, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 562 'partselect' 'trunc_ln606_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 563 [1/2] (2.77ns)   --->   "%sk_load_9 = load i12 %sk_addr_9" [dilithium2/poly.c:599]   --->   Operation 563 'load' 'sk_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln599_9 = trunc i8 %sk_load_9" [dilithium2/poly.c:599]   --->   Operation 564 'trunc' 'trunc_ln599_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln600_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_9, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 565 'partselect' 'trunc_ln600_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln601_16 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_9, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 566 'partselect' 'trunc_ln601_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (1.74ns)   --->   "%add_ln601_9 = add i10 %a_read, i10 28" [dilithium2/poly.c:601]   --->   Operation 567 'add' 'add_ln601_9' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln601_18 = zext i10 %add_ln601_9" [dilithium2/poly.c:601]   --->   Operation 568 'zext' 'zext_ln601_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%sk_addr_434 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_18" [dilithium2/poly.c:601]   --->   Operation 569 'getelementptr' 'sk_addr_434' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 570 [2/2] (2.77ns)   --->   "%sk_load_434 = load i12 %sk_addr_434" [dilithium2/poly.c:601]   --->   Operation 570 'load' 'sk_load_434' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_15 : Operation 571 [1/1] (1.74ns)   --->   "%add_ln604_9 = add i10 %a_read, i10 29" [dilithium2/poly.c:604]   --->   Operation 571 'add' 'add_ln604_9' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln604_18 = zext i10 %add_ln604_9" [dilithium2/poly.c:604]   --->   Operation 572 'zext' 'zext_ln604_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%sk_addr_435 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_18" [dilithium2/poly.c:604]   --->   Operation 573 'getelementptr' 'sk_addr_435' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 574 [2/2] (2.77ns)   --->   "%sk_load_435 = load i12 %sk_addr_435" [dilithium2/poly.c:604]   --->   Operation 574 'load' 'sk_load_435' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 16 <SV = 15> <Delay = 4.52>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%or_ln603_3 = or i10 %tmp, i10 28" [dilithium2/poly.c:603]   --->   Operation 575 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln603_35 = zext i10 %or_ln603_3" [dilithium2/poly.c:603]   --->   Operation 576 'zext' 'zext_ln603_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%r_addr_283 = getelementptr i32 %r, i64 0, i64 %zext_ln603_35" [dilithium2/poly.c:603]   --->   Operation 577 'getelementptr' 'r_addr_283' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln604_33 = or i10 %tmp, i10 29" [dilithium2/poly.c:604]   --->   Operation 578 'or' 'or_ln604_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln604_67 = zext i10 %or_ln604_33" [dilithium2/poly.c:604]   --->   Operation 579 'zext' 'zext_ln604_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%r_addr_284 = getelementptr i32 %r, i64 0, i64 %zext_ln604_67" [dilithium2/poly.c:604]   --->   Operation 580 'getelementptr' 'r_addr_284' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln603_3 = zext i3 %trunc_ln603_3" [dilithium2/poly.c:603]   --->   Operation 581 'zext' 'zext_ln603_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%or_ln604_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_3, i1 %tmp_392" [dilithium2/poly.c:604]   --->   Operation 582 'bitconcatenate' 'or_ln604_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln604_7 = zext i3 %or_ln604_3" [dilithium2/poly.c:604]   --->   Operation 583 'zext' 'zext_ln604_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (1.34ns)   --->   "%sub_ln612_3 = sub i4 2, i4 %zext_ln603_3" [dilithium2/poly.c:612]   --->   Operation 584 'sub' 'sub_ln612_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln612_3 = sext i4 %sub_ln612_3" [dilithium2/poly.c:612]   --->   Operation 585 'sext' 'sext_ln612_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_3, i10 %r_addr_283" [dilithium2/poly.c:612]   --->   Operation 586 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 587 [1/1] (1.34ns)   --->   "%sub_ln613_3 = sub i4 2, i4 %zext_ln604_7" [dilithium2/poly.c:613]   --->   Operation 587 'sub' 'sub_ln613_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln613_3 = sext i4 %sub_ln613_3" [dilithium2/poly.c:613]   --->   Operation 588 'sext' 'sext_ln613_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 589 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_3, i10 %r_addr_284" [dilithium2/poly.c:613]   --->   Operation 589 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 590 [1/2] (2.77ns)   --->   "%sk_load_434 = load i12 %sk_addr_434" [dilithium2/poly.c:601]   --->   Operation 590 'load' 'sk_load_434' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln601_17 = trunc i8 %sk_load_434" [dilithium2/poly.c:601]   --->   Operation 591 'trunc' 'trunc_ln601_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln602_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_434, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 592 'partselect' 'trunc_ln602_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln603_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_434, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 593 'partselect' 'trunc_ln603_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_434, i32 7" [dilithium2/poly.c:604]   --->   Operation 594 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 595 [1/2] (2.77ns)   --->   "%sk_load_435 = load i12 %sk_addr_435" [dilithium2/poly.c:604]   --->   Operation 595 'load' 'sk_load_435' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln604_9 = trunc i8 %sk_load_435" [dilithium2/poly.c:604]   --->   Operation 596 'trunc' 'trunc_ln604_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln605_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_435, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 597 'partselect' 'trunc_ln605_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln606_9 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_435, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 598 'partselect' 'trunc_ln606_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (1.74ns)   --->   "%add_ln599_9 = add i10 %a_read, i10 30" [dilithium2/poly.c:599]   --->   Operation 599 'add' 'add_ln599_9' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln599_19 = zext i10 %add_ln599_9" [dilithium2/poly.c:599]   --->   Operation 600 'zext' 'zext_ln599_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 601 [1/1] (0.00ns)   --->   "%sk_addr_10 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_19" [dilithium2/poly.c:599]   --->   Operation 601 'getelementptr' 'sk_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 602 [2/2] (2.77ns)   --->   "%sk_load_10 = load i12 %sk_addr_10" [dilithium2/poly.c:599]   --->   Operation 602 'load' 'sk_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_16 : Operation 603 [1/1] (1.74ns)   --->   "%add_ln601_10 = add i10 %a_read, i10 31" [dilithium2/poly.c:601]   --->   Operation 603 'add' 'add_ln601_10' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln601_20 = zext i10 %add_ln601_10" [dilithium2/poly.c:601]   --->   Operation 604 'zext' 'zext_ln601_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%sk_addr_436 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_20" [dilithium2/poly.c:601]   --->   Operation 605 'getelementptr' 'sk_addr_436' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 606 [2/2] (2.77ns)   --->   "%sk_load_436 = load i12 %sk_addr_436" [dilithium2/poly.c:601]   --->   Operation 606 'load' 'sk_load_436' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 17 <SV = 16> <Delay = 4.52>
ST_17 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln605_3 = or i10 %tmp, i10 30" [dilithium2/poly.c:605]   --->   Operation 607 'or' 'or_ln605_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln605_35 = zext i10 %or_ln605_3" [dilithium2/poly.c:605]   --->   Operation 608 'zext' 'zext_ln605_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%r_addr_285 = getelementptr i32 %r, i64 0, i64 %zext_ln605_35" [dilithium2/poly.c:605]   --->   Operation 609 'getelementptr' 'r_addr_285' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln606_3 = or i10 %tmp, i10 31" [dilithium2/poly.c:606]   --->   Operation 610 'or' 'or_ln606_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln606_35 = zext i10 %or_ln606_3" [dilithium2/poly.c:606]   --->   Operation 611 'zext' 'zext_ln606_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 612 [1/1] (0.00ns)   --->   "%r_addr_286 = getelementptr i32 %r, i64 0, i64 %zext_ln606_35" [dilithium2/poly.c:606]   --->   Operation 612 'getelementptr' 'r_addr_286' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln605_3 = zext i3 %trunc_ln605_3" [dilithium2/poly.c:605]   --->   Operation 613 'zext' 'zext_ln605_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln606_3 = zext i3 %trunc_ln606_3" [dilithium2/poly.c:606]   --->   Operation 614 'zext' 'zext_ln606_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (1.34ns)   --->   "%sub_ln614_3 = sub i4 2, i4 %zext_ln605_3" [dilithium2/poly.c:614]   --->   Operation 615 'sub' 'sub_ln614_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln614_3 = sext i4 %sub_ln614_3" [dilithium2/poly.c:614]   --->   Operation 616 'sext' 'sext_ln614_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 617 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_3, i10 %r_addr_285" [dilithium2/poly.c:614]   --->   Operation 617 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 618 [1/1] (1.34ns)   --->   "%sub_ln615_3 = sub i4 2, i4 %zext_ln606_3" [dilithium2/poly.c:615]   --->   Operation 618 'sub' 'sub_ln615_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln615_3 = sext i4 %sub_ln615_3" [dilithium2/poly.c:615]   --->   Operation 619 'sext' 'sext_ln615_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 620 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_3, i10 %r_addr_286" [dilithium2/poly.c:615]   --->   Operation 620 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 621 [1/2] (2.77ns)   --->   "%sk_load_10 = load i12 %sk_addr_10" [dilithium2/poly.c:599]   --->   Operation 621 'load' 'sk_load_10' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln599_10 = trunc i8 %sk_load_10" [dilithium2/poly.c:599]   --->   Operation 622 'trunc' 'trunc_ln599_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln600_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_10, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 623 'partselect' 'trunc_ln600_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln601_18 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_10, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 624 'partselect' 'trunc_ln601_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 625 [1/2] (2.77ns)   --->   "%sk_load_436 = load i12 %sk_addr_436" [dilithium2/poly.c:601]   --->   Operation 625 'load' 'sk_load_436' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln601_19 = trunc i8 %sk_load_436" [dilithium2/poly.c:601]   --->   Operation 626 'trunc' 'trunc_ln601_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln602_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_436, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 627 'partselect' 'trunc_ln602_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln603_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_436, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 628 'partselect' 'trunc_ln603_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_436, i32 7" [dilithium2/poly.c:604]   --->   Operation 629 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 630 [1/1] (1.74ns)   --->   "%add_ln604_10 = add i10 %a_read, i10 32" [dilithium2/poly.c:604]   --->   Operation 630 'add' 'add_ln604_10' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln604_20 = zext i10 %add_ln604_10" [dilithium2/poly.c:604]   --->   Operation 631 'zext' 'zext_ln604_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 632 [1/1] (0.00ns)   --->   "%sk_addr_437 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_20" [dilithium2/poly.c:604]   --->   Operation 632 'getelementptr' 'sk_addr_437' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 633 [2/2] (2.77ns)   --->   "%sk_load_437 = load i12 %sk_addr_437" [dilithium2/poly.c:604]   --->   Operation 633 'load' 'sk_load_437' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_17 : Operation 634 [1/1] (1.74ns)   --->   "%add_ln599_10 = add i10 %a_read, i10 33" [dilithium2/poly.c:599]   --->   Operation 634 'add' 'add_ln599_10' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln599_21 = zext i10 %add_ln599_10" [dilithium2/poly.c:599]   --->   Operation 635 'zext' 'zext_ln599_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (0.00ns)   --->   "%sk_addr_11 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_21" [dilithium2/poly.c:599]   --->   Operation 636 'getelementptr' 'sk_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 637 [2/2] (2.77ns)   --->   "%sk_load_11 = load i12 %sk_addr_11" [dilithium2/poly.c:599]   --->   Operation 637 'load' 'sk_load_11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 18 <SV = 17> <Delay = 4.52>
ST_18 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln599_3 = or i10 %tmp, i10 32" [dilithium2/poly.c:599]   --->   Operation 638 'or' 'or_ln599_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln599_67 = zext i10 %or_ln599_3" [dilithium2/poly.c:599]   --->   Operation 639 'zext' 'zext_ln599_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 640 [1/1] (0.00ns)   --->   "%r_addr_287 = getelementptr i32 %r, i64 0, i64 %zext_ln599_67" [dilithium2/poly.c:599]   --->   Operation 640 'getelementptr' 'r_addr_287' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln600_4 = or i10 %tmp, i10 33" [dilithium2/poly.c:600]   --->   Operation 641 'or' 'or_ln600_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln600_36 = zext i10 %or_ln600_4" [dilithium2/poly.c:600]   --->   Operation 642 'zext' 'zext_ln600_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 643 [1/1] (0.00ns)   --->   "%r_addr_288 = getelementptr i32 %r, i64 0, i64 %zext_ln600_36" [dilithium2/poly.c:600]   --->   Operation 643 'getelementptr' 'r_addr_288' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln599_8 = zext i3 %trunc_ln599_4" [dilithium2/poly.c:599]   --->   Operation 644 'zext' 'zext_ln599_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln600_4 = zext i3 %trunc_ln600_9" [dilithium2/poly.c:600]   --->   Operation 645 'zext' 'zext_ln600_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (1.34ns)   --->   "%sub_ln608_4 = sub i4 2, i4 %zext_ln599_8" [dilithium2/poly.c:608]   --->   Operation 646 'sub' 'sub_ln608_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln608_4 = sext i4 %sub_ln608_4" [dilithium2/poly.c:608]   --->   Operation 647 'sext' 'sext_ln608_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 648 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_4, i10 %r_addr_287" [dilithium2/poly.c:608]   --->   Operation 648 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 649 [1/1] (1.34ns)   --->   "%sub_ln609_4 = sub i4 2, i4 %zext_ln600_4" [dilithium2/poly.c:609]   --->   Operation 649 'sub' 'sub_ln609_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln609_4 = sext i4 %sub_ln609_4" [dilithium2/poly.c:609]   --->   Operation 650 'sext' 'sext_ln609_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 651 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_4, i10 %r_addr_288" [dilithium2/poly.c:609]   --->   Operation 651 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 652 [1/2] (2.77ns)   --->   "%sk_load_437 = load i12 %sk_addr_437" [dilithium2/poly.c:604]   --->   Operation 652 'load' 'sk_load_437' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln604_10 = trunc i8 %sk_load_437" [dilithium2/poly.c:604]   --->   Operation 653 'trunc' 'trunc_ln604_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln605_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_437, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 654 'partselect' 'trunc_ln605_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln606_s = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_437, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 655 'partselect' 'trunc_ln606_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 656 [1/2] (2.77ns)   --->   "%sk_load_11 = load i12 %sk_addr_11" [dilithium2/poly.c:599]   --->   Operation 656 'load' 'sk_load_11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln599_11 = trunc i8 %sk_load_11" [dilithium2/poly.c:599]   --->   Operation 657 'trunc' 'trunc_ln599_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln600_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_11, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 658 'partselect' 'trunc_ln600_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln601_20 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_11, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 659 'partselect' 'trunc_ln601_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 660 [1/1] (1.74ns)   --->   "%add_ln601_11 = add i10 %a_read, i10 34" [dilithium2/poly.c:601]   --->   Operation 660 'add' 'add_ln601_11' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln601_22 = zext i10 %add_ln601_11" [dilithium2/poly.c:601]   --->   Operation 661 'zext' 'zext_ln601_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 662 [1/1] (0.00ns)   --->   "%sk_addr_438 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_22" [dilithium2/poly.c:601]   --->   Operation 662 'getelementptr' 'sk_addr_438' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 663 [2/2] (2.77ns)   --->   "%sk_load_438 = load i12 %sk_addr_438" [dilithium2/poly.c:601]   --->   Operation 663 'load' 'sk_load_438' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_18 : Operation 664 [1/1] (1.74ns)   --->   "%add_ln604_11 = add i10 %a_read, i10 35" [dilithium2/poly.c:604]   --->   Operation 664 'add' 'add_ln604_11' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln604_22 = zext i10 %add_ln604_11" [dilithium2/poly.c:604]   --->   Operation 665 'zext' 'zext_ln604_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 666 [1/1] (0.00ns)   --->   "%sk_addr_439 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_22" [dilithium2/poly.c:604]   --->   Operation 666 'getelementptr' 'sk_addr_439' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 667 [2/2] (2.77ns)   --->   "%sk_load_439 = load i12 %sk_addr_439" [dilithium2/poly.c:604]   --->   Operation 667 'load' 'sk_load_439' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 19 <SV = 18> <Delay = 4.52>
ST_19 : Operation 668 [1/1] (0.00ns)   --->   "%or_ln601_34 = or i10 %tmp, i10 34" [dilithium2/poly.c:601]   --->   Operation 668 'or' 'or_ln601_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln601_68 = zext i10 %or_ln601_34" [dilithium2/poly.c:601]   --->   Operation 669 'zext' 'zext_ln601_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (0.00ns)   --->   "%r_addr_289 = getelementptr i32 %r, i64 0, i64 %zext_ln601_68" [dilithium2/poly.c:601]   --->   Operation 670 'getelementptr' 'r_addr_289' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln602_4 = or i10 %tmp, i10 35" [dilithium2/poly.c:602]   --->   Operation 671 'or' 'or_ln602_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln602_36 = zext i10 %or_ln602_4" [dilithium2/poly.c:602]   --->   Operation 672 'zext' 'zext_ln602_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 673 [1/1] (0.00ns)   --->   "%r_addr_290 = getelementptr i32 %r, i64 0, i64 %zext_ln602_36" [dilithium2/poly.c:602]   --->   Operation 673 'getelementptr' 'r_addr_290' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 674 [1/1] (0.00ns)   --->   "%or_ln601_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_7, i2 %trunc_ln601_5" [dilithium2/poly.c:601]   --->   Operation 674 'bitconcatenate' 'or_ln601_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln601_9 = zext i3 %or_ln601_4" [dilithium2/poly.c:601]   --->   Operation 675 'zext' 'zext_ln601_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln602_4 = zext i3 %trunc_ln602_4" [dilithium2/poly.c:602]   --->   Operation 676 'zext' 'zext_ln602_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 677 [1/1] (1.34ns)   --->   "%sub_ln610_4 = sub i4 2, i4 %zext_ln601_9" [dilithium2/poly.c:610]   --->   Operation 677 'sub' 'sub_ln610_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln610_4 = sext i4 %sub_ln610_4" [dilithium2/poly.c:610]   --->   Operation 678 'sext' 'sext_ln610_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 679 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_4, i10 %r_addr_289" [dilithium2/poly.c:610]   --->   Operation 679 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 680 [1/1] (1.34ns)   --->   "%sub_ln611_4 = sub i4 2, i4 %zext_ln602_4" [dilithium2/poly.c:611]   --->   Operation 680 'sub' 'sub_ln611_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln611_4 = sext i4 %sub_ln611_4" [dilithium2/poly.c:611]   --->   Operation 681 'sext' 'sext_ln611_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_4, i10 %r_addr_290" [dilithium2/poly.c:611]   --->   Operation 682 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 683 [1/2] (2.77ns)   --->   "%sk_load_438 = load i12 %sk_addr_438" [dilithium2/poly.c:601]   --->   Operation 683 'load' 'sk_load_438' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln601_21 = trunc i8 %sk_load_438" [dilithium2/poly.c:601]   --->   Operation 684 'trunc' 'trunc_ln601_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln602_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_438, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 685 'partselect' 'trunc_ln602_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln603_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_438, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 686 'partselect' 'trunc_ln603_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_438, i32 7" [dilithium2/poly.c:604]   --->   Operation 687 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 688 [1/2] (2.77ns)   --->   "%sk_load_439 = load i12 %sk_addr_439" [dilithium2/poly.c:604]   --->   Operation 688 'load' 'sk_load_439' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln604_11 = trunc i8 %sk_load_439" [dilithium2/poly.c:604]   --->   Operation 689 'trunc' 'trunc_ln604_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln605_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_439, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 690 'partselect' 'trunc_ln605_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln606_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_439, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 691 'partselect' 'trunc_ln606_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (1.74ns)   --->   "%add_ln599_11 = add i10 %a_read, i10 36" [dilithium2/poly.c:599]   --->   Operation 692 'add' 'add_ln599_11' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln599_23 = zext i10 %add_ln599_11" [dilithium2/poly.c:599]   --->   Operation 693 'zext' 'zext_ln599_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%sk_addr_12 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_23" [dilithium2/poly.c:599]   --->   Operation 694 'getelementptr' 'sk_addr_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 695 [2/2] (2.77ns)   --->   "%sk_load_12 = load i12 %sk_addr_12" [dilithium2/poly.c:599]   --->   Operation 695 'load' 'sk_load_12' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_19 : Operation 696 [1/1] (1.74ns)   --->   "%add_ln601_12 = add i10 %a_read, i10 37" [dilithium2/poly.c:601]   --->   Operation 696 'add' 'add_ln601_12' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln601_24 = zext i10 %add_ln601_12" [dilithium2/poly.c:601]   --->   Operation 697 'zext' 'zext_ln601_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 698 [1/1] (0.00ns)   --->   "%sk_addr_440 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_24" [dilithium2/poly.c:601]   --->   Operation 698 'getelementptr' 'sk_addr_440' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 699 [2/2] (2.77ns)   --->   "%sk_load_440 = load i12 %sk_addr_440" [dilithium2/poly.c:601]   --->   Operation 699 'load' 'sk_load_440' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 20 <SV = 19> <Delay = 4.52>
ST_20 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln603_4 = or i10 %tmp, i10 36" [dilithium2/poly.c:603]   --->   Operation 700 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln603_36 = zext i10 %or_ln603_4" [dilithium2/poly.c:603]   --->   Operation 701 'zext' 'zext_ln603_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 702 [1/1] (0.00ns)   --->   "%r_addr_291 = getelementptr i32 %r, i64 0, i64 %zext_ln603_36" [dilithium2/poly.c:603]   --->   Operation 702 'getelementptr' 'r_addr_291' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 703 [1/1] (0.00ns)   --->   "%or_ln604_34 = or i10 %tmp, i10 37" [dilithium2/poly.c:604]   --->   Operation 703 'or' 'or_ln604_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln604_68 = zext i10 %or_ln604_34" [dilithium2/poly.c:604]   --->   Operation 704 'zext' 'zext_ln604_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 705 [1/1] (0.00ns)   --->   "%r_addr_292 = getelementptr i32 %r, i64 0, i64 %zext_ln604_68" [dilithium2/poly.c:604]   --->   Operation 705 'getelementptr' 'r_addr_292' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln603_4 = zext i3 %trunc_ln603_4" [dilithium2/poly.c:603]   --->   Operation 706 'zext' 'zext_ln603_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 707 [1/1] (0.00ns)   --->   "%or_ln604_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_4, i1 %tmp_393" [dilithium2/poly.c:604]   --->   Operation 707 'bitconcatenate' 'or_ln604_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln604_9 = zext i3 %or_ln604_4" [dilithium2/poly.c:604]   --->   Operation 708 'zext' 'zext_ln604_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 709 [1/1] (1.34ns)   --->   "%sub_ln612_4 = sub i4 2, i4 %zext_ln603_4" [dilithium2/poly.c:612]   --->   Operation 709 'sub' 'sub_ln612_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln612_4 = sext i4 %sub_ln612_4" [dilithium2/poly.c:612]   --->   Operation 710 'sext' 'sext_ln612_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 711 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_4, i10 %r_addr_291" [dilithium2/poly.c:612]   --->   Operation 711 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 712 [1/1] (1.34ns)   --->   "%sub_ln613_4 = sub i4 2, i4 %zext_ln604_9" [dilithium2/poly.c:613]   --->   Operation 712 'sub' 'sub_ln613_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln613_4 = sext i4 %sub_ln613_4" [dilithium2/poly.c:613]   --->   Operation 713 'sext' 'sext_ln613_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_4, i10 %r_addr_292" [dilithium2/poly.c:613]   --->   Operation 714 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 715 [1/2] (2.77ns)   --->   "%sk_load_12 = load i12 %sk_addr_12" [dilithium2/poly.c:599]   --->   Operation 715 'load' 'sk_load_12' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_20 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln599_12 = trunc i8 %sk_load_12" [dilithium2/poly.c:599]   --->   Operation 716 'trunc' 'trunc_ln599_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln600_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_12, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 717 'partselect' 'trunc_ln600_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln601_22 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_12, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 718 'partselect' 'trunc_ln601_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 719 [1/2] (2.77ns)   --->   "%sk_load_440 = load i12 %sk_addr_440" [dilithium2/poly.c:601]   --->   Operation 719 'load' 'sk_load_440' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln601_23 = trunc i8 %sk_load_440" [dilithium2/poly.c:601]   --->   Operation 720 'trunc' 'trunc_ln601_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln602_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_440, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 721 'partselect' 'trunc_ln602_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln603_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_440, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 722 'partselect' 'trunc_ln603_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_440, i32 7" [dilithium2/poly.c:604]   --->   Operation 723 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (1.74ns)   --->   "%add_ln604_12 = add i10 %a_read, i10 38" [dilithium2/poly.c:604]   --->   Operation 724 'add' 'add_ln604_12' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln604_24 = zext i10 %add_ln604_12" [dilithium2/poly.c:604]   --->   Operation 725 'zext' 'zext_ln604_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%sk_addr_441 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_24" [dilithium2/poly.c:604]   --->   Operation 726 'getelementptr' 'sk_addr_441' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 727 [2/2] (2.77ns)   --->   "%sk_load_441 = load i12 %sk_addr_441" [dilithium2/poly.c:604]   --->   Operation 727 'load' 'sk_load_441' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_20 : Operation 728 [1/1] (1.74ns)   --->   "%add_ln599_12 = add i10 %a_read, i10 39" [dilithium2/poly.c:599]   --->   Operation 728 'add' 'add_ln599_12' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln599_25 = zext i10 %add_ln599_12" [dilithium2/poly.c:599]   --->   Operation 729 'zext' 'zext_ln599_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%sk_addr_13 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_25" [dilithium2/poly.c:599]   --->   Operation 730 'getelementptr' 'sk_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 731 [2/2] (2.77ns)   --->   "%sk_load_13 = load i12 %sk_addr_13" [dilithium2/poly.c:599]   --->   Operation 731 'load' 'sk_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 21 <SV = 20> <Delay = 4.52>
ST_21 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln605_4 = or i10 %tmp, i10 38" [dilithium2/poly.c:605]   --->   Operation 732 'or' 'or_ln605_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln605_36 = zext i10 %or_ln605_4" [dilithium2/poly.c:605]   --->   Operation 733 'zext' 'zext_ln605_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 734 [1/1] (0.00ns)   --->   "%r_addr_293 = getelementptr i32 %r, i64 0, i64 %zext_ln605_36" [dilithium2/poly.c:605]   --->   Operation 734 'getelementptr' 'r_addr_293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 735 [1/1] (0.00ns)   --->   "%or_ln606_4 = or i10 %tmp, i10 39" [dilithium2/poly.c:606]   --->   Operation 735 'or' 'or_ln606_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln606_36 = zext i10 %or_ln606_4" [dilithium2/poly.c:606]   --->   Operation 736 'zext' 'zext_ln606_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 737 [1/1] (0.00ns)   --->   "%r_addr_294 = getelementptr i32 %r, i64 0, i64 %zext_ln606_36" [dilithium2/poly.c:606]   --->   Operation 737 'getelementptr' 'r_addr_294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln605_4 = zext i3 %trunc_ln605_4" [dilithium2/poly.c:605]   --->   Operation 738 'zext' 'zext_ln605_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln606_4 = zext i3 %trunc_ln606_4" [dilithium2/poly.c:606]   --->   Operation 739 'zext' 'zext_ln606_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 740 [1/1] (1.34ns)   --->   "%sub_ln614_4 = sub i4 2, i4 %zext_ln605_4" [dilithium2/poly.c:614]   --->   Operation 740 'sub' 'sub_ln614_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln614_4 = sext i4 %sub_ln614_4" [dilithium2/poly.c:614]   --->   Operation 741 'sext' 'sext_ln614_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 742 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_4, i10 %r_addr_293" [dilithium2/poly.c:614]   --->   Operation 742 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 743 [1/1] (1.34ns)   --->   "%sub_ln615_4 = sub i4 2, i4 %zext_ln606_4" [dilithium2/poly.c:615]   --->   Operation 743 'sub' 'sub_ln615_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln615_4 = sext i4 %sub_ln615_4" [dilithium2/poly.c:615]   --->   Operation 744 'sext' 'sext_ln615_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 745 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_4, i10 %r_addr_294" [dilithium2/poly.c:615]   --->   Operation 745 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 746 [1/2] (2.77ns)   --->   "%sk_load_441 = load i12 %sk_addr_441" [dilithium2/poly.c:604]   --->   Operation 746 'load' 'sk_load_441' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln604_12 = trunc i8 %sk_load_441" [dilithium2/poly.c:604]   --->   Operation 747 'trunc' 'trunc_ln604_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln605_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_441, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 748 'partselect' 'trunc_ln605_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln606_11 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_441, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 749 'partselect' 'trunc_ln606_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 750 [1/2] (2.77ns)   --->   "%sk_load_13 = load i12 %sk_addr_13" [dilithium2/poly.c:599]   --->   Operation 750 'load' 'sk_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln599_13 = trunc i8 %sk_load_13" [dilithium2/poly.c:599]   --->   Operation 751 'trunc' 'trunc_ln599_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln600_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_13, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 752 'partselect' 'trunc_ln600_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln601_24 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_13, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 753 'partselect' 'trunc_ln601_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 754 [1/1] (1.74ns)   --->   "%add_ln601_13 = add i10 %a_read, i10 40" [dilithium2/poly.c:601]   --->   Operation 754 'add' 'add_ln601_13' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln601_26 = zext i10 %add_ln601_13" [dilithium2/poly.c:601]   --->   Operation 755 'zext' 'zext_ln601_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.00ns)   --->   "%sk_addr_442 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_26" [dilithium2/poly.c:601]   --->   Operation 756 'getelementptr' 'sk_addr_442' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 757 [2/2] (2.77ns)   --->   "%sk_load_442 = load i12 %sk_addr_442" [dilithium2/poly.c:601]   --->   Operation 757 'load' 'sk_load_442' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_21 : Operation 758 [1/1] (1.74ns)   --->   "%add_ln604_13 = add i10 %a_read, i10 41" [dilithium2/poly.c:604]   --->   Operation 758 'add' 'add_ln604_13' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln604_26 = zext i10 %add_ln604_13" [dilithium2/poly.c:604]   --->   Operation 759 'zext' 'zext_ln604_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%sk_addr_443 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_26" [dilithium2/poly.c:604]   --->   Operation 760 'getelementptr' 'sk_addr_443' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 761 [2/2] (2.77ns)   --->   "%sk_load_443 = load i12 %sk_addr_443" [dilithium2/poly.c:604]   --->   Operation 761 'load' 'sk_load_443' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 22 <SV = 21> <Delay = 4.52>
ST_22 : Operation 762 [1/1] (0.00ns)   --->   "%or_ln599_4 = or i10 %tmp, i10 40" [dilithium2/poly.c:599]   --->   Operation 762 'or' 'or_ln599_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln599_68 = zext i10 %or_ln599_4" [dilithium2/poly.c:599]   --->   Operation 763 'zext' 'zext_ln599_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 764 [1/1] (0.00ns)   --->   "%r_addr_295 = getelementptr i32 %r, i64 0, i64 %zext_ln599_68" [dilithium2/poly.c:599]   --->   Operation 764 'getelementptr' 'r_addr_295' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln600_5 = or i10 %tmp, i10 41" [dilithium2/poly.c:600]   --->   Operation 765 'or' 'or_ln600_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln600_37 = zext i10 %or_ln600_5" [dilithium2/poly.c:600]   --->   Operation 766 'zext' 'zext_ln600_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 767 [1/1] (0.00ns)   --->   "%r_addr_296 = getelementptr i32 %r, i64 0, i64 %zext_ln600_37" [dilithium2/poly.c:600]   --->   Operation 767 'getelementptr' 'r_addr_296' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln599_10 = zext i3 %trunc_ln599_5" [dilithium2/poly.c:599]   --->   Operation 768 'zext' 'zext_ln599_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln600_5 = zext i3 %trunc_ln600_s" [dilithium2/poly.c:600]   --->   Operation 769 'zext' 'zext_ln600_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 770 [1/1] (1.34ns)   --->   "%sub_ln608_5 = sub i4 2, i4 %zext_ln599_10" [dilithium2/poly.c:608]   --->   Operation 770 'sub' 'sub_ln608_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln608_5 = sext i4 %sub_ln608_5" [dilithium2/poly.c:608]   --->   Operation 771 'sext' 'sext_ln608_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 772 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_5, i10 %r_addr_295" [dilithium2/poly.c:608]   --->   Operation 772 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 773 [1/1] (1.34ns)   --->   "%sub_ln609_5 = sub i4 2, i4 %zext_ln600_5" [dilithium2/poly.c:609]   --->   Operation 773 'sub' 'sub_ln609_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln609_5 = sext i4 %sub_ln609_5" [dilithium2/poly.c:609]   --->   Operation 774 'sext' 'sext_ln609_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 775 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_5, i10 %r_addr_296" [dilithium2/poly.c:609]   --->   Operation 775 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 776 [1/2] (2.77ns)   --->   "%sk_load_442 = load i12 %sk_addr_442" [dilithium2/poly.c:601]   --->   Operation 776 'load' 'sk_load_442' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln601_25 = trunc i8 %sk_load_442" [dilithium2/poly.c:601]   --->   Operation 777 'trunc' 'trunc_ln601_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln602_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_442, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 778 'partselect' 'trunc_ln602_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln603_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_442, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 779 'partselect' 'trunc_ln603_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_442, i32 7" [dilithium2/poly.c:604]   --->   Operation 780 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 781 [1/2] (2.77ns)   --->   "%sk_load_443 = load i12 %sk_addr_443" [dilithium2/poly.c:604]   --->   Operation 781 'load' 'sk_load_443' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln604_13 = trunc i8 %sk_load_443" [dilithium2/poly.c:604]   --->   Operation 782 'trunc' 'trunc_ln604_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln605_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_443, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 783 'partselect' 'trunc_ln605_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln606_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_443, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 784 'partselect' 'trunc_ln606_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 785 [1/1] (1.74ns)   --->   "%add_ln599_13 = add i10 %a_read, i10 42" [dilithium2/poly.c:599]   --->   Operation 785 'add' 'add_ln599_13' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln599_27 = zext i10 %add_ln599_13" [dilithium2/poly.c:599]   --->   Operation 786 'zext' 'zext_ln599_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%sk_addr_14 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_27" [dilithium2/poly.c:599]   --->   Operation 787 'getelementptr' 'sk_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 788 [2/2] (2.77ns)   --->   "%sk_load_14 = load i12 %sk_addr_14" [dilithium2/poly.c:599]   --->   Operation 788 'load' 'sk_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_22 : Operation 789 [1/1] (1.74ns)   --->   "%add_ln601_14 = add i10 %a_read, i10 43" [dilithium2/poly.c:601]   --->   Operation 789 'add' 'add_ln601_14' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln601_28 = zext i10 %add_ln601_14" [dilithium2/poly.c:601]   --->   Operation 790 'zext' 'zext_ln601_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 791 [1/1] (0.00ns)   --->   "%sk_addr_444 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_28" [dilithium2/poly.c:601]   --->   Operation 791 'getelementptr' 'sk_addr_444' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 792 [2/2] (2.77ns)   --->   "%sk_load_444 = load i12 %sk_addr_444" [dilithium2/poly.c:601]   --->   Operation 792 'load' 'sk_load_444' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 23 <SV = 22> <Delay = 4.52>
ST_23 : Operation 793 [1/1] (0.00ns)   --->   "%or_ln601_35 = or i10 %tmp, i10 42" [dilithium2/poly.c:601]   --->   Operation 793 'or' 'or_ln601_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln601_69 = zext i10 %or_ln601_35" [dilithium2/poly.c:601]   --->   Operation 794 'zext' 'zext_ln601_69' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%r_addr_297 = getelementptr i32 %r, i64 0, i64 %zext_ln601_69" [dilithium2/poly.c:601]   --->   Operation 795 'getelementptr' 'r_addr_297' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 796 [1/1] (0.00ns)   --->   "%or_ln602_5 = or i10 %tmp, i10 43" [dilithium2/poly.c:602]   --->   Operation 796 'or' 'or_ln602_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln602_37 = zext i10 %or_ln602_5" [dilithium2/poly.c:602]   --->   Operation 797 'zext' 'zext_ln602_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 798 [1/1] (0.00ns)   --->   "%r_addr_298 = getelementptr i32 %r, i64 0, i64 %zext_ln602_37" [dilithium2/poly.c:602]   --->   Operation 798 'getelementptr' 'r_addr_298' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln601_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_10, i2 %trunc_ln601_9" [dilithium2/poly.c:601]   --->   Operation 799 'bitconcatenate' 'or_ln601_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln601_11 = zext i3 %or_ln601_5" [dilithium2/poly.c:601]   --->   Operation 800 'zext' 'zext_ln601_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln602_5 = zext i3 %trunc_ln602_5" [dilithium2/poly.c:602]   --->   Operation 801 'zext' 'zext_ln602_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 802 [1/1] (1.34ns)   --->   "%sub_ln610_5 = sub i4 2, i4 %zext_ln601_11" [dilithium2/poly.c:610]   --->   Operation 802 'sub' 'sub_ln610_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln610_5 = sext i4 %sub_ln610_5" [dilithium2/poly.c:610]   --->   Operation 803 'sext' 'sext_ln610_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 804 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_5, i10 %r_addr_297" [dilithium2/poly.c:610]   --->   Operation 804 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 805 [1/1] (1.34ns)   --->   "%sub_ln611_5 = sub i4 2, i4 %zext_ln602_5" [dilithium2/poly.c:611]   --->   Operation 805 'sub' 'sub_ln611_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln611_5 = sext i4 %sub_ln611_5" [dilithium2/poly.c:611]   --->   Operation 806 'sext' 'sext_ln611_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 807 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_5, i10 %r_addr_298" [dilithium2/poly.c:611]   --->   Operation 807 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 808 [1/2] (2.77ns)   --->   "%sk_load_14 = load i12 %sk_addr_14" [dilithium2/poly.c:599]   --->   Operation 808 'load' 'sk_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln599_14 = trunc i8 %sk_load_14" [dilithium2/poly.c:599]   --->   Operation 809 'trunc' 'trunc_ln599_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln600_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_14, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 810 'partselect' 'trunc_ln600_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln601_26 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_14, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 811 'partselect' 'trunc_ln601_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 812 [1/2] (2.77ns)   --->   "%sk_load_444 = load i12 %sk_addr_444" [dilithium2/poly.c:601]   --->   Operation 812 'load' 'sk_load_444' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln601_27 = trunc i8 %sk_load_444" [dilithium2/poly.c:601]   --->   Operation 813 'trunc' 'trunc_ln601_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln602_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_444, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 814 'partselect' 'trunc_ln602_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln603_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_444, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 815 'partselect' 'trunc_ln603_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_444, i32 7" [dilithium2/poly.c:604]   --->   Operation 816 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 817 [1/1] (1.74ns)   --->   "%add_ln604_14 = add i10 %a_read, i10 44" [dilithium2/poly.c:604]   --->   Operation 817 'add' 'add_ln604_14' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln604_28 = zext i10 %add_ln604_14" [dilithium2/poly.c:604]   --->   Operation 818 'zext' 'zext_ln604_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "%sk_addr_445 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_28" [dilithium2/poly.c:604]   --->   Operation 819 'getelementptr' 'sk_addr_445' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 820 [2/2] (2.77ns)   --->   "%sk_load_445 = load i12 %sk_addr_445" [dilithium2/poly.c:604]   --->   Operation 820 'load' 'sk_load_445' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_23 : Operation 821 [1/1] (1.74ns)   --->   "%add_ln599_14 = add i10 %a_read, i10 45" [dilithium2/poly.c:599]   --->   Operation 821 'add' 'add_ln599_14' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln599_29 = zext i10 %add_ln599_14" [dilithium2/poly.c:599]   --->   Operation 822 'zext' 'zext_ln599_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 823 [1/1] (0.00ns)   --->   "%sk_addr_446 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_29" [dilithium2/poly.c:599]   --->   Operation 823 'getelementptr' 'sk_addr_446' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 824 [2/2] (2.77ns)   --->   "%sk_load_446 = load i12 %sk_addr_446" [dilithium2/poly.c:599]   --->   Operation 824 'load' 'sk_load_446' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 24 <SV = 23> <Delay = 4.52>
ST_24 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln603_5 = or i10 %tmp, i10 44" [dilithium2/poly.c:603]   --->   Operation 825 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln603_37 = zext i10 %or_ln603_5" [dilithium2/poly.c:603]   --->   Operation 826 'zext' 'zext_ln603_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 827 [1/1] (0.00ns)   --->   "%r_addr_299 = getelementptr i32 %r, i64 0, i64 %zext_ln603_37" [dilithium2/poly.c:603]   --->   Operation 827 'getelementptr' 'r_addr_299' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln604_35 = or i10 %tmp, i10 45" [dilithium2/poly.c:604]   --->   Operation 828 'or' 'or_ln604_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln604_69 = zext i10 %or_ln604_35" [dilithium2/poly.c:604]   --->   Operation 829 'zext' 'zext_ln604_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 830 [1/1] (0.00ns)   --->   "%r_addr_300 = getelementptr i32 %r, i64 0, i64 %zext_ln604_69" [dilithium2/poly.c:604]   --->   Operation 830 'getelementptr' 'r_addr_300' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln603_5 = zext i3 %trunc_ln603_5" [dilithium2/poly.c:603]   --->   Operation 831 'zext' 'zext_ln603_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 832 [1/1] (0.00ns)   --->   "%or_ln604_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_5, i1 %tmp_394" [dilithium2/poly.c:604]   --->   Operation 832 'bitconcatenate' 'or_ln604_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln604_11 = zext i3 %or_ln604_5" [dilithium2/poly.c:604]   --->   Operation 833 'zext' 'zext_ln604_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 834 [1/1] (1.34ns)   --->   "%sub_ln612_5 = sub i4 2, i4 %zext_ln603_5" [dilithium2/poly.c:612]   --->   Operation 834 'sub' 'sub_ln612_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln612_5 = sext i4 %sub_ln612_5" [dilithium2/poly.c:612]   --->   Operation 835 'sext' 'sext_ln612_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 836 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_5, i10 %r_addr_299" [dilithium2/poly.c:612]   --->   Operation 836 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 837 [1/1] (1.34ns)   --->   "%sub_ln613_5 = sub i4 2, i4 %zext_ln604_11" [dilithium2/poly.c:613]   --->   Operation 837 'sub' 'sub_ln613_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln613_5 = sext i4 %sub_ln613_5" [dilithium2/poly.c:613]   --->   Operation 838 'sext' 'sext_ln613_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 839 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_5, i10 %r_addr_300" [dilithium2/poly.c:613]   --->   Operation 839 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 840 [1/2] (2.77ns)   --->   "%sk_load_445 = load i12 %sk_addr_445" [dilithium2/poly.c:604]   --->   Operation 840 'load' 'sk_load_445' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln604_14 = trunc i8 %sk_load_445" [dilithium2/poly.c:604]   --->   Operation 841 'trunc' 'trunc_ln604_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln605_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_445, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 842 'partselect' 'trunc_ln605_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln606_13 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_445, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 843 'partselect' 'trunc_ln606_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 844 [1/2] (2.77ns)   --->   "%sk_load_446 = load i12 %sk_addr_446" [dilithium2/poly.c:599]   --->   Operation 844 'load' 'sk_load_446' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln599_15 = trunc i8 %sk_load_446" [dilithium2/poly.c:599]   --->   Operation 845 'trunc' 'trunc_ln599_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln600_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_446, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 846 'partselect' 'trunc_ln600_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln601_28 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_446, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 847 'partselect' 'trunc_ln601_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 848 [1/1] (1.74ns)   --->   "%add_ln601_15 = add i10 %a_read, i10 46" [dilithium2/poly.c:601]   --->   Operation 848 'add' 'add_ln601_15' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln601_30 = zext i10 %add_ln601_15" [dilithium2/poly.c:601]   --->   Operation 849 'zext' 'zext_ln601_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 850 [1/1] (0.00ns)   --->   "%sk_addr_447 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_30" [dilithium2/poly.c:601]   --->   Operation 850 'getelementptr' 'sk_addr_447' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 851 [2/2] (2.77ns)   --->   "%sk_load_447 = load i12 %sk_addr_447" [dilithium2/poly.c:601]   --->   Operation 851 'load' 'sk_load_447' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_24 : Operation 852 [1/1] (1.74ns)   --->   "%add_ln604_15 = add i10 %a_read, i10 47" [dilithium2/poly.c:604]   --->   Operation 852 'add' 'add_ln604_15' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln604_30 = zext i10 %add_ln604_15" [dilithium2/poly.c:604]   --->   Operation 853 'zext' 'zext_ln604_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 854 [1/1] (0.00ns)   --->   "%sk_addr_448 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_30" [dilithium2/poly.c:604]   --->   Operation 854 'getelementptr' 'sk_addr_448' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 855 [2/2] (2.77ns)   --->   "%sk_load_448 = load i12 %sk_addr_448" [dilithium2/poly.c:604]   --->   Operation 855 'load' 'sk_load_448' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 25 <SV = 24> <Delay = 4.52>
ST_25 : Operation 856 [1/1] (0.00ns)   --->   "%or_ln605_5 = or i10 %tmp, i10 46" [dilithium2/poly.c:605]   --->   Operation 856 'or' 'or_ln605_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln605_37 = zext i10 %or_ln605_5" [dilithium2/poly.c:605]   --->   Operation 857 'zext' 'zext_ln605_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 858 [1/1] (0.00ns)   --->   "%r_addr_301 = getelementptr i32 %r, i64 0, i64 %zext_ln605_37" [dilithium2/poly.c:605]   --->   Operation 858 'getelementptr' 'r_addr_301' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 859 [1/1] (0.00ns)   --->   "%or_ln606_5 = or i10 %tmp, i10 47" [dilithium2/poly.c:606]   --->   Operation 859 'or' 'or_ln606_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln606_37 = zext i10 %or_ln606_5" [dilithium2/poly.c:606]   --->   Operation 860 'zext' 'zext_ln606_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 861 [1/1] (0.00ns)   --->   "%r_addr_302 = getelementptr i32 %r, i64 0, i64 %zext_ln606_37" [dilithium2/poly.c:606]   --->   Operation 861 'getelementptr' 'r_addr_302' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln605_5 = zext i3 %trunc_ln605_5" [dilithium2/poly.c:605]   --->   Operation 862 'zext' 'zext_ln605_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln606_5 = zext i3 %trunc_ln606_5" [dilithium2/poly.c:606]   --->   Operation 863 'zext' 'zext_ln606_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 864 [1/1] (1.34ns)   --->   "%sub_ln614_5 = sub i4 2, i4 %zext_ln605_5" [dilithium2/poly.c:614]   --->   Operation 864 'sub' 'sub_ln614_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln614_5 = sext i4 %sub_ln614_5" [dilithium2/poly.c:614]   --->   Operation 865 'sext' 'sext_ln614_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 866 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_5, i10 %r_addr_301" [dilithium2/poly.c:614]   --->   Operation 866 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 867 [1/1] (1.34ns)   --->   "%sub_ln615_5 = sub i4 2, i4 %zext_ln606_5" [dilithium2/poly.c:615]   --->   Operation 867 'sub' 'sub_ln615_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln615_5 = sext i4 %sub_ln615_5" [dilithium2/poly.c:615]   --->   Operation 868 'sext' 'sext_ln615_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 869 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_5, i10 %r_addr_302" [dilithium2/poly.c:615]   --->   Operation 869 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 870 [1/2] (2.77ns)   --->   "%sk_load_447 = load i12 %sk_addr_447" [dilithium2/poly.c:601]   --->   Operation 870 'load' 'sk_load_447' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln601_29 = trunc i8 %sk_load_447" [dilithium2/poly.c:601]   --->   Operation 871 'trunc' 'trunc_ln601_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln602_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_447, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 872 'partselect' 'trunc_ln602_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln603_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_447, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 873 'partselect' 'trunc_ln603_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_447, i32 7" [dilithium2/poly.c:604]   --->   Operation 874 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 875 [1/2] (2.77ns)   --->   "%sk_load_448 = load i12 %sk_addr_448" [dilithium2/poly.c:604]   --->   Operation 875 'load' 'sk_load_448' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln604_15 = trunc i8 %sk_load_448" [dilithium2/poly.c:604]   --->   Operation 876 'trunc' 'trunc_ln604_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln605_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_448, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 877 'partselect' 'trunc_ln605_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln606_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_448, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 878 'partselect' 'trunc_ln606_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 879 [1/1] (1.74ns)   --->   "%add_ln599_15 = add i10 %a_read, i10 48" [dilithium2/poly.c:599]   --->   Operation 879 'add' 'add_ln599_15' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln599_31 = zext i10 %add_ln599_15" [dilithium2/poly.c:599]   --->   Operation 880 'zext' 'zext_ln599_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 881 [1/1] (0.00ns)   --->   "%sk_addr_449 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_31" [dilithium2/poly.c:599]   --->   Operation 881 'getelementptr' 'sk_addr_449' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 882 [2/2] (2.77ns)   --->   "%sk_load_449 = load i12 %sk_addr_449" [dilithium2/poly.c:599]   --->   Operation 882 'load' 'sk_load_449' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_25 : Operation 883 [1/1] (1.74ns)   --->   "%add_ln601_16 = add i10 %a_read, i10 49" [dilithium2/poly.c:601]   --->   Operation 883 'add' 'add_ln601_16' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln601_32 = zext i10 %add_ln601_16" [dilithium2/poly.c:601]   --->   Operation 884 'zext' 'zext_ln601_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 885 [1/1] (0.00ns)   --->   "%sk_addr_450 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_32" [dilithium2/poly.c:601]   --->   Operation 885 'getelementptr' 'sk_addr_450' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 886 [2/2] (2.77ns)   --->   "%sk_load_450 = load i12 %sk_addr_450" [dilithium2/poly.c:601]   --->   Operation 886 'load' 'sk_load_450' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 26 <SV = 25> <Delay = 4.52>
ST_26 : Operation 887 [1/1] (0.00ns)   --->   "%or_ln599_5 = or i10 %tmp, i10 48" [dilithium2/poly.c:599]   --->   Operation 887 'or' 'or_ln599_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln599_69 = zext i10 %or_ln599_5" [dilithium2/poly.c:599]   --->   Operation 888 'zext' 'zext_ln599_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 889 [1/1] (0.00ns)   --->   "%r_addr_303 = getelementptr i32 %r, i64 0, i64 %zext_ln599_69" [dilithium2/poly.c:599]   --->   Operation 889 'getelementptr' 'r_addr_303' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 890 [1/1] (0.00ns)   --->   "%or_ln600_6 = or i10 %tmp, i10 49" [dilithium2/poly.c:600]   --->   Operation 890 'or' 'or_ln600_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln600_38 = zext i10 %or_ln600_6" [dilithium2/poly.c:600]   --->   Operation 891 'zext' 'zext_ln600_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 892 [1/1] (0.00ns)   --->   "%r_addr_304 = getelementptr i32 %r, i64 0, i64 %zext_ln600_38" [dilithium2/poly.c:600]   --->   Operation 892 'getelementptr' 'r_addr_304' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln599_12 = zext i3 %trunc_ln599_6" [dilithium2/poly.c:599]   --->   Operation 893 'zext' 'zext_ln599_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln600_6 = zext i3 %trunc_ln600_2" [dilithium2/poly.c:600]   --->   Operation 894 'zext' 'zext_ln600_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 895 [1/1] (1.34ns)   --->   "%sub_ln608_6 = sub i4 2, i4 %zext_ln599_12" [dilithium2/poly.c:608]   --->   Operation 895 'sub' 'sub_ln608_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln608_6 = sext i4 %sub_ln608_6" [dilithium2/poly.c:608]   --->   Operation 896 'sext' 'sext_ln608_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 897 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_6, i10 %r_addr_303" [dilithium2/poly.c:608]   --->   Operation 897 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 898 [1/1] (1.34ns)   --->   "%sub_ln609_6 = sub i4 2, i4 %zext_ln600_6" [dilithium2/poly.c:609]   --->   Operation 898 'sub' 'sub_ln609_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln609_6 = sext i4 %sub_ln609_6" [dilithium2/poly.c:609]   --->   Operation 899 'sext' 'sext_ln609_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 900 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_6, i10 %r_addr_304" [dilithium2/poly.c:609]   --->   Operation 900 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 901 [1/2] (2.77ns)   --->   "%sk_load_449 = load i12 %sk_addr_449" [dilithium2/poly.c:599]   --->   Operation 901 'load' 'sk_load_449' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln599_16 = trunc i8 %sk_load_449" [dilithium2/poly.c:599]   --->   Operation 902 'trunc' 'trunc_ln599_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln600_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_449, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 903 'partselect' 'trunc_ln600_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln601_30 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_449, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 904 'partselect' 'trunc_ln601_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 905 [1/2] (2.77ns)   --->   "%sk_load_450 = load i12 %sk_addr_450" [dilithium2/poly.c:601]   --->   Operation 905 'load' 'sk_load_450' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln601_31 = trunc i8 %sk_load_450" [dilithium2/poly.c:601]   --->   Operation 906 'trunc' 'trunc_ln601_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln602_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_450, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 907 'partselect' 'trunc_ln602_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln603_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_450, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 908 'partselect' 'trunc_ln603_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_450, i32 7" [dilithium2/poly.c:604]   --->   Operation 909 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 910 [1/1] (1.74ns)   --->   "%add_ln604_16 = add i10 %a_read, i10 50" [dilithium2/poly.c:604]   --->   Operation 910 'add' 'add_ln604_16' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln604_32 = zext i10 %add_ln604_16" [dilithium2/poly.c:604]   --->   Operation 911 'zext' 'zext_ln604_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 912 [1/1] (0.00ns)   --->   "%sk_addr_451 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_32" [dilithium2/poly.c:604]   --->   Operation 912 'getelementptr' 'sk_addr_451' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 913 [2/2] (2.77ns)   --->   "%sk_load_451 = load i12 %sk_addr_451" [dilithium2/poly.c:604]   --->   Operation 913 'load' 'sk_load_451' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_26 : Operation 914 [1/1] (1.74ns)   --->   "%add_ln599_16 = add i10 %a_read, i10 51" [dilithium2/poly.c:599]   --->   Operation 914 'add' 'add_ln599_16' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln599_33 = zext i10 %add_ln599_16" [dilithium2/poly.c:599]   --->   Operation 915 'zext' 'zext_ln599_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 916 [1/1] (0.00ns)   --->   "%sk_addr_17 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_33" [dilithium2/poly.c:599]   --->   Operation 916 'getelementptr' 'sk_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 917 [2/2] (2.77ns)   --->   "%sk_load_17 = load i12 %sk_addr_17" [dilithium2/poly.c:599]   --->   Operation 917 'load' 'sk_load_17' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 27 <SV = 26> <Delay = 4.52>
ST_27 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln601_36 = or i10 %tmp, i10 50" [dilithium2/poly.c:601]   --->   Operation 918 'or' 'or_ln601_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln601_70 = zext i10 %or_ln601_36" [dilithium2/poly.c:601]   --->   Operation 919 'zext' 'zext_ln601_70' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 920 [1/1] (0.00ns)   --->   "%r_addr_305 = getelementptr i32 %r, i64 0, i64 %zext_ln601_70" [dilithium2/poly.c:601]   --->   Operation 920 'getelementptr' 'r_addr_305' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 921 [1/1] (0.00ns)   --->   "%or_ln602_6 = or i10 %tmp, i10 51" [dilithium2/poly.c:602]   --->   Operation 921 'or' 'or_ln602_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln602_38 = zext i10 %or_ln602_6" [dilithium2/poly.c:602]   --->   Operation 922 'zext' 'zext_ln602_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 923 [1/1] (0.00ns)   --->   "%r_addr_306 = getelementptr i32 %r, i64 0, i64 %zext_ln602_38" [dilithium2/poly.c:602]   --->   Operation 923 'getelementptr' 'r_addr_306' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 924 [1/1] (0.00ns)   --->   "%or_ln601_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_11, i2 %trunc_ln601_s" [dilithium2/poly.c:601]   --->   Operation 924 'bitconcatenate' 'or_ln601_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln601_13 = zext i3 %or_ln601_6" [dilithium2/poly.c:601]   --->   Operation 925 'zext' 'zext_ln601_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln602_6 = zext i3 %trunc_ln602_6" [dilithium2/poly.c:602]   --->   Operation 926 'zext' 'zext_ln602_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 927 [1/1] (1.34ns)   --->   "%sub_ln610_6 = sub i4 2, i4 %zext_ln601_13" [dilithium2/poly.c:610]   --->   Operation 927 'sub' 'sub_ln610_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln610_6 = sext i4 %sub_ln610_6" [dilithium2/poly.c:610]   --->   Operation 928 'sext' 'sext_ln610_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 929 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_6, i10 %r_addr_305" [dilithium2/poly.c:610]   --->   Operation 929 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 930 [1/1] (1.34ns)   --->   "%sub_ln611_6 = sub i4 2, i4 %zext_ln602_6" [dilithium2/poly.c:611]   --->   Operation 930 'sub' 'sub_ln611_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln611_6 = sext i4 %sub_ln611_6" [dilithium2/poly.c:611]   --->   Operation 931 'sext' 'sext_ln611_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 932 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_6, i10 %r_addr_306" [dilithium2/poly.c:611]   --->   Operation 932 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 933 [1/2] (2.77ns)   --->   "%sk_load_451 = load i12 %sk_addr_451" [dilithium2/poly.c:604]   --->   Operation 933 'load' 'sk_load_451' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_27 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln604_16 = trunc i8 %sk_load_451" [dilithium2/poly.c:604]   --->   Operation 934 'trunc' 'trunc_ln604_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln605_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_451, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 935 'partselect' 'trunc_ln605_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln606_15 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_451, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 936 'partselect' 'trunc_ln606_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 937 [1/2] (2.77ns)   --->   "%sk_load_17 = load i12 %sk_addr_17" [dilithium2/poly.c:599]   --->   Operation 937 'load' 'sk_load_17' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_27 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln599_17 = trunc i8 %sk_load_17" [dilithium2/poly.c:599]   --->   Operation 938 'trunc' 'trunc_ln599_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln600_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_17, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 939 'partselect' 'trunc_ln600_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln601_32 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_17, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 940 'partselect' 'trunc_ln601_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 941 [1/1] (1.74ns)   --->   "%add_ln601_17 = add i10 %a_read, i10 52" [dilithium2/poly.c:601]   --->   Operation 941 'add' 'add_ln601_17' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln601_34 = zext i10 %add_ln601_17" [dilithium2/poly.c:601]   --->   Operation 942 'zext' 'zext_ln601_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 943 [1/1] (0.00ns)   --->   "%sk_addr_452 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_34" [dilithium2/poly.c:601]   --->   Operation 943 'getelementptr' 'sk_addr_452' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 944 [2/2] (2.77ns)   --->   "%sk_load_452 = load i12 %sk_addr_452" [dilithium2/poly.c:601]   --->   Operation 944 'load' 'sk_load_452' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_27 : Operation 945 [1/1] (1.74ns)   --->   "%add_ln604_17 = add i10 %a_read, i10 53" [dilithium2/poly.c:604]   --->   Operation 945 'add' 'add_ln604_17' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln604_34 = zext i10 %add_ln604_17" [dilithium2/poly.c:604]   --->   Operation 946 'zext' 'zext_ln604_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 947 [1/1] (0.00ns)   --->   "%sk_addr_453 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_34" [dilithium2/poly.c:604]   --->   Operation 947 'getelementptr' 'sk_addr_453' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 948 [2/2] (2.77ns)   --->   "%sk_load_453 = load i12 %sk_addr_453" [dilithium2/poly.c:604]   --->   Operation 948 'load' 'sk_load_453' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 28 <SV = 27> <Delay = 4.52>
ST_28 : Operation 949 [1/1] (0.00ns)   --->   "%or_ln603_6 = or i10 %tmp, i10 52" [dilithium2/poly.c:603]   --->   Operation 949 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln603_38 = zext i10 %or_ln603_6" [dilithium2/poly.c:603]   --->   Operation 950 'zext' 'zext_ln603_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 951 [1/1] (0.00ns)   --->   "%r_addr_307 = getelementptr i32 %r, i64 0, i64 %zext_ln603_38" [dilithium2/poly.c:603]   --->   Operation 951 'getelementptr' 'r_addr_307' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 952 [1/1] (0.00ns)   --->   "%or_ln604_36 = or i10 %tmp, i10 53" [dilithium2/poly.c:604]   --->   Operation 952 'or' 'or_ln604_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln604_70 = zext i10 %or_ln604_36" [dilithium2/poly.c:604]   --->   Operation 953 'zext' 'zext_ln604_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 954 [1/1] (0.00ns)   --->   "%r_addr_308 = getelementptr i32 %r, i64 0, i64 %zext_ln604_70" [dilithium2/poly.c:604]   --->   Operation 954 'getelementptr' 'r_addr_308' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln603_6 = zext i3 %trunc_ln603_6" [dilithium2/poly.c:603]   --->   Operation 955 'zext' 'zext_ln603_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 956 [1/1] (0.00ns)   --->   "%or_ln604_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_6, i1 %tmp_395" [dilithium2/poly.c:604]   --->   Operation 956 'bitconcatenate' 'or_ln604_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln604_13 = zext i3 %or_ln604_6" [dilithium2/poly.c:604]   --->   Operation 957 'zext' 'zext_ln604_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 958 [1/1] (1.34ns)   --->   "%sub_ln612_6 = sub i4 2, i4 %zext_ln603_6" [dilithium2/poly.c:612]   --->   Operation 958 'sub' 'sub_ln612_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln612_6 = sext i4 %sub_ln612_6" [dilithium2/poly.c:612]   --->   Operation 959 'sext' 'sext_ln612_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 960 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_6, i10 %r_addr_307" [dilithium2/poly.c:612]   --->   Operation 960 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 961 [1/1] (1.34ns)   --->   "%sub_ln613_6 = sub i4 2, i4 %zext_ln604_13" [dilithium2/poly.c:613]   --->   Operation 961 'sub' 'sub_ln613_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln613_6 = sext i4 %sub_ln613_6" [dilithium2/poly.c:613]   --->   Operation 962 'sext' 'sext_ln613_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 963 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_6, i10 %r_addr_308" [dilithium2/poly.c:613]   --->   Operation 963 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 964 [1/2] (2.77ns)   --->   "%sk_load_452 = load i12 %sk_addr_452" [dilithium2/poly.c:601]   --->   Operation 964 'load' 'sk_load_452' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln601_33 = trunc i8 %sk_load_452" [dilithium2/poly.c:601]   --->   Operation 965 'trunc' 'trunc_ln601_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln602_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_452, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 966 'partselect' 'trunc_ln602_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln603_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_452, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 967 'partselect' 'trunc_ln603_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_452, i32 7" [dilithium2/poly.c:604]   --->   Operation 968 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 969 [1/2] (2.77ns)   --->   "%sk_load_453 = load i12 %sk_addr_453" [dilithium2/poly.c:604]   --->   Operation 969 'load' 'sk_load_453' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln604_17 = trunc i8 %sk_load_453" [dilithium2/poly.c:604]   --->   Operation 970 'trunc' 'trunc_ln604_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln605_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_453, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 971 'partselect' 'trunc_ln605_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln606_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_453, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 972 'partselect' 'trunc_ln606_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 973 [1/1] (1.74ns)   --->   "%add_ln599_17 = add i10 %a_read, i10 54" [dilithium2/poly.c:599]   --->   Operation 973 'add' 'add_ln599_17' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln599_35 = zext i10 %add_ln599_17" [dilithium2/poly.c:599]   --->   Operation 974 'zext' 'zext_ln599_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 975 [1/1] (0.00ns)   --->   "%sk_addr_18 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_35" [dilithium2/poly.c:599]   --->   Operation 975 'getelementptr' 'sk_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 976 [2/2] (2.77ns)   --->   "%sk_load_18 = load i12 %sk_addr_18" [dilithium2/poly.c:599]   --->   Operation 976 'load' 'sk_load_18' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_28 : Operation 977 [1/1] (1.74ns)   --->   "%add_ln601_18 = add i10 %a_read, i10 55" [dilithium2/poly.c:601]   --->   Operation 977 'add' 'add_ln601_18' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln601_36 = zext i10 %add_ln601_18" [dilithium2/poly.c:601]   --->   Operation 978 'zext' 'zext_ln601_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 979 [1/1] (0.00ns)   --->   "%sk_addr_454 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_36" [dilithium2/poly.c:601]   --->   Operation 979 'getelementptr' 'sk_addr_454' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 980 [2/2] (2.77ns)   --->   "%sk_load_454 = load i12 %sk_addr_454" [dilithium2/poly.c:601]   --->   Operation 980 'load' 'sk_load_454' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 29 <SV = 28> <Delay = 4.52>
ST_29 : Operation 981 [1/1] (0.00ns)   --->   "%or_ln605_6 = or i10 %tmp, i10 54" [dilithium2/poly.c:605]   --->   Operation 981 'or' 'or_ln605_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln605_38 = zext i10 %or_ln605_6" [dilithium2/poly.c:605]   --->   Operation 982 'zext' 'zext_ln605_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 983 [1/1] (0.00ns)   --->   "%r_addr_309 = getelementptr i32 %r, i64 0, i64 %zext_ln605_38" [dilithium2/poly.c:605]   --->   Operation 983 'getelementptr' 'r_addr_309' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 984 [1/1] (0.00ns)   --->   "%or_ln606_6 = or i10 %tmp, i10 55" [dilithium2/poly.c:606]   --->   Operation 984 'or' 'or_ln606_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln606_38 = zext i10 %or_ln606_6" [dilithium2/poly.c:606]   --->   Operation 985 'zext' 'zext_ln606_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 986 [1/1] (0.00ns)   --->   "%r_addr_310 = getelementptr i32 %r, i64 0, i64 %zext_ln606_38" [dilithium2/poly.c:606]   --->   Operation 986 'getelementptr' 'r_addr_310' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln605_6 = zext i3 %trunc_ln605_6" [dilithium2/poly.c:605]   --->   Operation 987 'zext' 'zext_ln605_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln606_6 = zext i3 %trunc_ln606_6" [dilithium2/poly.c:606]   --->   Operation 988 'zext' 'zext_ln606_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 989 [1/1] (1.34ns)   --->   "%sub_ln614_6 = sub i4 2, i4 %zext_ln605_6" [dilithium2/poly.c:614]   --->   Operation 989 'sub' 'sub_ln614_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln614_6 = sext i4 %sub_ln614_6" [dilithium2/poly.c:614]   --->   Operation 990 'sext' 'sext_ln614_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 991 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_6, i10 %r_addr_309" [dilithium2/poly.c:614]   --->   Operation 991 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 992 [1/1] (1.34ns)   --->   "%sub_ln615_6 = sub i4 2, i4 %zext_ln606_6" [dilithium2/poly.c:615]   --->   Operation 992 'sub' 'sub_ln615_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln615_6 = sext i4 %sub_ln615_6" [dilithium2/poly.c:615]   --->   Operation 993 'sext' 'sext_ln615_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 994 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_6, i10 %r_addr_310" [dilithium2/poly.c:615]   --->   Operation 994 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 995 [1/2] (2.77ns)   --->   "%sk_load_18 = load i12 %sk_addr_18" [dilithium2/poly.c:599]   --->   Operation 995 'load' 'sk_load_18' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln599_18 = trunc i8 %sk_load_18" [dilithium2/poly.c:599]   --->   Operation 996 'trunc' 'trunc_ln599_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln600_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_18, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 997 'partselect' 'trunc_ln600_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln601_34 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_18, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 998 'partselect' 'trunc_ln601_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 999 [1/2] (2.77ns)   --->   "%sk_load_454 = load i12 %sk_addr_454" [dilithium2/poly.c:601]   --->   Operation 999 'load' 'sk_load_454' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln601_35 = trunc i8 %sk_load_454" [dilithium2/poly.c:601]   --->   Operation 1000 'trunc' 'trunc_ln601_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln602_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_454, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1001 'partselect' 'trunc_ln602_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln603_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_454, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1002 'partselect' 'trunc_ln603_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_454, i32 7" [dilithium2/poly.c:604]   --->   Operation 1003 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1004 [1/1] (1.74ns)   --->   "%add_ln604_18 = add i10 %a_read, i10 56" [dilithium2/poly.c:604]   --->   Operation 1004 'add' 'add_ln604_18' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln604_36 = zext i10 %add_ln604_18" [dilithium2/poly.c:604]   --->   Operation 1005 'zext' 'zext_ln604_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1006 [1/1] (0.00ns)   --->   "%sk_addr_455 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_36" [dilithium2/poly.c:604]   --->   Operation 1006 'getelementptr' 'sk_addr_455' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1007 [2/2] (2.77ns)   --->   "%sk_load_455 = load i12 %sk_addr_455" [dilithium2/poly.c:604]   --->   Operation 1007 'load' 'sk_load_455' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_29 : Operation 1008 [1/1] (1.74ns)   --->   "%add_ln599_18 = add i10 %a_read, i10 57" [dilithium2/poly.c:599]   --->   Operation 1008 'add' 'add_ln599_18' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln599_37 = zext i10 %add_ln599_18" [dilithium2/poly.c:599]   --->   Operation 1009 'zext' 'zext_ln599_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1010 [1/1] (0.00ns)   --->   "%sk_addr_19 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_37" [dilithium2/poly.c:599]   --->   Operation 1010 'getelementptr' 'sk_addr_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1011 [2/2] (2.77ns)   --->   "%sk_load_19 = load i12 %sk_addr_19" [dilithium2/poly.c:599]   --->   Operation 1011 'load' 'sk_load_19' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 30 <SV = 29> <Delay = 4.52>
ST_30 : Operation 1012 [1/1] (0.00ns)   --->   "%or_ln599_6 = or i10 %tmp, i10 56" [dilithium2/poly.c:599]   --->   Operation 1012 'or' 'or_ln599_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln599_70 = zext i10 %or_ln599_6" [dilithium2/poly.c:599]   --->   Operation 1013 'zext' 'zext_ln599_70' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1014 [1/1] (0.00ns)   --->   "%r_addr_311 = getelementptr i32 %r, i64 0, i64 %zext_ln599_70" [dilithium2/poly.c:599]   --->   Operation 1014 'getelementptr' 'r_addr_311' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1015 [1/1] (0.00ns)   --->   "%or_ln600_7 = or i10 %tmp, i10 57" [dilithium2/poly.c:600]   --->   Operation 1015 'or' 'or_ln600_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln600_39 = zext i10 %or_ln600_7" [dilithium2/poly.c:600]   --->   Operation 1016 'zext' 'zext_ln600_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1017 [1/1] (0.00ns)   --->   "%r_addr_312 = getelementptr i32 %r, i64 0, i64 %zext_ln600_39" [dilithium2/poly.c:600]   --->   Operation 1017 'getelementptr' 'r_addr_312' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln599_14 = zext i3 %trunc_ln599_7" [dilithium2/poly.c:599]   --->   Operation 1018 'zext' 'zext_ln599_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln600_7 = zext i3 %trunc_ln600_4" [dilithium2/poly.c:600]   --->   Operation 1019 'zext' 'zext_ln600_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1020 [1/1] (1.34ns)   --->   "%sub_ln608_7 = sub i4 2, i4 %zext_ln599_14" [dilithium2/poly.c:608]   --->   Operation 1020 'sub' 'sub_ln608_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln608_7 = sext i4 %sub_ln608_7" [dilithium2/poly.c:608]   --->   Operation 1021 'sext' 'sext_ln608_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1022 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_7, i10 %r_addr_311" [dilithium2/poly.c:608]   --->   Operation 1022 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1023 [1/1] (1.34ns)   --->   "%sub_ln609_7 = sub i4 2, i4 %zext_ln600_7" [dilithium2/poly.c:609]   --->   Operation 1023 'sub' 'sub_ln609_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln609_7 = sext i4 %sub_ln609_7" [dilithium2/poly.c:609]   --->   Operation 1024 'sext' 'sext_ln609_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1025 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_7, i10 %r_addr_312" [dilithium2/poly.c:609]   --->   Operation 1025 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1026 [1/2] (2.77ns)   --->   "%sk_load_455 = load i12 %sk_addr_455" [dilithium2/poly.c:604]   --->   Operation 1026 'load' 'sk_load_455' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln604_18 = trunc i8 %sk_load_455" [dilithium2/poly.c:604]   --->   Operation 1027 'trunc' 'trunc_ln604_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln605_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_455, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1028 'partselect' 'trunc_ln605_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln606_17 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_455, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1029 'partselect' 'trunc_ln606_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1030 [1/2] (2.77ns)   --->   "%sk_load_19 = load i12 %sk_addr_19" [dilithium2/poly.c:599]   --->   Operation 1030 'load' 'sk_load_19' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln599_19 = trunc i8 %sk_load_19" [dilithium2/poly.c:599]   --->   Operation 1031 'trunc' 'trunc_ln599_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln600_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_19, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1032 'partselect' 'trunc_ln600_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln601_36 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_19, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1033 'partselect' 'trunc_ln601_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1034 [1/1] (1.74ns)   --->   "%add_ln601_19 = add i10 %a_read, i10 58" [dilithium2/poly.c:601]   --->   Operation 1034 'add' 'add_ln601_19' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln601_38 = zext i10 %add_ln601_19" [dilithium2/poly.c:601]   --->   Operation 1035 'zext' 'zext_ln601_38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1036 [1/1] (0.00ns)   --->   "%sk_addr_456 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_38" [dilithium2/poly.c:601]   --->   Operation 1036 'getelementptr' 'sk_addr_456' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1037 [2/2] (2.77ns)   --->   "%sk_load_456 = load i12 %sk_addr_456" [dilithium2/poly.c:601]   --->   Operation 1037 'load' 'sk_load_456' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_30 : Operation 1038 [1/1] (1.74ns)   --->   "%add_ln604_19 = add i10 %a_read, i10 59" [dilithium2/poly.c:604]   --->   Operation 1038 'add' 'add_ln604_19' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln604_38 = zext i10 %add_ln604_19" [dilithium2/poly.c:604]   --->   Operation 1039 'zext' 'zext_ln604_38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1040 [1/1] (0.00ns)   --->   "%sk_addr_457 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_38" [dilithium2/poly.c:604]   --->   Operation 1040 'getelementptr' 'sk_addr_457' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1041 [2/2] (2.77ns)   --->   "%sk_load_457 = load i12 %sk_addr_457" [dilithium2/poly.c:604]   --->   Operation 1041 'load' 'sk_load_457' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 31 <SV = 30> <Delay = 4.52>
ST_31 : Operation 1042 [1/1] (0.00ns)   --->   "%or_ln601_37 = or i10 %tmp, i10 58" [dilithium2/poly.c:601]   --->   Operation 1042 'or' 'or_ln601_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln601_71 = zext i10 %or_ln601_37" [dilithium2/poly.c:601]   --->   Operation 1043 'zext' 'zext_ln601_71' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1044 [1/1] (0.00ns)   --->   "%r_addr_313 = getelementptr i32 %r, i64 0, i64 %zext_ln601_71" [dilithium2/poly.c:601]   --->   Operation 1044 'getelementptr' 'r_addr_313' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1045 [1/1] (0.00ns)   --->   "%or_ln602_7 = or i10 %tmp, i10 59" [dilithium2/poly.c:602]   --->   Operation 1045 'or' 'or_ln602_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln602_39 = zext i10 %or_ln602_7" [dilithium2/poly.c:602]   --->   Operation 1046 'zext' 'zext_ln602_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1047 [1/1] (0.00ns)   --->   "%r_addr_314 = getelementptr i32 %r, i64 0, i64 %zext_ln602_39" [dilithium2/poly.c:602]   --->   Operation 1047 'getelementptr' 'r_addr_314' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1048 [1/1] (0.00ns)   --->   "%or_ln601_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_13, i2 %trunc_ln601_12" [dilithium2/poly.c:601]   --->   Operation 1048 'bitconcatenate' 'or_ln601_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln601_15 = zext i3 %or_ln601_7" [dilithium2/poly.c:601]   --->   Operation 1049 'zext' 'zext_ln601_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln602_7 = zext i3 %trunc_ln602_7" [dilithium2/poly.c:602]   --->   Operation 1050 'zext' 'zext_ln602_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1051 [1/1] (1.34ns)   --->   "%sub_ln610_7 = sub i4 2, i4 %zext_ln601_15" [dilithium2/poly.c:610]   --->   Operation 1051 'sub' 'sub_ln610_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln610_7 = sext i4 %sub_ln610_7" [dilithium2/poly.c:610]   --->   Operation 1052 'sext' 'sext_ln610_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1053 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_7, i10 %r_addr_313" [dilithium2/poly.c:610]   --->   Operation 1053 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1054 [1/1] (1.34ns)   --->   "%sub_ln611_7 = sub i4 2, i4 %zext_ln602_7" [dilithium2/poly.c:611]   --->   Operation 1054 'sub' 'sub_ln611_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln611_7 = sext i4 %sub_ln611_7" [dilithium2/poly.c:611]   --->   Operation 1055 'sext' 'sext_ln611_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1056 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_7, i10 %r_addr_314" [dilithium2/poly.c:611]   --->   Operation 1056 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1057 [1/2] (2.77ns)   --->   "%sk_load_456 = load i12 %sk_addr_456" [dilithium2/poly.c:601]   --->   Operation 1057 'load' 'sk_load_456' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln601_37 = trunc i8 %sk_load_456" [dilithium2/poly.c:601]   --->   Operation 1058 'trunc' 'trunc_ln601_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln602_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_456, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1059 'partselect' 'trunc_ln602_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln603_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_456, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1060 'partselect' 'trunc_ln603_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_456, i32 7" [dilithium2/poly.c:604]   --->   Operation 1061 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1062 [1/2] (2.77ns)   --->   "%sk_load_457 = load i12 %sk_addr_457" [dilithium2/poly.c:604]   --->   Operation 1062 'load' 'sk_load_457' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln604_19 = trunc i8 %sk_load_457" [dilithium2/poly.c:604]   --->   Operation 1063 'trunc' 'trunc_ln604_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln605_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_457, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1064 'partselect' 'trunc_ln605_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln606_18 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_457, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1065 'partselect' 'trunc_ln606_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1066 [1/1] (1.74ns)   --->   "%add_ln599_19 = add i10 %a_read, i10 60" [dilithium2/poly.c:599]   --->   Operation 1066 'add' 'add_ln599_19' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln599_39 = zext i10 %add_ln599_19" [dilithium2/poly.c:599]   --->   Operation 1067 'zext' 'zext_ln599_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1068 [1/1] (0.00ns)   --->   "%sk_addr_20 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_39" [dilithium2/poly.c:599]   --->   Operation 1068 'getelementptr' 'sk_addr_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1069 [2/2] (2.77ns)   --->   "%sk_load_20 = load i12 %sk_addr_20" [dilithium2/poly.c:599]   --->   Operation 1069 'load' 'sk_load_20' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_31 : Operation 1070 [1/1] (1.74ns)   --->   "%add_ln601_20 = add i10 %a_read, i10 61" [dilithium2/poly.c:601]   --->   Operation 1070 'add' 'add_ln601_20' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln601_40 = zext i10 %add_ln601_20" [dilithium2/poly.c:601]   --->   Operation 1071 'zext' 'zext_ln601_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1072 [1/1] (0.00ns)   --->   "%sk_addr_458 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_40" [dilithium2/poly.c:601]   --->   Operation 1072 'getelementptr' 'sk_addr_458' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1073 [2/2] (2.77ns)   --->   "%sk_load_458 = load i12 %sk_addr_458" [dilithium2/poly.c:601]   --->   Operation 1073 'load' 'sk_load_458' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 32 <SV = 31> <Delay = 4.52>
ST_32 : Operation 1074 [1/1] (0.00ns)   --->   "%or_ln603_7 = or i10 %tmp, i10 60" [dilithium2/poly.c:603]   --->   Operation 1074 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln603_39 = zext i10 %or_ln603_7" [dilithium2/poly.c:603]   --->   Operation 1075 'zext' 'zext_ln603_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1076 [1/1] (0.00ns)   --->   "%r_addr_315 = getelementptr i32 %r, i64 0, i64 %zext_ln603_39" [dilithium2/poly.c:603]   --->   Operation 1076 'getelementptr' 'r_addr_315' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1077 [1/1] (0.00ns)   --->   "%or_ln604_37 = or i10 %tmp, i10 61" [dilithium2/poly.c:604]   --->   Operation 1077 'or' 'or_ln604_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln604_71 = zext i10 %or_ln604_37" [dilithium2/poly.c:604]   --->   Operation 1078 'zext' 'zext_ln604_71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1079 [1/1] (0.00ns)   --->   "%r_addr_316 = getelementptr i32 %r, i64 0, i64 %zext_ln604_71" [dilithium2/poly.c:604]   --->   Operation 1079 'getelementptr' 'r_addr_316' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln603_7 = zext i3 %trunc_ln603_7" [dilithium2/poly.c:603]   --->   Operation 1080 'zext' 'zext_ln603_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1081 [1/1] (0.00ns)   --->   "%or_ln604_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_7, i1 %tmp_396" [dilithium2/poly.c:604]   --->   Operation 1081 'bitconcatenate' 'or_ln604_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln604_15 = zext i3 %or_ln604_7" [dilithium2/poly.c:604]   --->   Operation 1082 'zext' 'zext_ln604_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1083 [1/1] (1.34ns)   --->   "%sub_ln612_7 = sub i4 2, i4 %zext_ln603_7" [dilithium2/poly.c:612]   --->   Operation 1083 'sub' 'sub_ln612_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln612_7 = sext i4 %sub_ln612_7" [dilithium2/poly.c:612]   --->   Operation 1084 'sext' 'sext_ln612_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1085 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_7, i10 %r_addr_315" [dilithium2/poly.c:612]   --->   Operation 1085 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1086 [1/1] (1.34ns)   --->   "%sub_ln613_7 = sub i4 2, i4 %zext_ln604_15" [dilithium2/poly.c:613]   --->   Operation 1086 'sub' 'sub_ln613_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln613_7 = sext i4 %sub_ln613_7" [dilithium2/poly.c:613]   --->   Operation 1087 'sext' 'sext_ln613_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1088 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_7, i10 %r_addr_316" [dilithium2/poly.c:613]   --->   Operation 1088 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1089 [1/2] (2.77ns)   --->   "%sk_load_20 = load i12 %sk_addr_20" [dilithium2/poly.c:599]   --->   Operation 1089 'load' 'sk_load_20' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln599_20 = trunc i8 %sk_load_20" [dilithium2/poly.c:599]   --->   Operation 1090 'trunc' 'trunc_ln599_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln600_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_20, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1091 'partselect' 'trunc_ln600_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln601_38 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_20, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1092 'partselect' 'trunc_ln601_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1093 [1/2] (2.77ns)   --->   "%sk_load_458 = load i12 %sk_addr_458" [dilithium2/poly.c:601]   --->   Operation 1093 'load' 'sk_load_458' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln601_39 = trunc i8 %sk_load_458" [dilithium2/poly.c:601]   --->   Operation 1094 'trunc' 'trunc_ln601_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln602_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_458, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1095 'partselect' 'trunc_ln602_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln603_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_458, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1096 'partselect' 'trunc_ln603_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_458, i32 7" [dilithium2/poly.c:604]   --->   Operation 1097 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1098 [1/1] (1.74ns)   --->   "%add_ln604_20 = add i10 %a_read, i10 62" [dilithium2/poly.c:604]   --->   Operation 1098 'add' 'add_ln604_20' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln604_40 = zext i10 %add_ln604_20" [dilithium2/poly.c:604]   --->   Operation 1099 'zext' 'zext_ln604_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1100 [1/1] (0.00ns)   --->   "%sk_addr_459 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_40" [dilithium2/poly.c:604]   --->   Operation 1100 'getelementptr' 'sk_addr_459' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1101 [2/2] (2.77ns)   --->   "%sk_load_459 = load i12 %sk_addr_459" [dilithium2/poly.c:604]   --->   Operation 1101 'load' 'sk_load_459' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_32 : Operation 1102 [1/1] (1.74ns)   --->   "%add_ln599_20 = add i10 %a_read, i10 63" [dilithium2/poly.c:599]   --->   Operation 1102 'add' 'add_ln599_20' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln599_41 = zext i10 %add_ln599_20" [dilithium2/poly.c:599]   --->   Operation 1103 'zext' 'zext_ln599_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1104 [1/1] (0.00ns)   --->   "%sk_addr_21 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_41" [dilithium2/poly.c:599]   --->   Operation 1104 'getelementptr' 'sk_addr_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1105 [2/2] (2.77ns)   --->   "%sk_load_21 = load i12 %sk_addr_21" [dilithium2/poly.c:599]   --->   Operation 1105 'load' 'sk_load_21' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 33 <SV = 32> <Delay = 4.52>
ST_33 : Operation 1106 [1/1] (0.00ns)   --->   "%or_ln605_7 = or i10 %tmp, i10 62" [dilithium2/poly.c:605]   --->   Operation 1106 'or' 'or_ln605_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln605_39 = zext i10 %or_ln605_7" [dilithium2/poly.c:605]   --->   Operation 1107 'zext' 'zext_ln605_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1108 [1/1] (0.00ns)   --->   "%r_addr_317 = getelementptr i32 %r, i64 0, i64 %zext_ln605_39" [dilithium2/poly.c:605]   --->   Operation 1108 'getelementptr' 'r_addr_317' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1109 [1/1] (0.00ns)   --->   "%or_ln606_7 = or i10 %tmp, i10 63" [dilithium2/poly.c:606]   --->   Operation 1109 'or' 'or_ln606_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln606_39 = zext i10 %or_ln606_7" [dilithium2/poly.c:606]   --->   Operation 1110 'zext' 'zext_ln606_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1111 [1/1] (0.00ns)   --->   "%r_addr_318 = getelementptr i32 %r, i64 0, i64 %zext_ln606_39" [dilithium2/poly.c:606]   --->   Operation 1111 'getelementptr' 'r_addr_318' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln605_7 = zext i3 %trunc_ln605_7" [dilithium2/poly.c:605]   --->   Operation 1112 'zext' 'zext_ln605_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln606_7 = zext i3 %trunc_ln606_7" [dilithium2/poly.c:606]   --->   Operation 1113 'zext' 'zext_ln606_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1114 [1/1] (1.34ns)   --->   "%sub_ln614_7 = sub i4 2, i4 %zext_ln605_7" [dilithium2/poly.c:614]   --->   Operation 1114 'sub' 'sub_ln614_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln614_7 = sext i4 %sub_ln614_7" [dilithium2/poly.c:614]   --->   Operation 1115 'sext' 'sext_ln614_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1116 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_7, i10 %r_addr_317" [dilithium2/poly.c:614]   --->   Operation 1116 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1117 [1/1] (1.34ns)   --->   "%sub_ln615_7 = sub i4 2, i4 %zext_ln606_7" [dilithium2/poly.c:615]   --->   Operation 1117 'sub' 'sub_ln615_7' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln615_7 = sext i4 %sub_ln615_7" [dilithium2/poly.c:615]   --->   Operation 1118 'sext' 'sext_ln615_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1119 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_7, i10 %r_addr_318" [dilithium2/poly.c:615]   --->   Operation 1119 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1120 [1/2] (2.77ns)   --->   "%sk_load_459 = load i12 %sk_addr_459" [dilithium2/poly.c:604]   --->   Operation 1120 'load' 'sk_load_459' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_33 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln604_20 = trunc i8 %sk_load_459" [dilithium2/poly.c:604]   --->   Operation 1121 'trunc' 'trunc_ln604_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln605_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_459, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1122 'partselect' 'trunc_ln605_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln606_19 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_459, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1123 'partselect' 'trunc_ln606_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1124 [1/2] (2.77ns)   --->   "%sk_load_21 = load i12 %sk_addr_21" [dilithium2/poly.c:599]   --->   Operation 1124 'load' 'sk_load_21' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_33 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln599_21 = trunc i8 %sk_load_21" [dilithium2/poly.c:599]   --->   Operation 1125 'trunc' 'trunc_ln599_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln600_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_21, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1126 'partselect' 'trunc_ln600_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln601_40 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_21, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1127 'partselect' 'trunc_ln601_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1128 [1/1] (1.74ns)   --->   "%add_ln601_21 = add i10 %a_read, i10 64" [dilithium2/poly.c:601]   --->   Operation 1128 'add' 'add_ln601_21' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln601_42 = zext i10 %add_ln601_21" [dilithium2/poly.c:601]   --->   Operation 1129 'zext' 'zext_ln601_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1130 [1/1] (0.00ns)   --->   "%sk_addr_460 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_42" [dilithium2/poly.c:601]   --->   Operation 1130 'getelementptr' 'sk_addr_460' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1131 [2/2] (2.77ns)   --->   "%sk_load_460 = load i12 %sk_addr_460" [dilithium2/poly.c:601]   --->   Operation 1131 'load' 'sk_load_460' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_33 : Operation 1132 [1/1] (1.74ns)   --->   "%add_ln604_21 = add i10 %a_read, i10 65" [dilithium2/poly.c:604]   --->   Operation 1132 'add' 'add_ln604_21' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln604_42 = zext i10 %add_ln604_21" [dilithium2/poly.c:604]   --->   Operation 1133 'zext' 'zext_ln604_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1134 [1/1] (0.00ns)   --->   "%sk_addr_461 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_42" [dilithium2/poly.c:604]   --->   Operation 1134 'getelementptr' 'sk_addr_461' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1135 [2/2] (2.77ns)   --->   "%sk_load_461 = load i12 %sk_addr_461" [dilithium2/poly.c:604]   --->   Operation 1135 'load' 'sk_load_461' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 34 <SV = 33> <Delay = 4.52>
ST_34 : Operation 1136 [1/1] (0.00ns)   --->   "%or_ln599_7 = or i10 %tmp, i10 64" [dilithium2/poly.c:599]   --->   Operation 1136 'or' 'or_ln599_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln599_71 = zext i10 %or_ln599_7" [dilithium2/poly.c:599]   --->   Operation 1137 'zext' 'zext_ln599_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1138 [1/1] (0.00ns)   --->   "%r_addr_319 = getelementptr i32 %r, i64 0, i64 %zext_ln599_71" [dilithium2/poly.c:599]   --->   Operation 1138 'getelementptr' 'r_addr_319' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1139 [1/1] (0.00ns)   --->   "%or_ln600_8 = or i10 %tmp, i10 65" [dilithium2/poly.c:600]   --->   Operation 1139 'or' 'or_ln600_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln600_40 = zext i10 %or_ln600_8" [dilithium2/poly.c:600]   --->   Operation 1140 'zext' 'zext_ln600_40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1141 [1/1] (0.00ns)   --->   "%r_addr_320 = getelementptr i32 %r, i64 0, i64 %zext_ln600_40" [dilithium2/poly.c:600]   --->   Operation 1141 'getelementptr' 'r_addr_320' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln599_16 = zext i3 %trunc_ln599_8" [dilithium2/poly.c:599]   --->   Operation 1142 'zext' 'zext_ln599_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln600_8 = zext i3 %trunc_ln600_6" [dilithium2/poly.c:600]   --->   Operation 1143 'zext' 'zext_ln600_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1144 [1/1] (1.34ns)   --->   "%sub_ln608_8 = sub i4 2, i4 %zext_ln599_16" [dilithium2/poly.c:608]   --->   Operation 1144 'sub' 'sub_ln608_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln608_8 = sext i4 %sub_ln608_8" [dilithium2/poly.c:608]   --->   Operation 1145 'sext' 'sext_ln608_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1146 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_8, i10 %r_addr_319" [dilithium2/poly.c:608]   --->   Operation 1146 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1147 [1/1] (1.34ns)   --->   "%sub_ln609_8 = sub i4 2, i4 %zext_ln600_8" [dilithium2/poly.c:609]   --->   Operation 1147 'sub' 'sub_ln609_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln609_8 = sext i4 %sub_ln609_8" [dilithium2/poly.c:609]   --->   Operation 1148 'sext' 'sext_ln609_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1149 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_8, i10 %r_addr_320" [dilithium2/poly.c:609]   --->   Operation 1149 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1150 [1/2] (2.77ns)   --->   "%sk_load_460 = load i12 %sk_addr_460" [dilithium2/poly.c:601]   --->   Operation 1150 'load' 'sk_load_460' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_34 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln601_41 = trunc i8 %sk_load_460" [dilithium2/poly.c:601]   --->   Operation 1151 'trunc' 'trunc_ln601_41' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln602_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_460, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1152 'partselect' 'trunc_ln602_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln603_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_460, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1153 'partselect' 'trunc_ln603_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_460, i32 7" [dilithium2/poly.c:604]   --->   Operation 1154 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1155 [1/2] (2.77ns)   --->   "%sk_load_461 = load i12 %sk_addr_461" [dilithium2/poly.c:604]   --->   Operation 1155 'load' 'sk_load_461' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_34 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln604_21 = trunc i8 %sk_load_461" [dilithium2/poly.c:604]   --->   Operation 1156 'trunc' 'trunc_ln604_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln605_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_461, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1157 'partselect' 'trunc_ln605_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln606_20 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_461, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1158 'partselect' 'trunc_ln606_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1159 [1/1] (1.74ns)   --->   "%add_ln599_21 = add i10 %a_read, i10 66" [dilithium2/poly.c:599]   --->   Operation 1159 'add' 'add_ln599_21' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln599_43 = zext i10 %add_ln599_21" [dilithium2/poly.c:599]   --->   Operation 1160 'zext' 'zext_ln599_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1161 [1/1] (0.00ns)   --->   "%sk_addr_22 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_43" [dilithium2/poly.c:599]   --->   Operation 1161 'getelementptr' 'sk_addr_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1162 [2/2] (2.77ns)   --->   "%sk_load_22 = load i12 %sk_addr_22" [dilithium2/poly.c:599]   --->   Operation 1162 'load' 'sk_load_22' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_34 : Operation 1163 [1/1] (1.74ns)   --->   "%add_ln601_22 = add i10 %a_read, i10 67" [dilithium2/poly.c:601]   --->   Operation 1163 'add' 'add_ln601_22' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln601_44 = zext i10 %add_ln601_22" [dilithium2/poly.c:601]   --->   Operation 1164 'zext' 'zext_ln601_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1165 [1/1] (0.00ns)   --->   "%sk_addr_462 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_44" [dilithium2/poly.c:601]   --->   Operation 1165 'getelementptr' 'sk_addr_462' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1166 [2/2] (2.77ns)   --->   "%sk_load_462 = load i12 %sk_addr_462" [dilithium2/poly.c:601]   --->   Operation 1166 'load' 'sk_load_462' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 35 <SV = 34> <Delay = 4.52>
ST_35 : Operation 1167 [1/1] (0.00ns)   --->   "%or_ln601_38 = or i10 %tmp, i10 66" [dilithium2/poly.c:601]   --->   Operation 1167 'or' 'or_ln601_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln601_72 = zext i10 %or_ln601_38" [dilithium2/poly.c:601]   --->   Operation 1168 'zext' 'zext_ln601_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1169 [1/1] (0.00ns)   --->   "%r_addr_321 = getelementptr i32 %r, i64 0, i64 %zext_ln601_72" [dilithium2/poly.c:601]   --->   Operation 1169 'getelementptr' 'r_addr_321' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1170 [1/1] (0.00ns)   --->   "%or_ln602_8 = or i10 %tmp, i10 67" [dilithium2/poly.c:602]   --->   Operation 1170 'or' 'or_ln602_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln602_40 = zext i10 %or_ln602_8" [dilithium2/poly.c:602]   --->   Operation 1171 'zext' 'zext_ln602_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1172 [1/1] (0.00ns)   --->   "%r_addr_322 = getelementptr i32 %r, i64 0, i64 %zext_ln602_40" [dilithium2/poly.c:602]   --->   Operation 1172 'getelementptr' 'r_addr_322' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln601_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_15, i2 %trunc_ln601_14" [dilithium2/poly.c:601]   --->   Operation 1173 'bitconcatenate' 'or_ln601_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln601_17 = zext i3 %or_ln601_8" [dilithium2/poly.c:601]   --->   Operation 1174 'zext' 'zext_ln601_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln602_8 = zext i3 %trunc_ln602_8" [dilithium2/poly.c:602]   --->   Operation 1175 'zext' 'zext_ln602_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1176 [1/1] (1.34ns)   --->   "%sub_ln610_8 = sub i4 2, i4 %zext_ln601_17" [dilithium2/poly.c:610]   --->   Operation 1176 'sub' 'sub_ln610_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln610_8 = sext i4 %sub_ln610_8" [dilithium2/poly.c:610]   --->   Operation 1177 'sext' 'sext_ln610_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1178 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_8, i10 %r_addr_321" [dilithium2/poly.c:610]   --->   Operation 1178 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1179 [1/1] (1.34ns)   --->   "%sub_ln611_8 = sub i4 2, i4 %zext_ln602_8" [dilithium2/poly.c:611]   --->   Operation 1179 'sub' 'sub_ln611_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln611_8 = sext i4 %sub_ln611_8" [dilithium2/poly.c:611]   --->   Operation 1180 'sext' 'sext_ln611_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1181 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_8, i10 %r_addr_322" [dilithium2/poly.c:611]   --->   Operation 1181 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1182 [1/2] (2.77ns)   --->   "%sk_load_22 = load i12 %sk_addr_22" [dilithium2/poly.c:599]   --->   Operation 1182 'load' 'sk_load_22' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln599_22 = trunc i8 %sk_load_22" [dilithium2/poly.c:599]   --->   Operation 1183 'trunc' 'trunc_ln599_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln600_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_22, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1184 'partselect' 'trunc_ln600_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln601_42 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_22, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1185 'partselect' 'trunc_ln601_42' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1186 [1/2] (2.77ns)   --->   "%sk_load_462 = load i12 %sk_addr_462" [dilithium2/poly.c:601]   --->   Operation 1186 'load' 'sk_load_462' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln601_43 = trunc i8 %sk_load_462" [dilithium2/poly.c:601]   --->   Operation 1187 'trunc' 'trunc_ln601_43' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln602_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_462, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1188 'partselect' 'trunc_ln602_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln603_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_462, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1189 'partselect' 'trunc_ln603_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_462, i32 7" [dilithium2/poly.c:604]   --->   Operation 1190 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1191 [1/1] (1.74ns)   --->   "%add_ln604_22 = add i10 %a_read, i10 68" [dilithium2/poly.c:604]   --->   Operation 1191 'add' 'add_ln604_22' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln604_44 = zext i10 %add_ln604_22" [dilithium2/poly.c:604]   --->   Operation 1192 'zext' 'zext_ln604_44' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1193 [1/1] (0.00ns)   --->   "%sk_addr_463 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_44" [dilithium2/poly.c:604]   --->   Operation 1193 'getelementptr' 'sk_addr_463' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1194 [2/2] (2.77ns)   --->   "%sk_load_463 = load i12 %sk_addr_463" [dilithium2/poly.c:604]   --->   Operation 1194 'load' 'sk_load_463' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_35 : Operation 1195 [1/1] (1.74ns)   --->   "%add_ln599_22 = add i10 %a_read, i10 69" [dilithium2/poly.c:599]   --->   Operation 1195 'add' 'add_ln599_22' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln599_45 = zext i10 %add_ln599_22" [dilithium2/poly.c:599]   --->   Operation 1196 'zext' 'zext_ln599_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1197 [1/1] (0.00ns)   --->   "%sk_addr_23 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_45" [dilithium2/poly.c:599]   --->   Operation 1197 'getelementptr' 'sk_addr_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1198 [2/2] (2.77ns)   --->   "%sk_load_23 = load i12 %sk_addr_23" [dilithium2/poly.c:599]   --->   Operation 1198 'load' 'sk_load_23' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 36 <SV = 35> <Delay = 4.52>
ST_36 : Operation 1199 [1/1] (0.00ns)   --->   "%or_ln603_8 = or i10 %tmp, i10 68" [dilithium2/poly.c:603]   --->   Operation 1199 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln603_40 = zext i10 %or_ln603_8" [dilithium2/poly.c:603]   --->   Operation 1200 'zext' 'zext_ln603_40' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1201 [1/1] (0.00ns)   --->   "%r_addr_323 = getelementptr i32 %r, i64 0, i64 %zext_ln603_40" [dilithium2/poly.c:603]   --->   Operation 1201 'getelementptr' 'r_addr_323' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1202 [1/1] (0.00ns)   --->   "%or_ln604_38 = or i10 %tmp, i10 69" [dilithium2/poly.c:604]   --->   Operation 1202 'or' 'or_ln604_38' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln604_72 = zext i10 %or_ln604_38" [dilithium2/poly.c:604]   --->   Operation 1203 'zext' 'zext_ln604_72' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1204 [1/1] (0.00ns)   --->   "%r_addr_324 = getelementptr i32 %r, i64 0, i64 %zext_ln604_72" [dilithium2/poly.c:604]   --->   Operation 1204 'getelementptr' 'r_addr_324' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln603_8 = zext i3 %trunc_ln603_8" [dilithium2/poly.c:603]   --->   Operation 1205 'zext' 'zext_ln603_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1206 [1/1] (0.00ns)   --->   "%or_ln604_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_8, i1 %tmp_397" [dilithium2/poly.c:604]   --->   Operation 1206 'bitconcatenate' 'or_ln604_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln604_17 = zext i3 %or_ln604_8" [dilithium2/poly.c:604]   --->   Operation 1207 'zext' 'zext_ln604_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1208 [1/1] (1.34ns)   --->   "%sub_ln612_8 = sub i4 2, i4 %zext_ln603_8" [dilithium2/poly.c:612]   --->   Operation 1208 'sub' 'sub_ln612_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln612_8 = sext i4 %sub_ln612_8" [dilithium2/poly.c:612]   --->   Operation 1209 'sext' 'sext_ln612_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1210 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_8, i10 %r_addr_323" [dilithium2/poly.c:612]   --->   Operation 1210 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1211 [1/1] (1.34ns)   --->   "%sub_ln613_8 = sub i4 2, i4 %zext_ln604_17" [dilithium2/poly.c:613]   --->   Operation 1211 'sub' 'sub_ln613_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln613_8 = sext i4 %sub_ln613_8" [dilithium2/poly.c:613]   --->   Operation 1212 'sext' 'sext_ln613_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1213 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_8, i10 %r_addr_324" [dilithium2/poly.c:613]   --->   Operation 1213 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1214 [1/2] (2.77ns)   --->   "%sk_load_463 = load i12 %sk_addr_463" [dilithium2/poly.c:604]   --->   Operation 1214 'load' 'sk_load_463' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln604_22 = trunc i8 %sk_load_463" [dilithium2/poly.c:604]   --->   Operation 1215 'trunc' 'trunc_ln604_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln605_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_463, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1216 'partselect' 'trunc_ln605_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln606_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_463, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1217 'partselect' 'trunc_ln606_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1218 [1/2] (2.77ns)   --->   "%sk_load_23 = load i12 %sk_addr_23" [dilithium2/poly.c:599]   --->   Operation 1218 'load' 'sk_load_23' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln599_23 = trunc i8 %sk_load_23" [dilithium2/poly.c:599]   --->   Operation 1219 'trunc' 'trunc_ln599_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln600_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_23, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1220 'partselect' 'trunc_ln600_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln601_44 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_23, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1221 'partselect' 'trunc_ln601_44' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1222 [1/1] (1.74ns)   --->   "%add_ln601_23 = add i10 %a_read, i10 70" [dilithium2/poly.c:601]   --->   Operation 1222 'add' 'add_ln601_23' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln601_46 = zext i10 %add_ln601_23" [dilithium2/poly.c:601]   --->   Operation 1223 'zext' 'zext_ln601_46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1224 [1/1] (0.00ns)   --->   "%sk_addr_464 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_46" [dilithium2/poly.c:601]   --->   Operation 1224 'getelementptr' 'sk_addr_464' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1225 [2/2] (2.77ns)   --->   "%sk_load_464 = load i12 %sk_addr_464" [dilithium2/poly.c:601]   --->   Operation 1225 'load' 'sk_load_464' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_36 : Operation 1226 [1/1] (1.74ns)   --->   "%add_ln604_23 = add i10 %a_read, i10 71" [dilithium2/poly.c:604]   --->   Operation 1226 'add' 'add_ln604_23' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln604_46 = zext i10 %add_ln604_23" [dilithium2/poly.c:604]   --->   Operation 1227 'zext' 'zext_ln604_46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1228 [1/1] (0.00ns)   --->   "%sk_addr_465 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_46" [dilithium2/poly.c:604]   --->   Operation 1228 'getelementptr' 'sk_addr_465' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1229 [2/2] (2.77ns)   --->   "%sk_load_465 = load i12 %sk_addr_465" [dilithium2/poly.c:604]   --->   Operation 1229 'load' 'sk_load_465' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 37 <SV = 36> <Delay = 4.52>
ST_37 : Operation 1230 [1/1] (0.00ns)   --->   "%or_ln605_8 = or i10 %tmp, i10 70" [dilithium2/poly.c:605]   --->   Operation 1230 'or' 'or_ln605_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln605_40 = zext i10 %or_ln605_8" [dilithium2/poly.c:605]   --->   Operation 1231 'zext' 'zext_ln605_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1232 [1/1] (0.00ns)   --->   "%r_addr_325 = getelementptr i32 %r, i64 0, i64 %zext_ln605_40" [dilithium2/poly.c:605]   --->   Operation 1232 'getelementptr' 'r_addr_325' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1233 [1/1] (0.00ns)   --->   "%or_ln606_8 = or i10 %tmp, i10 71" [dilithium2/poly.c:606]   --->   Operation 1233 'or' 'or_ln606_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln606_40 = zext i10 %or_ln606_8" [dilithium2/poly.c:606]   --->   Operation 1234 'zext' 'zext_ln606_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1235 [1/1] (0.00ns)   --->   "%r_addr_326 = getelementptr i32 %r, i64 0, i64 %zext_ln606_40" [dilithium2/poly.c:606]   --->   Operation 1235 'getelementptr' 'r_addr_326' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln605_8 = zext i3 %trunc_ln605_8" [dilithium2/poly.c:605]   --->   Operation 1236 'zext' 'zext_ln605_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln606_8 = zext i3 %trunc_ln606_8" [dilithium2/poly.c:606]   --->   Operation 1237 'zext' 'zext_ln606_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1238 [1/1] (1.34ns)   --->   "%sub_ln614_8 = sub i4 2, i4 %zext_ln605_8" [dilithium2/poly.c:614]   --->   Operation 1238 'sub' 'sub_ln614_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln614_8 = sext i4 %sub_ln614_8" [dilithium2/poly.c:614]   --->   Operation 1239 'sext' 'sext_ln614_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1240 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_8, i10 %r_addr_325" [dilithium2/poly.c:614]   --->   Operation 1240 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1241 [1/1] (1.34ns)   --->   "%sub_ln615_8 = sub i4 2, i4 %zext_ln606_8" [dilithium2/poly.c:615]   --->   Operation 1241 'sub' 'sub_ln615_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln615_8 = sext i4 %sub_ln615_8" [dilithium2/poly.c:615]   --->   Operation 1242 'sext' 'sext_ln615_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1243 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_8, i10 %r_addr_326" [dilithium2/poly.c:615]   --->   Operation 1243 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1244 [1/2] (2.77ns)   --->   "%sk_load_464 = load i12 %sk_addr_464" [dilithium2/poly.c:601]   --->   Operation 1244 'load' 'sk_load_464' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln601_45 = trunc i8 %sk_load_464" [dilithium2/poly.c:601]   --->   Operation 1245 'trunc' 'trunc_ln601_45' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln602_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_464, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1246 'partselect' 'trunc_ln602_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln603_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_464, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1247 'partselect' 'trunc_ln603_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_464, i32 7" [dilithium2/poly.c:604]   --->   Operation 1248 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1249 [1/2] (2.77ns)   --->   "%sk_load_465 = load i12 %sk_addr_465" [dilithium2/poly.c:604]   --->   Operation 1249 'load' 'sk_load_465' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln604_23 = trunc i8 %sk_load_465" [dilithium2/poly.c:604]   --->   Operation 1250 'trunc' 'trunc_ln604_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln605_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_465, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1251 'partselect' 'trunc_ln605_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln606_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_465, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1252 'partselect' 'trunc_ln606_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1253 [1/1] (1.74ns)   --->   "%add_ln599_23 = add i10 %a_read, i10 72" [dilithium2/poly.c:599]   --->   Operation 1253 'add' 'add_ln599_23' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln599_47 = zext i10 %add_ln599_23" [dilithium2/poly.c:599]   --->   Operation 1254 'zext' 'zext_ln599_47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1255 [1/1] (0.00ns)   --->   "%sk_addr_24 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_47" [dilithium2/poly.c:599]   --->   Operation 1255 'getelementptr' 'sk_addr_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1256 [2/2] (2.77ns)   --->   "%sk_load_24 = load i12 %sk_addr_24" [dilithium2/poly.c:599]   --->   Operation 1256 'load' 'sk_load_24' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_37 : Operation 1257 [1/1] (1.74ns)   --->   "%add_ln601_24 = add i10 %a_read, i10 73" [dilithium2/poly.c:601]   --->   Operation 1257 'add' 'add_ln601_24' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln601_48 = zext i10 %add_ln601_24" [dilithium2/poly.c:601]   --->   Operation 1258 'zext' 'zext_ln601_48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1259 [1/1] (0.00ns)   --->   "%sk_addr_466 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_48" [dilithium2/poly.c:601]   --->   Operation 1259 'getelementptr' 'sk_addr_466' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1260 [2/2] (2.77ns)   --->   "%sk_load_466 = load i12 %sk_addr_466" [dilithium2/poly.c:601]   --->   Operation 1260 'load' 'sk_load_466' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 38 <SV = 37> <Delay = 4.52>
ST_38 : Operation 1261 [1/1] (0.00ns)   --->   "%or_ln599_8 = or i10 %tmp, i10 72" [dilithium2/poly.c:599]   --->   Operation 1261 'or' 'or_ln599_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln599_72 = zext i10 %or_ln599_8" [dilithium2/poly.c:599]   --->   Operation 1262 'zext' 'zext_ln599_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1263 [1/1] (0.00ns)   --->   "%r_addr_327 = getelementptr i32 %r, i64 0, i64 %zext_ln599_72" [dilithium2/poly.c:599]   --->   Operation 1263 'getelementptr' 'r_addr_327' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1264 [1/1] (0.00ns)   --->   "%or_ln600_9 = or i10 %tmp, i10 73" [dilithium2/poly.c:600]   --->   Operation 1264 'or' 'or_ln600_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln600_41 = zext i10 %or_ln600_9" [dilithium2/poly.c:600]   --->   Operation 1265 'zext' 'zext_ln600_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1266 [1/1] (0.00ns)   --->   "%r_addr_328 = getelementptr i32 %r, i64 0, i64 %zext_ln600_41" [dilithium2/poly.c:600]   --->   Operation 1266 'getelementptr' 'r_addr_328' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln599_18 = zext i3 %trunc_ln599_9" [dilithium2/poly.c:599]   --->   Operation 1267 'zext' 'zext_ln599_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln600_9 = zext i3 %trunc_ln600_8" [dilithium2/poly.c:600]   --->   Operation 1268 'zext' 'zext_ln600_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1269 [1/1] (1.34ns)   --->   "%sub_ln608_9 = sub i4 2, i4 %zext_ln599_18" [dilithium2/poly.c:608]   --->   Operation 1269 'sub' 'sub_ln608_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln608_9 = sext i4 %sub_ln608_9" [dilithium2/poly.c:608]   --->   Operation 1270 'sext' 'sext_ln608_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1271 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_9, i10 %r_addr_327" [dilithium2/poly.c:608]   --->   Operation 1271 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1272 [1/1] (1.34ns)   --->   "%sub_ln609_9 = sub i4 2, i4 %zext_ln600_9" [dilithium2/poly.c:609]   --->   Operation 1272 'sub' 'sub_ln609_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln609_9 = sext i4 %sub_ln609_9" [dilithium2/poly.c:609]   --->   Operation 1273 'sext' 'sext_ln609_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1274 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_9, i10 %r_addr_328" [dilithium2/poly.c:609]   --->   Operation 1274 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1275 [1/2] (2.77ns)   --->   "%sk_load_24 = load i12 %sk_addr_24" [dilithium2/poly.c:599]   --->   Operation 1275 'load' 'sk_load_24' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln599_24 = trunc i8 %sk_load_24" [dilithium2/poly.c:599]   --->   Operation 1276 'trunc' 'trunc_ln599_24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln600_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_24, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1277 'partselect' 'trunc_ln600_24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln601_46 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_24, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1278 'partselect' 'trunc_ln601_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1279 [1/2] (2.77ns)   --->   "%sk_load_466 = load i12 %sk_addr_466" [dilithium2/poly.c:601]   --->   Operation 1279 'load' 'sk_load_466' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln601_47 = trunc i8 %sk_load_466" [dilithium2/poly.c:601]   --->   Operation 1280 'trunc' 'trunc_ln601_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln602_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_466, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1281 'partselect' 'trunc_ln602_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln603_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_466, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1282 'partselect' 'trunc_ln603_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_466, i32 7" [dilithium2/poly.c:604]   --->   Operation 1283 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1284 [1/1] (1.74ns)   --->   "%add_ln604_24 = add i10 %a_read, i10 74" [dilithium2/poly.c:604]   --->   Operation 1284 'add' 'add_ln604_24' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln604_48 = zext i10 %add_ln604_24" [dilithium2/poly.c:604]   --->   Operation 1285 'zext' 'zext_ln604_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1286 [1/1] (0.00ns)   --->   "%sk_addr_467 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_48" [dilithium2/poly.c:604]   --->   Operation 1286 'getelementptr' 'sk_addr_467' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1287 [2/2] (2.77ns)   --->   "%sk_load_467 = load i12 %sk_addr_467" [dilithium2/poly.c:604]   --->   Operation 1287 'load' 'sk_load_467' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_38 : Operation 1288 [1/1] (1.74ns)   --->   "%add_ln599_24 = add i10 %a_read, i10 75" [dilithium2/poly.c:599]   --->   Operation 1288 'add' 'add_ln599_24' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln599_49 = zext i10 %add_ln599_24" [dilithium2/poly.c:599]   --->   Operation 1289 'zext' 'zext_ln599_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1290 [1/1] (0.00ns)   --->   "%sk_addr_25 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_49" [dilithium2/poly.c:599]   --->   Operation 1290 'getelementptr' 'sk_addr_25' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1291 [2/2] (2.77ns)   --->   "%sk_load_25 = load i12 %sk_addr_25" [dilithium2/poly.c:599]   --->   Operation 1291 'load' 'sk_load_25' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 39 <SV = 38> <Delay = 4.52>
ST_39 : Operation 1292 [1/1] (0.00ns)   --->   "%or_ln601_39 = or i10 %tmp, i10 74" [dilithium2/poly.c:601]   --->   Operation 1292 'or' 'or_ln601_39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln601_73 = zext i10 %or_ln601_39" [dilithium2/poly.c:601]   --->   Operation 1293 'zext' 'zext_ln601_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1294 [1/1] (0.00ns)   --->   "%r_addr_329 = getelementptr i32 %r, i64 0, i64 %zext_ln601_73" [dilithium2/poly.c:601]   --->   Operation 1294 'getelementptr' 'r_addr_329' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1295 [1/1] (0.00ns)   --->   "%or_ln602_9 = or i10 %tmp, i10 75" [dilithium2/poly.c:602]   --->   Operation 1295 'or' 'or_ln602_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln602_41 = zext i10 %or_ln602_9" [dilithium2/poly.c:602]   --->   Operation 1296 'zext' 'zext_ln602_41' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1297 [1/1] (0.00ns)   --->   "%r_addr_330 = getelementptr i32 %r, i64 0, i64 %zext_ln602_41" [dilithium2/poly.c:602]   --->   Operation 1297 'getelementptr' 'r_addr_330' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1298 [1/1] (0.00ns)   --->   "%or_ln601_9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_17, i2 %trunc_ln601_16" [dilithium2/poly.c:601]   --->   Operation 1298 'bitconcatenate' 'or_ln601_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln601_19 = zext i3 %or_ln601_9" [dilithium2/poly.c:601]   --->   Operation 1299 'zext' 'zext_ln601_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln602_9 = zext i3 %trunc_ln602_9" [dilithium2/poly.c:602]   --->   Operation 1300 'zext' 'zext_ln602_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1301 [1/1] (1.34ns)   --->   "%sub_ln610_9 = sub i4 2, i4 %zext_ln601_19" [dilithium2/poly.c:610]   --->   Operation 1301 'sub' 'sub_ln610_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln610_9 = sext i4 %sub_ln610_9" [dilithium2/poly.c:610]   --->   Operation 1302 'sext' 'sext_ln610_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1303 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_9, i10 %r_addr_329" [dilithium2/poly.c:610]   --->   Operation 1303 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1304 [1/1] (1.34ns)   --->   "%sub_ln611_9 = sub i4 2, i4 %zext_ln602_9" [dilithium2/poly.c:611]   --->   Operation 1304 'sub' 'sub_ln611_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln611_9 = sext i4 %sub_ln611_9" [dilithium2/poly.c:611]   --->   Operation 1305 'sext' 'sext_ln611_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1306 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_9, i10 %r_addr_330" [dilithium2/poly.c:611]   --->   Operation 1306 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1307 [1/2] (2.77ns)   --->   "%sk_load_467 = load i12 %sk_addr_467" [dilithium2/poly.c:604]   --->   Operation 1307 'load' 'sk_load_467' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln604_24 = trunc i8 %sk_load_467" [dilithium2/poly.c:604]   --->   Operation 1308 'trunc' 'trunc_ln604_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln605_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_467, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1309 'partselect' 'trunc_ln605_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln606_23 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_467, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1310 'partselect' 'trunc_ln606_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1311 [1/2] (2.77ns)   --->   "%sk_load_25 = load i12 %sk_addr_25" [dilithium2/poly.c:599]   --->   Operation 1311 'load' 'sk_load_25' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln599_25 = trunc i8 %sk_load_25" [dilithium2/poly.c:599]   --->   Operation 1312 'trunc' 'trunc_ln599_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln600_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_25, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1313 'partselect' 'trunc_ln600_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln601_48 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_25, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1314 'partselect' 'trunc_ln601_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1315 [1/1] (1.74ns)   --->   "%add_ln601_25 = add i10 %a_read, i10 76" [dilithium2/poly.c:601]   --->   Operation 1315 'add' 'add_ln601_25' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln601_50 = zext i10 %add_ln601_25" [dilithium2/poly.c:601]   --->   Operation 1316 'zext' 'zext_ln601_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1317 [1/1] (0.00ns)   --->   "%sk_addr_468 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_50" [dilithium2/poly.c:601]   --->   Operation 1317 'getelementptr' 'sk_addr_468' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1318 [2/2] (2.77ns)   --->   "%sk_load_468 = load i12 %sk_addr_468" [dilithium2/poly.c:601]   --->   Operation 1318 'load' 'sk_load_468' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_39 : Operation 1319 [1/1] (1.74ns)   --->   "%add_ln604_25 = add i10 %a_read, i10 77" [dilithium2/poly.c:604]   --->   Operation 1319 'add' 'add_ln604_25' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln604_50 = zext i10 %add_ln604_25" [dilithium2/poly.c:604]   --->   Operation 1320 'zext' 'zext_ln604_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1321 [1/1] (0.00ns)   --->   "%sk_addr_469 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_50" [dilithium2/poly.c:604]   --->   Operation 1321 'getelementptr' 'sk_addr_469' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1322 [2/2] (2.77ns)   --->   "%sk_load_469 = load i12 %sk_addr_469" [dilithium2/poly.c:604]   --->   Operation 1322 'load' 'sk_load_469' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 40 <SV = 39> <Delay = 4.52>
ST_40 : Operation 1323 [1/1] (0.00ns)   --->   "%or_ln603_9 = or i10 %tmp, i10 76" [dilithium2/poly.c:603]   --->   Operation 1323 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln603_41 = zext i10 %or_ln603_9" [dilithium2/poly.c:603]   --->   Operation 1324 'zext' 'zext_ln603_41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1325 [1/1] (0.00ns)   --->   "%r_addr_331 = getelementptr i32 %r, i64 0, i64 %zext_ln603_41" [dilithium2/poly.c:603]   --->   Operation 1325 'getelementptr' 'r_addr_331' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1326 [1/1] (0.00ns)   --->   "%or_ln604_39 = or i10 %tmp, i10 77" [dilithium2/poly.c:604]   --->   Operation 1326 'or' 'or_ln604_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln604_73 = zext i10 %or_ln604_39" [dilithium2/poly.c:604]   --->   Operation 1327 'zext' 'zext_ln604_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1328 [1/1] (0.00ns)   --->   "%r_addr_332 = getelementptr i32 %r, i64 0, i64 %zext_ln604_73" [dilithium2/poly.c:604]   --->   Operation 1328 'getelementptr' 'r_addr_332' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln603_9 = zext i3 %trunc_ln603_9" [dilithium2/poly.c:603]   --->   Operation 1329 'zext' 'zext_ln603_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1330 [1/1] (0.00ns)   --->   "%or_ln604_9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_9, i1 %tmp_398" [dilithium2/poly.c:604]   --->   Operation 1330 'bitconcatenate' 'or_ln604_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln604_19 = zext i3 %or_ln604_9" [dilithium2/poly.c:604]   --->   Operation 1331 'zext' 'zext_ln604_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1332 [1/1] (1.34ns)   --->   "%sub_ln612_9 = sub i4 2, i4 %zext_ln603_9" [dilithium2/poly.c:612]   --->   Operation 1332 'sub' 'sub_ln612_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln612_9 = sext i4 %sub_ln612_9" [dilithium2/poly.c:612]   --->   Operation 1333 'sext' 'sext_ln612_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1334 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_9, i10 %r_addr_331" [dilithium2/poly.c:612]   --->   Operation 1334 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1335 [1/1] (1.34ns)   --->   "%sub_ln613_9 = sub i4 2, i4 %zext_ln604_19" [dilithium2/poly.c:613]   --->   Operation 1335 'sub' 'sub_ln613_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln613_9 = sext i4 %sub_ln613_9" [dilithium2/poly.c:613]   --->   Operation 1336 'sext' 'sext_ln613_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1337 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_9, i10 %r_addr_332" [dilithium2/poly.c:613]   --->   Operation 1337 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1338 [1/2] (2.77ns)   --->   "%sk_load_468 = load i12 %sk_addr_468" [dilithium2/poly.c:601]   --->   Operation 1338 'load' 'sk_load_468' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_40 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln601_49 = trunc i8 %sk_load_468" [dilithium2/poly.c:601]   --->   Operation 1339 'trunc' 'trunc_ln601_49' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln602_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_468, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1340 'partselect' 'trunc_ln602_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln603_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_468, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1341 'partselect' 'trunc_ln603_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_468, i32 7" [dilithium2/poly.c:604]   --->   Operation 1342 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1343 [1/2] (2.77ns)   --->   "%sk_load_469 = load i12 %sk_addr_469" [dilithium2/poly.c:604]   --->   Operation 1343 'load' 'sk_load_469' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_40 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln604_25 = trunc i8 %sk_load_469" [dilithium2/poly.c:604]   --->   Operation 1344 'trunc' 'trunc_ln604_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln605_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_469, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1345 'partselect' 'trunc_ln605_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln606_24 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_469, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1346 'partselect' 'trunc_ln606_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1347 [1/1] (1.74ns)   --->   "%add_ln599_25 = add i10 %a_read, i10 78" [dilithium2/poly.c:599]   --->   Operation 1347 'add' 'add_ln599_25' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln599_51 = zext i10 %add_ln599_25" [dilithium2/poly.c:599]   --->   Operation 1348 'zext' 'zext_ln599_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1349 [1/1] (0.00ns)   --->   "%sk_addr_26 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_51" [dilithium2/poly.c:599]   --->   Operation 1349 'getelementptr' 'sk_addr_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1350 [2/2] (2.77ns)   --->   "%sk_load_26 = load i12 %sk_addr_26" [dilithium2/poly.c:599]   --->   Operation 1350 'load' 'sk_load_26' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_40 : Operation 1351 [1/1] (1.74ns)   --->   "%add_ln601_26 = add i10 %a_read, i10 79" [dilithium2/poly.c:601]   --->   Operation 1351 'add' 'add_ln601_26' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln601_52 = zext i10 %add_ln601_26" [dilithium2/poly.c:601]   --->   Operation 1352 'zext' 'zext_ln601_52' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1353 [1/1] (0.00ns)   --->   "%sk_addr_470 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_52" [dilithium2/poly.c:601]   --->   Operation 1353 'getelementptr' 'sk_addr_470' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1354 [2/2] (2.77ns)   --->   "%sk_load_470 = load i12 %sk_addr_470" [dilithium2/poly.c:601]   --->   Operation 1354 'load' 'sk_load_470' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 41 <SV = 40> <Delay = 4.52>
ST_41 : Operation 1355 [1/1] (0.00ns)   --->   "%or_ln605_9 = or i10 %tmp, i10 78" [dilithium2/poly.c:605]   --->   Operation 1355 'or' 'or_ln605_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln605_41 = zext i10 %or_ln605_9" [dilithium2/poly.c:605]   --->   Operation 1356 'zext' 'zext_ln605_41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1357 [1/1] (0.00ns)   --->   "%r_addr_333 = getelementptr i32 %r, i64 0, i64 %zext_ln605_41" [dilithium2/poly.c:605]   --->   Operation 1357 'getelementptr' 'r_addr_333' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1358 [1/1] (0.00ns)   --->   "%or_ln606_9 = or i10 %tmp, i10 79" [dilithium2/poly.c:606]   --->   Operation 1358 'or' 'or_ln606_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln606_41 = zext i10 %or_ln606_9" [dilithium2/poly.c:606]   --->   Operation 1359 'zext' 'zext_ln606_41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1360 [1/1] (0.00ns)   --->   "%r_addr_334 = getelementptr i32 %r, i64 0, i64 %zext_ln606_41" [dilithium2/poly.c:606]   --->   Operation 1360 'getelementptr' 'r_addr_334' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln605_9 = zext i3 %trunc_ln605_9" [dilithium2/poly.c:605]   --->   Operation 1361 'zext' 'zext_ln605_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln606_9 = zext i3 %trunc_ln606_9" [dilithium2/poly.c:606]   --->   Operation 1362 'zext' 'zext_ln606_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1363 [1/1] (1.34ns)   --->   "%sub_ln614_9 = sub i4 2, i4 %zext_ln605_9" [dilithium2/poly.c:614]   --->   Operation 1363 'sub' 'sub_ln614_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln614_9 = sext i4 %sub_ln614_9" [dilithium2/poly.c:614]   --->   Operation 1364 'sext' 'sext_ln614_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1365 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_9, i10 %r_addr_333" [dilithium2/poly.c:614]   --->   Operation 1365 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1366 [1/1] (1.34ns)   --->   "%sub_ln615_9 = sub i4 2, i4 %zext_ln606_9" [dilithium2/poly.c:615]   --->   Operation 1366 'sub' 'sub_ln615_9' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln615_9 = sext i4 %sub_ln615_9" [dilithium2/poly.c:615]   --->   Operation 1367 'sext' 'sext_ln615_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1368 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_9, i10 %r_addr_334" [dilithium2/poly.c:615]   --->   Operation 1368 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1369 [1/2] (2.77ns)   --->   "%sk_load_26 = load i12 %sk_addr_26" [dilithium2/poly.c:599]   --->   Operation 1369 'load' 'sk_load_26' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln599_26 = trunc i8 %sk_load_26" [dilithium2/poly.c:599]   --->   Operation 1370 'trunc' 'trunc_ln599_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln600_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_26, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1371 'partselect' 'trunc_ln600_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln601_50 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_26, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1372 'partselect' 'trunc_ln601_50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1373 [1/2] (2.77ns)   --->   "%sk_load_470 = load i12 %sk_addr_470" [dilithium2/poly.c:601]   --->   Operation 1373 'load' 'sk_load_470' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1374 [1/1] (0.00ns)   --->   "%trunc_ln601_51 = trunc i8 %sk_load_470" [dilithium2/poly.c:601]   --->   Operation 1374 'trunc' 'trunc_ln601_51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln602_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_470, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1375 'partselect' 'trunc_ln602_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln603_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_470, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1376 'partselect' 'trunc_ln603_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_470, i32 7" [dilithium2/poly.c:604]   --->   Operation 1377 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1378 [1/1] (1.74ns)   --->   "%add_ln604_26 = add i10 %a_read, i10 80" [dilithium2/poly.c:604]   --->   Operation 1378 'add' 'add_ln604_26' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln604_52 = zext i10 %add_ln604_26" [dilithium2/poly.c:604]   --->   Operation 1379 'zext' 'zext_ln604_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1380 [1/1] (0.00ns)   --->   "%sk_addr_471 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_52" [dilithium2/poly.c:604]   --->   Operation 1380 'getelementptr' 'sk_addr_471' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1381 [2/2] (2.77ns)   --->   "%sk_load_471 = load i12 %sk_addr_471" [dilithium2/poly.c:604]   --->   Operation 1381 'load' 'sk_load_471' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_41 : Operation 1382 [1/1] (1.74ns)   --->   "%add_ln599_26 = add i10 %a_read, i10 81" [dilithium2/poly.c:599]   --->   Operation 1382 'add' 'add_ln599_26' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln599_53 = zext i10 %add_ln599_26" [dilithium2/poly.c:599]   --->   Operation 1383 'zext' 'zext_ln599_53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1384 [1/1] (0.00ns)   --->   "%sk_addr_27 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_53" [dilithium2/poly.c:599]   --->   Operation 1384 'getelementptr' 'sk_addr_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1385 [2/2] (2.77ns)   --->   "%sk_load_27 = load i12 %sk_addr_27" [dilithium2/poly.c:599]   --->   Operation 1385 'load' 'sk_load_27' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 42 <SV = 41> <Delay = 4.52>
ST_42 : Operation 1386 [1/1] (0.00ns)   --->   "%or_ln599_9 = or i10 %tmp, i10 80" [dilithium2/poly.c:599]   --->   Operation 1386 'or' 'or_ln599_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln599_73 = zext i10 %or_ln599_9" [dilithium2/poly.c:599]   --->   Operation 1387 'zext' 'zext_ln599_73' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1388 [1/1] (0.00ns)   --->   "%r_addr_335 = getelementptr i32 %r, i64 0, i64 %zext_ln599_73" [dilithium2/poly.c:599]   --->   Operation 1388 'getelementptr' 'r_addr_335' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1389 [1/1] (0.00ns)   --->   "%or_ln600_10 = or i10 %tmp, i10 81" [dilithium2/poly.c:600]   --->   Operation 1389 'or' 'or_ln600_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln600_42 = zext i10 %or_ln600_10" [dilithium2/poly.c:600]   --->   Operation 1390 'zext' 'zext_ln600_42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1391 [1/1] (0.00ns)   --->   "%r_addr_336 = getelementptr i32 %r, i64 0, i64 %zext_ln600_42" [dilithium2/poly.c:600]   --->   Operation 1391 'getelementptr' 'r_addr_336' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln599_20 = zext i3 %trunc_ln599_10" [dilithium2/poly.c:599]   --->   Operation 1392 'zext' 'zext_ln599_20' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln600_10 = zext i3 %trunc_ln600_10" [dilithium2/poly.c:600]   --->   Operation 1393 'zext' 'zext_ln600_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1394 [1/1] (1.34ns)   --->   "%sub_ln608_10 = sub i4 2, i4 %zext_ln599_20" [dilithium2/poly.c:608]   --->   Operation 1394 'sub' 'sub_ln608_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln608_10 = sext i4 %sub_ln608_10" [dilithium2/poly.c:608]   --->   Operation 1395 'sext' 'sext_ln608_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1396 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_10, i10 %r_addr_335" [dilithium2/poly.c:608]   --->   Operation 1396 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1397 [1/1] (1.34ns)   --->   "%sub_ln609_10 = sub i4 2, i4 %zext_ln600_10" [dilithium2/poly.c:609]   --->   Operation 1397 'sub' 'sub_ln609_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln609_10 = sext i4 %sub_ln609_10" [dilithium2/poly.c:609]   --->   Operation 1398 'sext' 'sext_ln609_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1399 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_10, i10 %r_addr_336" [dilithium2/poly.c:609]   --->   Operation 1399 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1400 [1/2] (2.77ns)   --->   "%sk_load_471 = load i12 %sk_addr_471" [dilithium2/poly.c:604]   --->   Operation 1400 'load' 'sk_load_471' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln604_26 = trunc i8 %sk_load_471" [dilithium2/poly.c:604]   --->   Operation 1401 'trunc' 'trunc_ln604_26' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln605_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_471, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1402 'partselect' 'trunc_ln605_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln606_25 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_471, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1403 'partselect' 'trunc_ln606_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1404 [1/2] (2.77ns)   --->   "%sk_load_27 = load i12 %sk_addr_27" [dilithium2/poly.c:599]   --->   Operation 1404 'load' 'sk_load_27' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln599_27 = trunc i8 %sk_load_27" [dilithium2/poly.c:599]   --->   Operation 1405 'trunc' 'trunc_ln599_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln600_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_27, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1406 'partselect' 'trunc_ln600_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln601_52 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_27, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1407 'partselect' 'trunc_ln601_52' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1408 [1/1] (1.74ns)   --->   "%add_ln601_27 = add i10 %a_read, i10 82" [dilithium2/poly.c:601]   --->   Operation 1408 'add' 'add_ln601_27' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln601_54 = zext i10 %add_ln601_27" [dilithium2/poly.c:601]   --->   Operation 1409 'zext' 'zext_ln601_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1410 [1/1] (0.00ns)   --->   "%sk_addr_472 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_54" [dilithium2/poly.c:601]   --->   Operation 1410 'getelementptr' 'sk_addr_472' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1411 [2/2] (2.77ns)   --->   "%sk_load_472 = load i12 %sk_addr_472" [dilithium2/poly.c:601]   --->   Operation 1411 'load' 'sk_load_472' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_42 : Operation 1412 [1/1] (1.74ns)   --->   "%add_ln604_27 = add i10 %a_read, i10 83" [dilithium2/poly.c:604]   --->   Operation 1412 'add' 'add_ln604_27' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln604_54 = zext i10 %add_ln604_27" [dilithium2/poly.c:604]   --->   Operation 1413 'zext' 'zext_ln604_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1414 [1/1] (0.00ns)   --->   "%sk_addr_473 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_54" [dilithium2/poly.c:604]   --->   Operation 1414 'getelementptr' 'sk_addr_473' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1415 [2/2] (2.77ns)   --->   "%sk_load_473 = load i12 %sk_addr_473" [dilithium2/poly.c:604]   --->   Operation 1415 'load' 'sk_load_473' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 43 <SV = 42> <Delay = 4.52>
ST_43 : Operation 1416 [1/1] (0.00ns)   --->   "%or_ln601_40 = or i10 %tmp, i10 82" [dilithium2/poly.c:601]   --->   Operation 1416 'or' 'or_ln601_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln601_74 = zext i10 %or_ln601_40" [dilithium2/poly.c:601]   --->   Operation 1417 'zext' 'zext_ln601_74' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1418 [1/1] (0.00ns)   --->   "%r_addr_337 = getelementptr i32 %r, i64 0, i64 %zext_ln601_74" [dilithium2/poly.c:601]   --->   Operation 1418 'getelementptr' 'r_addr_337' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1419 [1/1] (0.00ns)   --->   "%or_ln602_10 = or i10 %tmp, i10 83" [dilithium2/poly.c:602]   --->   Operation 1419 'or' 'or_ln602_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln602_42 = zext i10 %or_ln602_10" [dilithium2/poly.c:602]   --->   Operation 1420 'zext' 'zext_ln602_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1421 [1/1] (0.00ns)   --->   "%r_addr_338 = getelementptr i32 %r, i64 0, i64 %zext_ln602_42" [dilithium2/poly.c:602]   --->   Operation 1421 'getelementptr' 'r_addr_338' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1422 [1/1] (0.00ns)   --->   "%or_ln601_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_19, i2 %trunc_ln601_18" [dilithium2/poly.c:601]   --->   Operation 1422 'bitconcatenate' 'or_ln601_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln601_21 = zext i3 %or_ln601_s" [dilithium2/poly.c:601]   --->   Operation 1423 'zext' 'zext_ln601_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln602_10 = zext i3 %trunc_ln602_s" [dilithium2/poly.c:602]   --->   Operation 1424 'zext' 'zext_ln602_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1425 [1/1] (1.34ns)   --->   "%sub_ln610_10 = sub i4 2, i4 %zext_ln601_21" [dilithium2/poly.c:610]   --->   Operation 1425 'sub' 'sub_ln610_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln610_10 = sext i4 %sub_ln610_10" [dilithium2/poly.c:610]   --->   Operation 1426 'sext' 'sext_ln610_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1427 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_10, i10 %r_addr_337" [dilithium2/poly.c:610]   --->   Operation 1427 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1428 [1/1] (1.34ns)   --->   "%sub_ln611_10 = sub i4 2, i4 %zext_ln602_10" [dilithium2/poly.c:611]   --->   Operation 1428 'sub' 'sub_ln611_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln611_10 = sext i4 %sub_ln611_10" [dilithium2/poly.c:611]   --->   Operation 1429 'sext' 'sext_ln611_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1430 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_10, i10 %r_addr_338" [dilithium2/poly.c:611]   --->   Operation 1430 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1431 [1/2] (2.77ns)   --->   "%sk_load_472 = load i12 %sk_addr_472" [dilithium2/poly.c:601]   --->   Operation 1431 'load' 'sk_load_472' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln601_53 = trunc i8 %sk_load_472" [dilithium2/poly.c:601]   --->   Operation 1432 'trunc' 'trunc_ln601_53' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln602_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_472, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1433 'partselect' 'trunc_ln602_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln603_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_472, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1434 'partselect' 'trunc_ln603_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_472, i32 7" [dilithium2/poly.c:604]   --->   Operation 1435 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1436 [1/2] (2.77ns)   --->   "%sk_load_473 = load i12 %sk_addr_473" [dilithium2/poly.c:604]   --->   Operation 1436 'load' 'sk_load_473' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1437 [1/1] (0.00ns)   --->   "%trunc_ln604_27 = trunc i8 %sk_load_473" [dilithium2/poly.c:604]   --->   Operation 1437 'trunc' 'trunc_ln604_27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln605_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_473, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1438 'partselect' 'trunc_ln605_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln606_26 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_473, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1439 'partselect' 'trunc_ln606_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1440 [1/1] (1.74ns)   --->   "%add_ln599_27 = add i10 %a_read, i10 84" [dilithium2/poly.c:599]   --->   Operation 1440 'add' 'add_ln599_27' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln599_55 = zext i10 %add_ln599_27" [dilithium2/poly.c:599]   --->   Operation 1441 'zext' 'zext_ln599_55' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1442 [1/1] (0.00ns)   --->   "%sk_addr_28 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_55" [dilithium2/poly.c:599]   --->   Operation 1442 'getelementptr' 'sk_addr_28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1443 [2/2] (2.77ns)   --->   "%sk_load_28 = load i12 %sk_addr_28" [dilithium2/poly.c:599]   --->   Operation 1443 'load' 'sk_load_28' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_43 : Operation 1444 [1/1] (1.74ns)   --->   "%add_ln601_28 = add i10 %a_read, i10 85" [dilithium2/poly.c:601]   --->   Operation 1444 'add' 'add_ln601_28' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln601_56 = zext i10 %add_ln601_28" [dilithium2/poly.c:601]   --->   Operation 1445 'zext' 'zext_ln601_56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1446 [1/1] (0.00ns)   --->   "%sk_addr_474 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_56" [dilithium2/poly.c:601]   --->   Operation 1446 'getelementptr' 'sk_addr_474' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1447 [2/2] (2.77ns)   --->   "%sk_load_474 = load i12 %sk_addr_474" [dilithium2/poly.c:601]   --->   Operation 1447 'load' 'sk_load_474' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 44 <SV = 43> <Delay = 4.52>
ST_44 : Operation 1448 [1/1] (0.00ns)   --->   "%or_ln603_10 = or i10 %tmp, i10 84" [dilithium2/poly.c:603]   --->   Operation 1448 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln603_42 = zext i10 %or_ln603_10" [dilithium2/poly.c:603]   --->   Operation 1449 'zext' 'zext_ln603_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1450 [1/1] (0.00ns)   --->   "%r_addr_339 = getelementptr i32 %r, i64 0, i64 %zext_ln603_42" [dilithium2/poly.c:603]   --->   Operation 1450 'getelementptr' 'r_addr_339' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1451 [1/1] (0.00ns)   --->   "%or_ln604_40 = or i10 %tmp, i10 85" [dilithium2/poly.c:604]   --->   Operation 1451 'or' 'or_ln604_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln604_74 = zext i10 %or_ln604_40" [dilithium2/poly.c:604]   --->   Operation 1452 'zext' 'zext_ln604_74' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1453 [1/1] (0.00ns)   --->   "%r_addr_340 = getelementptr i32 %r, i64 0, i64 %zext_ln604_74" [dilithium2/poly.c:604]   --->   Operation 1453 'getelementptr' 'r_addr_340' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln603_10 = zext i3 %trunc_ln603_s" [dilithium2/poly.c:603]   --->   Operation 1454 'zext' 'zext_ln603_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1455 [1/1] (0.00ns)   --->   "%or_ln604_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_10, i1 %tmp_399" [dilithium2/poly.c:604]   --->   Operation 1455 'bitconcatenate' 'or_ln604_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln604_21 = zext i3 %or_ln604_s" [dilithium2/poly.c:604]   --->   Operation 1456 'zext' 'zext_ln604_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1457 [1/1] (1.34ns)   --->   "%sub_ln612_10 = sub i4 2, i4 %zext_ln603_10" [dilithium2/poly.c:612]   --->   Operation 1457 'sub' 'sub_ln612_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln612_10 = sext i4 %sub_ln612_10" [dilithium2/poly.c:612]   --->   Operation 1458 'sext' 'sext_ln612_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1459 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_10, i10 %r_addr_339" [dilithium2/poly.c:612]   --->   Operation 1459 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1460 [1/1] (1.34ns)   --->   "%sub_ln613_10 = sub i4 2, i4 %zext_ln604_21" [dilithium2/poly.c:613]   --->   Operation 1460 'sub' 'sub_ln613_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln613_10 = sext i4 %sub_ln613_10" [dilithium2/poly.c:613]   --->   Operation 1461 'sext' 'sext_ln613_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1462 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_10, i10 %r_addr_340" [dilithium2/poly.c:613]   --->   Operation 1462 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1463 [1/2] (2.77ns)   --->   "%sk_load_28 = load i12 %sk_addr_28" [dilithium2/poly.c:599]   --->   Operation 1463 'load' 'sk_load_28' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln599_28 = trunc i8 %sk_load_28" [dilithium2/poly.c:599]   --->   Operation 1464 'trunc' 'trunc_ln599_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln600_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_28, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1465 'partselect' 'trunc_ln600_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln601_54 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_28, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1466 'partselect' 'trunc_ln601_54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1467 [1/2] (2.77ns)   --->   "%sk_load_474 = load i12 %sk_addr_474" [dilithium2/poly.c:601]   --->   Operation 1467 'load' 'sk_load_474' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln601_55 = trunc i8 %sk_load_474" [dilithium2/poly.c:601]   --->   Operation 1468 'trunc' 'trunc_ln601_55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln602_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_474, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1469 'partselect' 'trunc_ln602_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln603_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_474, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1470 'partselect' 'trunc_ln603_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_474, i32 7" [dilithium2/poly.c:604]   --->   Operation 1471 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1472 [1/1] (1.74ns)   --->   "%add_ln604_28 = add i10 %a_read, i10 86" [dilithium2/poly.c:604]   --->   Operation 1472 'add' 'add_ln604_28' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln604_56 = zext i10 %add_ln604_28" [dilithium2/poly.c:604]   --->   Operation 1473 'zext' 'zext_ln604_56' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1474 [1/1] (0.00ns)   --->   "%sk_addr_475 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_56" [dilithium2/poly.c:604]   --->   Operation 1474 'getelementptr' 'sk_addr_475' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1475 [2/2] (2.77ns)   --->   "%sk_load_475 = load i12 %sk_addr_475" [dilithium2/poly.c:604]   --->   Operation 1475 'load' 'sk_load_475' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_44 : Operation 1476 [1/1] (1.74ns)   --->   "%add_ln599_28 = add i10 %a_read, i10 87" [dilithium2/poly.c:599]   --->   Operation 1476 'add' 'add_ln599_28' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln599_57 = zext i10 %add_ln599_28" [dilithium2/poly.c:599]   --->   Operation 1477 'zext' 'zext_ln599_57' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1478 [1/1] (0.00ns)   --->   "%sk_addr_29 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_57" [dilithium2/poly.c:599]   --->   Operation 1478 'getelementptr' 'sk_addr_29' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1479 [2/2] (2.77ns)   --->   "%sk_load_29 = load i12 %sk_addr_29" [dilithium2/poly.c:599]   --->   Operation 1479 'load' 'sk_load_29' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 45 <SV = 44> <Delay = 4.52>
ST_45 : Operation 1480 [1/1] (0.00ns)   --->   "%or_ln605_10 = or i10 %tmp, i10 86" [dilithium2/poly.c:605]   --->   Operation 1480 'or' 'or_ln605_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln605_42 = zext i10 %or_ln605_10" [dilithium2/poly.c:605]   --->   Operation 1481 'zext' 'zext_ln605_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1482 [1/1] (0.00ns)   --->   "%r_addr_341 = getelementptr i32 %r, i64 0, i64 %zext_ln605_42" [dilithium2/poly.c:605]   --->   Operation 1482 'getelementptr' 'r_addr_341' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1483 [1/1] (0.00ns)   --->   "%or_ln606_10 = or i10 %tmp, i10 87" [dilithium2/poly.c:606]   --->   Operation 1483 'or' 'or_ln606_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln606_42 = zext i10 %or_ln606_10" [dilithium2/poly.c:606]   --->   Operation 1484 'zext' 'zext_ln606_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1485 [1/1] (0.00ns)   --->   "%r_addr_342 = getelementptr i32 %r, i64 0, i64 %zext_ln606_42" [dilithium2/poly.c:606]   --->   Operation 1485 'getelementptr' 'r_addr_342' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln605_10 = zext i3 %trunc_ln605_s" [dilithium2/poly.c:605]   --->   Operation 1486 'zext' 'zext_ln605_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln606_10 = zext i3 %trunc_ln606_s" [dilithium2/poly.c:606]   --->   Operation 1487 'zext' 'zext_ln606_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1488 [1/1] (1.34ns)   --->   "%sub_ln614_10 = sub i4 2, i4 %zext_ln605_10" [dilithium2/poly.c:614]   --->   Operation 1488 'sub' 'sub_ln614_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln614_10 = sext i4 %sub_ln614_10" [dilithium2/poly.c:614]   --->   Operation 1489 'sext' 'sext_ln614_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1490 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_10, i10 %r_addr_341" [dilithium2/poly.c:614]   --->   Operation 1490 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1491 [1/1] (1.34ns)   --->   "%sub_ln615_10 = sub i4 2, i4 %zext_ln606_10" [dilithium2/poly.c:615]   --->   Operation 1491 'sub' 'sub_ln615_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln615_10 = sext i4 %sub_ln615_10" [dilithium2/poly.c:615]   --->   Operation 1492 'sext' 'sext_ln615_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1493 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_10, i10 %r_addr_342" [dilithium2/poly.c:615]   --->   Operation 1493 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1494 [1/2] (2.77ns)   --->   "%sk_load_475 = load i12 %sk_addr_475" [dilithium2/poly.c:604]   --->   Operation 1494 'load' 'sk_load_475' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln604_28 = trunc i8 %sk_load_475" [dilithium2/poly.c:604]   --->   Operation 1495 'trunc' 'trunc_ln604_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln605_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_475, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1496 'partselect' 'trunc_ln605_27' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln606_27 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_475, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1497 'partselect' 'trunc_ln606_27' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1498 [1/2] (2.77ns)   --->   "%sk_load_29 = load i12 %sk_addr_29" [dilithium2/poly.c:599]   --->   Operation 1498 'load' 'sk_load_29' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln599_29 = trunc i8 %sk_load_29" [dilithium2/poly.c:599]   --->   Operation 1499 'trunc' 'trunc_ln599_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln600_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_29, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1500 'partselect' 'trunc_ln600_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln601_56 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_29, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1501 'partselect' 'trunc_ln601_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1502 [1/1] (1.74ns)   --->   "%add_ln601_29 = add i10 %a_read, i10 88" [dilithium2/poly.c:601]   --->   Operation 1502 'add' 'add_ln601_29' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln601_58 = zext i10 %add_ln601_29" [dilithium2/poly.c:601]   --->   Operation 1503 'zext' 'zext_ln601_58' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1504 [1/1] (0.00ns)   --->   "%sk_addr_476 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_58" [dilithium2/poly.c:601]   --->   Operation 1504 'getelementptr' 'sk_addr_476' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1505 [2/2] (2.77ns)   --->   "%sk_load_476 = load i12 %sk_addr_476" [dilithium2/poly.c:601]   --->   Operation 1505 'load' 'sk_load_476' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_45 : Operation 1506 [1/1] (1.74ns)   --->   "%add_ln604_29 = add i10 %a_read, i10 89" [dilithium2/poly.c:604]   --->   Operation 1506 'add' 'add_ln604_29' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln604_58 = zext i10 %add_ln604_29" [dilithium2/poly.c:604]   --->   Operation 1507 'zext' 'zext_ln604_58' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1508 [1/1] (0.00ns)   --->   "%sk_addr_477 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_58" [dilithium2/poly.c:604]   --->   Operation 1508 'getelementptr' 'sk_addr_477' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1509 [2/2] (2.77ns)   --->   "%sk_load_477 = load i12 %sk_addr_477" [dilithium2/poly.c:604]   --->   Operation 1509 'load' 'sk_load_477' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 46 <SV = 45> <Delay = 4.52>
ST_46 : Operation 1510 [1/1] (0.00ns)   --->   "%or_ln599_10 = or i10 %tmp, i10 88" [dilithium2/poly.c:599]   --->   Operation 1510 'or' 'or_ln599_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln599_74 = zext i10 %or_ln599_10" [dilithium2/poly.c:599]   --->   Operation 1511 'zext' 'zext_ln599_74' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1512 [1/1] (0.00ns)   --->   "%r_addr_343 = getelementptr i32 %r, i64 0, i64 %zext_ln599_74" [dilithium2/poly.c:599]   --->   Operation 1512 'getelementptr' 'r_addr_343' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1513 [1/1] (0.00ns)   --->   "%or_ln600_11 = or i10 %tmp, i10 89" [dilithium2/poly.c:600]   --->   Operation 1513 'or' 'or_ln600_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln600_43 = zext i10 %or_ln600_11" [dilithium2/poly.c:600]   --->   Operation 1514 'zext' 'zext_ln600_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1515 [1/1] (0.00ns)   --->   "%r_addr_344 = getelementptr i32 %r, i64 0, i64 %zext_ln600_43" [dilithium2/poly.c:600]   --->   Operation 1515 'getelementptr' 'r_addr_344' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln599_22 = zext i3 %trunc_ln599_11" [dilithium2/poly.c:599]   --->   Operation 1516 'zext' 'zext_ln599_22' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln600_11 = zext i3 %trunc_ln600_11" [dilithium2/poly.c:600]   --->   Operation 1517 'zext' 'zext_ln600_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1518 [1/1] (1.34ns)   --->   "%sub_ln608_11 = sub i4 2, i4 %zext_ln599_22" [dilithium2/poly.c:608]   --->   Operation 1518 'sub' 'sub_ln608_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln608_11 = sext i4 %sub_ln608_11" [dilithium2/poly.c:608]   --->   Operation 1519 'sext' 'sext_ln608_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1520 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_11, i10 %r_addr_343" [dilithium2/poly.c:608]   --->   Operation 1520 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1521 [1/1] (1.34ns)   --->   "%sub_ln609_11 = sub i4 2, i4 %zext_ln600_11" [dilithium2/poly.c:609]   --->   Operation 1521 'sub' 'sub_ln609_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln609_11 = sext i4 %sub_ln609_11" [dilithium2/poly.c:609]   --->   Operation 1522 'sext' 'sext_ln609_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1523 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_11, i10 %r_addr_344" [dilithium2/poly.c:609]   --->   Operation 1523 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1524 [1/2] (2.77ns)   --->   "%sk_load_476 = load i12 %sk_addr_476" [dilithium2/poly.c:601]   --->   Operation 1524 'load' 'sk_load_476' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_46 : Operation 1525 [1/1] (0.00ns)   --->   "%trunc_ln601_57 = trunc i8 %sk_load_476" [dilithium2/poly.c:601]   --->   Operation 1525 'trunc' 'trunc_ln601_57' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln602_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_476, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1526 'partselect' 'trunc_ln602_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln603_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_476, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1527 'partselect' 'trunc_ln603_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_476, i32 7" [dilithium2/poly.c:604]   --->   Operation 1528 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1529 [1/2] (2.77ns)   --->   "%sk_load_477 = load i12 %sk_addr_477" [dilithium2/poly.c:604]   --->   Operation 1529 'load' 'sk_load_477' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_46 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln604_29 = trunc i8 %sk_load_477" [dilithium2/poly.c:604]   --->   Operation 1530 'trunc' 'trunc_ln604_29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln605_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_477, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1531 'partselect' 'trunc_ln605_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln606_28 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_477, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1532 'partselect' 'trunc_ln606_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1533 [1/1] (1.74ns)   --->   "%add_ln599_29 = add i10 %a_read, i10 90" [dilithium2/poly.c:599]   --->   Operation 1533 'add' 'add_ln599_29' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln599_59 = zext i10 %add_ln599_29" [dilithium2/poly.c:599]   --->   Operation 1534 'zext' 'zext_ln599_59' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1535 [1/1] (0.00ns)   --->   "%sk_addr_30 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_59" [dilithium2/poly.c:599]   --->   Operation 1535 'getelementptr' 'sk_addr_30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1536 [2/2] (2.77ns)   --->   "%sk_load_30 = load i12 %sk_addr_30" [dilithium2/poly.c:599]   --->   Operation 1536 'load' 'sk_load_30' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_46 : Operation 1537 [1/1] (1.74ns)   --->   "%add_ln601_30 = add i10 %a_read, i10 91" [dilithium2/poly.c:601]   --->   Operation 1537 'add' 'add_ln601_30' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln601_60 = zext i10 %add_ln601_30" [dilithium2/poly.c:601]   --->   Operation 1538 'zext' 'zext_ln601_60' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1539 [1/1] (0.00ns)   --->   "%sk_addr_478 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_60" [dilithium2/poly.c:601]   --->   Operation 1539 'getelementptr' 'sk_addr_478' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1540 [2/2] (2.77ns)   --->   "%sk_load_478 = load i12 %sk_addr_478" [dilithium2/poly.c:601]   --->   Operation 1540 'load' 'sk_load_478' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 47 <SV = 46> <Delay = 4.52>
ST_47 : Operation 1541 [1/1] (0.00ns)   --->   "%or_ln601_41 = or i10 %tmp, i10 90" [dilithium2/poly.c:601]   --->   Operation 1541 'or' 'or_ln601_41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln601_75 = zext i10 %or_ln601_41" [dilithium2/poly.c:601]   --->   Operation 1542 'zext' 'zext_ln601_75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1543 [1/1] (0.00ns)   --->   "%r_addr_345 = getelementptr i32 %r, i64 0, i64 %zext_ln601_75" [dilithium2/poly.c:601]   --->   Operation 1543 'getelementptr' 'r_addr_345' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1544 [1/1] (0.00ns)   --->   "%or_ln602_11 = or i10 %tmp, i10 91" [dilithium2/poly.c:602]   --->   Operation 1544 'or' 'or_ln602_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln602_43 = zext i10 %or_ln602_11" [dilithium2/poly.c:602]   --->   Operation 1545 'zext' 'zext_ln602_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1546 [1/1] (0.00ns)   --->   "%r_addr_346 = getelementptr i32 %r, i64 0, i64 %zext_ln602_43" [dilithium2/poly.c:602]   --->   Operation 1546 'getelementptr' 'r_addr_346' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1547 [1/1] (0.00ns)   --->   "%or_ln601_10 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_21, i2 %trunc_ln601_20" [dilithium2/poly.c:601]   --->   Operation 1547 'bitconcatenate' 'or_ln601_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln601_23 = zext i3 %or_ln601_10" [dilithium2/poly.c:601]   --->   Operation 1548 'zext' 'zext_ln601_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln602_11 = zext i3 %trunc_ln602_10" [dilithium2/poly.c:602]   --->   Operation 1549 'zext' 'zext_ln602_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1550 [1/1] (1.34ns)   --->   "%sub_ln610_11 = sub i4 2, i4 %zext_ln601_23" [dilithium2/poly.c:610]   --->   Operation 1550 'sub' 'sub_ln610_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln610_11 = sext i4 %sub_ln610_11" [dilithium2/poly.c:610]   --->   Operation 1551 'sext' 'sext_ln610_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1552 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_11, i10 %r_addr_345" [dilithium2/poly.c:610]   --->   Operation 1552 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1553 [1/1] (1.34ns)   --->   "%sub_ln611_11 = sub i4 2, i4 %zext_ln602_11" [dilithium2/poly.c:611]   --->   Operation 1553 'sub' 'sub_ln611_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln611_11 = sext i4 %sub_ln611_11" [dilithium2/poly.c:611]   --->   Operation 1554 'sext' 'sext_ln611_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1555 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_11, i10 %r_addr_346" [dilithium2/poly.c:611]   --->   Operation 1555 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1556 [1/2] (2.77ns)   --->   "%sk_load_30 = load i12 %sk_addr_30" [dilithium2/poly.c:599]   --->   Operation 1556 'load' 'sk_load_30' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_47 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln599_30 = trunc i8 %sk_load_30" [dilithium2/poly.c:599]   --->   Operation 1557 'trunc' 'trunc_ln599_30' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln600_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_30, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1558 'partselect' 'trunc_ln600_30' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln601_58 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_30, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1559 'partselect' 'trunc_ln601_58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1560 [1/2] (2.77ns)   --->   "%sk_load_478 = load i12 %sk_addr_478" [dilithium2/poly.c:601]   --->   Operation 1560 'load' 'sk_load_478' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_47 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln601_59 = trunc i8 %sk_load_478" [dilithium2/poly.c:601]   --->   Operation 1561 'trunc' 'trunc_ln601_59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln602_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_478, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1562 'partselect' 'trunc_ln602_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln603_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_478, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1563 'partselect' 'trunc_ln603_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_478, i32 7" [dilithium2/poly.c:604]   --->   Operation 1564 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1565 [1/1] (1.74ns)   --->   "%add_ln604_30 = add i10 %a_read, i10 92" [dilithium2/poly.c:604]   --->   Operation 1565 'add' 'add_ln604_30' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln604_60 = zext i10 %add_ln604_30" [dilithium2/poly.c:604]   --->   Operation 1566 'zext' 'zext_ln604_60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1567 [1/1] (0.00ns)   --->   "%sk_addr_479 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_60" [dilithium2/poly.c:604]   --->   Operation 1567 'getelementptr' 'sk_addr_479' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1568 [2/2] (2.77ns)   --->   "%sk_load_479 = load i12 %sk_addr_479" [dilithium2/poly.c:604]   --->   Operation 1568 'load' 'sk_load_479' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_47 : Operation 1569 [1/1] (1.74ns)   --->   "%add_ln599_30 = add i10 %a_read, i10 93" [dilithium2/poly.c:599]   --->   Operation 1569 'add' 'add_ln599_30' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln599_61 = zext i10 %add_ln599_30" [dilithium2/poly.c:599]   --->   Operation 1570 'zext' 'zext_ln599_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1571 [1/1] (0.00ns)   --->   "%sk_addr_31 = getelementptr i8 %sk, i64 0, i64 %zext_ln599_61" [dilithium2/poly.c:599]   --->   Operation 1571 'getelementptr' 'sk_addr_31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1572 [2/2] (2.77ns)   --->   "%sk_load_31 = load i12 %sk_addr_31" [dilithium2/poly.c:599]   --->   Operation 1572 'load' 'sk_load_31' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 48 <SV = 47> <Delay = 4.52>
ST_48 : Operation 1573 [1/1] (0.00ns)   --->   "%or_ln603_11 = or i10 %tmp, i10 92" [dilithium2/poly.c:603]   --->   Operation 1573 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln603_43 = zext i10 %or_ln603_11" [dilithium2/poly.c:603]   --->   Operation 1574 'zext' 'zext_ln603_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1575 [1/1] (0.00ns)   --->   "%r_addr_347 = getelementptr i32 %r, i64 0, i64 %zext_ln603_43" [dilithium2/poly.c:603]   --->   Operation 1575 'getelementptr' 'r_addr_347' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1576 [1/1] (0.00ns)   --->   "%or_ln604_41 = or i10 %tmp, i10 93" [dilithium2/poly.c:604]   --->   Operation 1576 'or' 'or_ln604_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln604_75 = zext i10 %or_ln604_41" [dilithium2/poly.c:604]   --->   Operation 1577 'zext' 'zext_ln604_75' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1578 [1/1] (0.00ns)   --->   "%r_addr_348 = getelementptr i32 %r, i64 0, i64 %zext_ln604_75" [dilithium2/poly.c:604]   --->   Operation 1578 'getelementptr' 'r_addr_348' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln603_11 = zext i3 %trunc_ln603_10" [dilithium2/poly.c:603]   --->   Operation 1579 'zext' 'zext_ln603_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1580 [1/1] (0.00ns)   --->   "%or_ln604_10 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_11, i1 %tmp_400" [dilithium2/poly.c:604]   --->   Operation 1580 'bitconcatenate' 'or_ln604_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln604_23 = zext i3 %or_ln604_10" [dilithium2/poly.c:604]   --->   Operation 1581 'zext' 'zext_ln604_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1582 [1/1] (1.34ns)   --->   "%sub_ln612_11 = sub i4 2, i4 %zext_ln603_11" [dilithium2/poly.c:612]   --->   Operation 1582 'sub' 'sub_ln612_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln612_11 = sext i4 %sub_ln612_11" [dilithium2/poly.c:612]   --->   Operation 1583 'sext' 'sext_ln612_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1584 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_11, i10 %r_addr_347" [dilithium2/poly.c:612]   --->   Operation 1584 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1585 [1/1] (1.34ns)   --->   "%sub_ln613_11 = sub i4 2, i4 %zext_ln604_23" [dilithium2/poly.c:613]   --->   Operation 1585 'sub' 'sub_ln613_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln613_11 = sext i4 %sub_ln613_11" [dilithium2/poly.c:613]   --->   Operation 1586 'sext' 'sext_ln613_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1587 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_11, i10 %r_addr_348" [dilithium2/poly.c:613]   --->   Operation 1587 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1588 [1/2] (2.77ns)   --->   "%sk_load_479 = load i12 %sk_addr_479" [dilithium2/poly.c:604]   --->   Operation 1588 'load' 'sk_load_479' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln604_30 = trunc i8 %sk_load_479" [dilithium2/poly.c:604]   --->   Operation 1589 'trunc' 'trunc_ln604_30' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln605_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_479, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1590 'partselect' 'trunc_ln605_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln606_29 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_479, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1591 'partselect' 'trunc_ln606_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1592 [1/2] (2.77ns)   --->   "%sk_load_31 = load i12 %sk_addr_31" [dilithium2/poly.c:599]   --->   Operation 1592 'load' 'sk_load_31' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln599_31 = trunc i8 %sk_load_31" [dilithium2/poly.c:599]   --->   Operation 1593 'trunc' 'trunc_ln599_31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln600_31 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_31, i32 3, i32 5" [dilithium2/poly.c:600]   --->   Operation 1594 'partselect' 'trunc_ln600_31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln601_60 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_31, i32 6, i32 7" [dilithium2/poly.c:601]   --->   Operation 1595 'partselect' 'trunc_ln601_60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1596 [1/1] (1.74ns)   --->   "%add_ln601_31 = add i10 %a_read, i10 94" [dilithium2/poly.c:601]   --->   Operation 1596 'add' 'add_ln601_31' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln601_62 = zext i10 %add_ln601_31" [dilithium2/poly.c:601]   --->   Operation 1597 'zext' 'zext_ln601_62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1598 [1/1] (0.00ns)   --->   "%sk_addr_480 = getelementptr i8 %sk, i64 0, i64 %zext_ln601_62" [dilithium2/poly.c:601]   --->   Operation 1598 'getelementptr' 'sk_addr_480' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1599 [2/2] (2.77ns)   --->   "%sk_load_480 = load i12 %sk_addr_480" [dilithium2/poly.c:601]   --->   Operation 1599 'load' 'sk_load_480' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_48 : Operation 1600 [1/1] (1.74ns)   --->   "%add_ln604_31 = add i10 %a_read, i10 95" [dilithium2/poly.c:604]   --->   Operation 1600 'add' 'add_ln604_31' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln604_62 = zext i10 %add_ln604_31" [dilithium2/poly.c:604]   --->   Operation 1601 'zext' 'zext_ln604_62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1602 [1/1] (0.00ns)   --->   "%sk_addr_481 = getelementptr i8 %sk, i64 0, i64 %zext_ln604_62" [dilithium2/poly.c:604]   --->   Operation 1602 'getelementptr' 'sk_addr_481' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1603 [2/2] (2.77ns)   --->   "%sk_load_481 = load i12 %sk_addr_481" [dilithium2/poly.c:604]   --->   Operation 1603 'load' 'sk_load_481' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>

State 49 <SV = 48> <Delay = 4.11>
ST_49 : Operation 1604 [1/1] (0.00ns)   --->   "%or_ln605_11 = or i10 %tmp, i10 94" [dilithium2/poly.c:605]   --->   Operation 1604 'or' 'or_ln605_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln605_43 = zext i10 %or_ln605_11" [dilithium2/poly.c:605]   --->   Operation 1605 'zext' 'zext_ln605_43' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1606 [1/1] (0.00ns)   --->   "%r_addr_349 = getelementptr i32 %r, i64 0, i64 %zext_ln605_43" [dilithium2/poly.c:605]   --->   Operation 1606 'getelementptr' 'r_addr_349' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1607 [1/1] (0.00ns)   --->   "%or_ln606_11 = or i10 %tmp, i10 95" [dilithium2/poly.c:606]   --->   Operation 1607 'or' 'or_ln606_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1608 [1/1] (0.00ns)   --->   "%zext_ln606_43 = zext i10 %or_ln606_11" [dilithium2/poly.c:606]   --->   Operation 1608 'zext' 'zext_ln606_43' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1609 [1/1] (0.00ns)   --->   "%r_addr_350 = getelementptr i32 %r, i64 0, i64 %zext_ln606_43" [dilithium2/poly.c:606]   --->   Operation 1609 'getelementptr' 'r_addr_350' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln605_11 = zext i3 %trunc_ln605_10" [dilithium2/poly.c:605]   --->   Operation 1610 'zext' 'zext_ln605_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln606_11 = zext i3 %trunc_ln606_10" [dilithium2/poly.c:606]   --->   Operation 1611 'zext' 'zext_ln606_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1612 [1/1] (1.34ns)   --->   "%sub_ln614_11 = sub i4 2, i4 %zext_ln605_11" [dilithium2/poly.c:614]   --->   Operation 1612 'sub' 'sub_ln614_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln614_11 = sext i4 %sub_ln614_11" [dilithium2/poly.c:614]   --->   Operation 1613 'sext' 'sext_ln614_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1614 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_11, i10 %r_addr_349" [dilithium2/poly.c:614]   --->   Operation 1614 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1615 [1/1] (1.34ns)   --->   "%sub_ln615_11 = sub i4 2, i4 %zext_ln606_11" [dilithium2/poly.c:615]   --->   Operation 1615 'sub' 'sub_ln615_11' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln615_11 = sext i4 %sub_ln615_11" [dilithium2/poly.c:615]   --->   Operation 1616 'sext' 'sext_ln615_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1617 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_11, i10 %r_addr_350" [dilithium2/poly.c:615]   --->   Operation 1617 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1618 [1/2] (2.77ns)   --->   "%sk_load_480 = load i12 %sk_addr_480" [dilithium2/poly.c:601]   --->   Operation 1618 'load' 'sk_load_480' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_49 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln601_61 = trunc i8 %sk_load_480" [dilithium2/poly.c:601]   --->   Operation 1619 'trunc' 'trunc_ln601_61' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln602_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_480, i32 1, i32 3" [dilithium2/poly.c:602]   --->   Operation 1620 'partselect' 'trunc_ln602_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln603_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_480, i32 4, i32 6" [dilithium2/poly.c:603]   --->   Operation 1621 'partselect' 'trunc_ln603_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_480, i32 7" [dilithium2/poly.c:604]   --->   Operation 1622 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1623 [1/2] (2.77ns)   --->   "%sk_load_481 = load i12 %sk_addr_481" [dilithium2/poly.c:604]   --->   Operation 1623 'load' 'sk_load_481' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2544> <RAM>
ST_49 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln604_31 = trunc i8 %sk_load_481" [dilithium2/poly.c:604]   --->   Operation 1624 'trunc' 'trunc_ln604_31' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln605_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_481, i32 2, i32 4" [dilithium2/poly.c:605]   --->   Operation 1625 'partselect' 'trunc_ln605_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln606_30 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_481, i32 5, i32 7" [dilithium2/poly.c:606]   --->   Operation 1626 'partselect' 'trunc_ln606_30' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 4.11>
ST_50 : Operation 1627 [1/1] (0.00ns)   --->   "%or_ln599_11 = or i10 %tmp, i10 96" [dilithium2/poly.c:599]   --->   Operation 1627 'or' 'or_ln599_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln599_75 = zext i10 %or_ln599_11" [dilithium2/poly.c:599]   --->   Operation 1628 'zext' 'zext_ln599_75' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1629 [1/1] (0.00ns)   --->   "%r_addr_351 = getelementptr i32 %r, i64 0, i64 %zext_ln599_75" [dilithium2/poly.c:599]   --->   Operation 1629 'getelementptr' 'r_addr_351' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1630 [1/1] (0.00ns)   --->   "%or_ln600_12 = or i10 %tmp, i10 97" [dilithium2/poly.c:600]   --->   Operation 1630 'or' 'or_ln600_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln600_44 = zext i10 %or_ln600_12" [dilithium2/poly.c:600]   --->   Operation 1631 'zext' 'zext_ln600_44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1632 [1/1] (0.00ns)   --->   "%r_addr_352 = getelementptr i32 %r, i64 0, i64 %zext_ln600_44" [dilithium2/poly.c:600]   --->   Operation 1632 'getelementptr' 'r_addr_352' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln599_24 = zext i3 %trunc_ln599_12" [dilithium2/poly.c:599]   --->   Operation 1633 'zext' 'zext_ln599_24' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln600_12 = zext i3 %trunc_ln600_12" [dilithium2/poly.c:600]   --->   Operation 1634 'zext' 'zext_ln600_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1635 [1/1] (1.34ns)   --->   "%sub_ln608_12 = sub i4 2, i4 %zext_ln599_24" [dilithium2/poly.c:608]   --->   Operation 1635 'sub' 'sub_ln608_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln608_12 = sext i4 %sub_ln608_12" [dilithium2/poly.c:608]   --->   Operation 1636 'sext' 'sext_ln608_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1637 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_12, i10 %r_addr_351" [dilithium2/poly.c:608]   --->   Operation 1637 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1638 [1/1] (1.34ns)   --->   "%sub_ln609_12 = sub i4 2, i4 %zext_ln600_12" [dilithium2/poly.c:609]   --->   Operation 1638 'sub' 'sub_ln609_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln609_12 = sext i4 %sub_ln609_12" [dilithium2/poly.c:609]   --->   Operation 1639 'sext' 'sext_ln609_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1640 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_12, i10 %r_addr_352" [dilithium2/poly.c:609]   --->   Operation 1640 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 50> <Delay = 4.11>
ST_51 : Operation 1641 [1/1] (0.00ns)   --->   "%or_ln601_42 = or i10 %tmp, i10 98" [dilithium2/poly.c:601]   --->   Operation 1641 'or' 'or_ln601_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln601_76 = zext i10 %or_ln601_42" [dilithium2/poly.c:601]   --->   Operation 1642 'zext' 'zext_ln601_76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1643 [1/1] (0.00ns)   --->   "%r_addr_353 = getelementptr i32 %r, i64 0, i64 %zext_ln601_76" [dilithium2/poly.c:601]   --->   Operation 1643 'getelementptr' 'r_addr_353' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1644 [1/1] (0.00ns)   --->   "%or_ln602_12 = or i10 %tmp, i10 99" [dilithium2/poly.c:602]   --->   Operation 1644 'or' 'or_ln602_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln602_44 = zext i10 %or_ln602_12" [dilithium2/poly.c:602]   --->   Operation 1645 'zext' 'zext_ln602_44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1646 [1/1] (0.00ns)   --->   "%r_addr_354 = getelementptr i32 %r, i64 0, i64 %zext_ln602_44" [dilithium2/poly.c:602]   --->   Operation 1646 'getelementptr' 'r_addr_354' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1647 [1/1] (0.00ns)   --->   "%or_ln601_11 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_23, i2 %trunc_ln601_22" [dilithium2/poly.c:601]   --->   Operation 1647 'bitconcatenate' 'or_ln601_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln601_25 = zext i3 %or_ln601_11" [dilithium2/poly.c:601]   --->   Operation 1648 'zext' 'zext_ln601_25' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln602_12 = zext i3 %trunc_ln602_11" [dilithium2/poly.c:602]   --->   Operation 1649 'zext' 'zext_ln602_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1650 [1/1] (1.34ns)   --->   "%sub_ln610_12 = sub i4 2, i4 %zext_ln601_25" [dilithium2/poly.c:610]   --->   Operation 1650 'sub' 'sub_ln610_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln610_12 = sext i4 %sub_ln610_12" [dilithium2/poly.c:610]   --->   Operation 1651 'sext' 'sext_ln610_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1652 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_12, i10 %r_addr_353" [dilithium2/poly.c:610]   --->   Operation 1652 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1653 [1/1] (1.34ns)   --->   "%sub_ln611_12 = sub i4 2, i4 %zext_ln602_12" [dilithium2/poly.c:611]   --->   Operation 1653 'sub' 'sub_ln611_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln611_12 = sext i4 %sub_ln611_12" [dilithium2/poly.c:611]   --->   Operation 1654 'sext' 'sext_ln611_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1655 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_12, i10 %r_addr_354" [dilithium2/poly.c:611]   --->   Operation 1655 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 51> <Delay = 4.11>
ST_52 : Operation 1656 [1/1] (0.00ns)   --->   "%or_ln603_12 = or i10 %tmp, i10 100" [dilithium2/poly.c:603]   --->   Operation 1656 'or' 'or_ln603_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln603_44 = zext i10 %or_ln603_12" [dilithium2/poly.c:603]   --->   Operation 1657 'zext' 'zext_ln603_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1658 [1/1] (0.00ns)   --->   "%r_addr_355 = getelementptr i32 %r, i64 0, i64 %zext_ln603_44" [dilithium2/poly.c:603]   --->   Operation 1658 'getelementptr' 'r_addr_355' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1659 [1/1] (0.00ns)   --->   "%or_ln604_42 = or i10 %tmp, i10 101" [dilithium2/poly.c:604]   --->   Operation 1659 'or' 'or_ln604_42' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln604_76 = zext i10 %or_ln604_42" [dilithium2/poly.c:604]   --->   Operation 1660 'zext' 'zext_ln604_76' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1661 [1/1] (0.00ns)   --->   "%r_addr_356 = getelementptr i32 %r, i64 0, i64 %zext_ln604_76" [dilithium2/poly.c:604]   --->   Operation 1661 'getelementptr' 'r_addr_356' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln603_12 = zext i3 %trunc_ln603_11" [dilithium2/poly.c:603]   --->   Operation 1662 'zext' 'zext_ln603_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1663 [1/1] (0.00ns)   --->   "%or_ln604_11 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_12, i1 %tmp_401" [dilithium2/poly.c:604]   --->   Operation 1663 'bitconcatenate' 'or_ln604_11' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln604_25 = zext i3 %or_ln604_11" [dilithium2/poly.c:604]   --->   Operation 1664 'zext' 'zext_ln604_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1665 [1/1] (1.34ns)   --->   "%sub_ln612_12 = sub i4 2, i4 %zext_ln603_12" [dilithium2/poly.c:612]   --->   Operation 1665 'sub' 'sub_ln612_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln612_12 = sext i4 %sub_ln612_12" [dilithium2/poly.c:612]   --->   Operation 1666 'sext' 'sext_ln612_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1667 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_12, i10 %r_addr_355" [dilithium2/poly.c:612]   --->   Operation 1667 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1668 [1/1] (1.34ns)   --->   "%sub_ln613_12 = sub i4 2, i4 %zext_ln604_25" [dilithium2/poly.c:613]   --->   Operation 1668 'sub' 'sub_ln613_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln613_12 = sext i4 %sub_ln613_12" [dilithium2/poly.c:613]   --->   Operation 1669 'sext' 'sext_ln613_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1670 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_12, i10 %r_addr_356" [dilithium2/poly.c:613]   --->   Operation 1670 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 53 <SV = 52> <Delay = 4.11>
ST_53 : Operation 1671 [1/1] (0.00ns)   --->   "%or_ln605_12 = or i10 %tmp, i10 102" [dilithium2/poly.c:605]   --->   Operation 1671 'or' 'or_ln605_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln605_44 = zext i10 %or_ln605_12" [dilithium2/poly.c:605]   --->   Operation 1672 'zext' 'zext_ln605_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1673 [1/1] (0.00ns)   --->   "%r_addr_357 = getelementptr i32 %r, i64 0, i64 %zext_ln605_44" [dilithium2/poly.c:605]   --->   Operation 1673 'getelementptr' 'r_addr_357' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1674 [1/1] (0.00ns)   --->   "%or_ln606_12 = or i10 %tmp, i10 103" [dilithium2/poly.c:606]   --->   Operation 1674 'or' 'or_ln606_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln606_44 = zext i10 %or_ln606_12" [dilithium2/poly.c:606]   --->   Operation 1675 'zext' 'zext_ln606_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1676 [1/1] (0.00ns)   --->   "%r_addr_358 = getelementptr i32 %r, i64 0, i64 %zext_ln606_44" [dilithium2/poly.c:606]   --->   Operation 1676 'getelementptr' 'r_addr_358' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln605_12 = zext i3 %trunc_ln605_11" [dilithium2/poly.c:605]   --->   Operation 1677 'zext' 'zext_ln605_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln606_12 = zext i3 %trunc_ln606_11" [dilithium2/poly.c:606]   --->   Operation 1678 'zext' 'zext_ln606_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1679 [1/1] (1.34ns)   --->   "%sub_ln614_12 = sub i4 2, i4 %zext_ln605_12" [dilithium2/poly.c:614]   --->   Operation 1679 'sub' 'sub_ln614_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln614_12 = sext i4 %sub_ln614_12" [dilithium2/poly.c:614]   --->   Operation 1680 'sext' 'sext_ln614_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1681 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_12, i10 %r_addr_357" [dilithium2/poly.c:614]   --->   Operation 1681 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1682 [1/1] (1.34ns)   --->   "%sub_ln615_12 = sub i4 2, i4 %zext_ln606_12" [dilithium2/poly.c:615]   --->   Operation 1682 'sub' 'sub_ln615_12' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln615_12 = sext i4 %sub_ln615_12" [dilithium2/poly.c:615]   --->   Operation 1683 'sext' 'sext_ln615_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1684 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_12, i10 %r_addr_358" [dilithium2/poly.c:615]   --->   Operation 1684 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 53> <Delay = 4.11>
ST_54 : Operation 1685 [1/1] (0.00ns)   --->   "%or_ln599_12 = or i10 %tmp, i10 104" [dilithium2/poly.c:599]   --->   Operation 1685 'or' 'or_ln599_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln599_76 = zext i10 %or_ln599_12" [dilithium2/poly.c:599]   --->   Operation 1686 'zext' 'zext_ln599_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1687 [1/1] (0.00ns)   --->   "%r_addr_359 = getelementptr i32 %r, i64 0, i64 %zext_ln599_76" [dilithium2/poly.c:599]   --->   Operation 1687 'getelementptr' 'r_addr_359' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1688 [1/1] (0.00ns)   --->   "%or_ln600_13 = or i10 %tmp, i10 105" [dilithium2/poly.c:600]   --->   Operation 1688 'or' 'or_ln600_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln600_45 = zext i10 %or_ln600_13" [dilithium2/poly.c:600]   --->   Operation 1689 'zext' 'zext_ln600_45' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1690 [1/1] (0.00ns)   --->   "%r_addr_360 = getelementptr i32 %r, i64 0, i64 %zext_ln600_45" [dilithium2/poly.c:600]   --->   Operation 1690 'getelementptr' 'r_addr_360' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln599_26 = zext i3 %trunc_ln599_13" [dilithium2/poly.c:599]   --->   Operation 1691 'zext' 'zext_ln599_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln600_13 = zext i3 %trunc_ln600_13" [dilithium2/poly.c:600]   --->   Operation 1692 'zext' 'zext_ln600_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1693 [1/1] (1.34ns)   --->   "%sub_ln608_13 = sub i4 2, i4 %zext_ln599_26" [dilithium2/poly.c:608]   --->   Operation 1693 'sub' 'sub_ln608_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln608_13 = sext i4 %sub_ln608_13" [dilithium2/poly.c:608]   --->   Operation 1694 'sext' 'sext_ln608_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1695 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_13, i10 %r_addr_359" [dilithium2/poly.c:608]   --->   Operation 1695 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1696 [1/1] (1.34ns)   --->   "%sub_ln609_13 = sub i4 2, i4 %zext_ln600_13" [dilithium2/poly.c:609]   --->   Operation 1696 'sub' 'sub_ln609_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln609_13 = sext i4 %sub_ln609_13" [dilithium2/poly.c:609]   --->   Operation 1697 'sext' 'sext_ln609_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1698 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_13, i10 %r_addr_360" [dilithium2/poly.c:609]   --->   Operation 1698 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 54> <Delay = 4.11>
ST_55 : Operation 1699 [1/1] (0.00ns)   --->   "%or_ln601_43 = or i10 %tmp, i10 106" [dilithium2/poly.c:601]   --->   Operation 1699 'or' 'or_ln601_43' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln601_77 = zext i10 %or_ln601_43" [dilithium2/poly.c:601]   --->   Operation 1700 'zext' 'zext_ln601_77' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1701 [1/1] (0.00ns)   --->   "%r_addr_361 = getelementptr i32 %r, i64 0, i64 %zext_ln601_77" [dilithium2/poly.c:601]   --->   Operation 1701 'getelementptr' 'r_addr_361' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1702 [1/1] (0.00ns)   --->   "%or_ln602_13 = or i10 %tmp, i10 107" [dilithium2/poly.c:602]   --->   Operation 1702 'or' 'or_ln602_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln602_45 = zext i10 %or_ln602_13" [dilithium2/poly.c:602]   --->   Operation 1703 'zext' 'zext_ln602_45' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1704 [1/1] (0.00ns)   --->   "%r_addr_362 = getelementptr i32 %r, i64 0, i64 %zext_ln602_45" [dilithium2/poly.c:602]   --->   Operation 1704 'getelementptr' 'r_addr_362' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1705 [1/1] (0.00ns)   --->   "%or_ln601_12 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_25, i2 %trunc_ln601_24" [dilithium2/poly.c:601]   --->   Operation 1705 'bitconcatenate' 'or_ln601_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln601_27 = zext i3 %or_ln601_12" [dilithium2/poly.c:601]   --->   Operation 1706 'zext' 'zext_ln601_27' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln602_13 = zext i3 %trunc_ln602_12" [dilithium2/poly.c:602]   --->   Operation 1707 'zext' 'zext_ln602_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1708 [1/1] (1.34ns)   --->   "%sub_ln610_13 = sub i4 2, i4 %zext_ln601_27" [dilithium2/poly.c:610]   --->   Operation 1708 'sub' 'sub_ln610_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln610_13 = sext i4 %sub_ln610_13" [dilithium2/poly.c:610]   --->   Operation 1709 'sext' 'sext_ln610_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1710 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_13, i10 %r_addr_361" [dilithium2/poly.c:610]   --->   Operation 1710 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1711 [1/1] (1.34ns)   --->   "%sub_ln611_13 = sub i4 2, i4 %zext_ln602_13" [dilithium2/poly.c:611]   --->   Operation 1711 'sub' 'sub_ln611_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln611_13 = sext i4 %sub_ln611_13" [dilithium2/poly.c:611]   --->   Operation 1712 'sext' 'sext_ln611_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1713 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_13, i10 %r_addr_362" [dilithium2/poly.c:611]   --->   Operation 1713 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 55> <Delay = 4.11>
ST_56 : Operation 1714 [1/1] (0.00ns)   --->   "%or_ln603_13 = or i10 %tmp, i10 108" [dilithium2/poly.c:603]   --->   Operation 1714 'or' 'or_ln603_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln603_45 = zext i10 %or_ln603_13" [dilithium2/poly.c:603]   --->   Operation 1715 'zext' 'zext_ln603_45' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1716 [1/1] (0.00ns)   --->   "%r_addr_363 = getelementptr i32 %r, i64 0, i64 %zext_ln603_45" [dilithium2/poly.c:603]   --->   Operation 1716 'getelementptr' 'r_addr_363' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1717 [1/1] (0.00ns)   --->   "%or_ln604_43 = or i10 %tmp, i10 109" [dilithium2/poly.c:604]   --->   Operation 1717 'or' 'or_ln604_43' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln604_77 = zext i10 %or_ln604_43" [dilithium2/poly.c:604]   --->   Operation 1718 'zext' 'zext_ln604_77' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1719 [1/1] (0.00ns)   --->   "%r_addr_364 = getelementptr i32 %r, i64 0, i64 %zext_ln604_77" [dilithium2/poly.c:604]   --->   Operation 1719 'getelementptr' 'r_addr_364' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln603_13 = zext i3 %trunc_ln603_12" [dilithium2/poly.c:603]   --->   Operation 1720 'zext' 'zext_ln603_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1721 [1/1] (0.00ns)   --->   "%or_ln604_12 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_13, i1 %tmp_402" [dilithium2/poly.c:604]   --->   Operation 1721 'bitconcatenate' 'or_ln604_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln604_27 = zext i3 %or_ln604_12" [dilithium2/poly.c:604]   --->   Operation 1722 'zext' 'zext_ln604_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1723 [1/1] (1.34ns)   --->   "%sub_ln612_13 = sub i4 2, i4 %zext_ln603_13" [dilithium2/poly.c:612]   --->   Operation 1723 'sub' 'sub_ln612_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln612_13 = sext i4 %sub_ln612_13" [dilithium2/poly.c:612]   --->   Operation 1724 'sext' 'sext_ln612_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1725 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_13, i10 %r_addr_363" [dilithium2/poly.c:612]   --->   Operation 1725 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1726 [1/1] (1.34ns)   --->   "%sub_ln613_13 = sub i4 2, i4 %zext_ln604_27" [dilithium2/poly.c:613]   --->   Operation 1726 'sub' 'sub_ln613_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln613_13 = sext i4 %sub_ln613_13" [dilithium2/poly.c:613]   --->   Operation 1727 'sext' 'sext_ln613_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1728 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_13, i10 %r_addr_364" [dilithium2/poly.c:613]   --->   Operation 1728 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 56> <Delay = 4.11>
ST_57 : Operation 1729 [1/1] (0.00ns)   --->   "%or_ln605_13 = or i10 %tmp, i10 110" [dilithium2/poly.c:605]   --->   Operation 1729 'or' 'or_ln605_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln605_45 = zext i10 %or_ln605_13" [dilithium2/poly.c:605]   --->   Operation 1730 'zext' 'zext_ln605_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1731 [1/1] (0.00ns)   --->   "%r_addr_365 = getelementptr i32 %r, i64 0, i64 %zext_ln605_45" [dilithium2/poly.c:605]   --->   Operation 1731 'getelementptr' 'r_addr_365' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1732 [1/1] (0.00ns)   --->   "%or_ln606_13 = or i10 %tmp, i10 111" [dilithium2/poly.c:606]   --->   Operation 1732 'or' 'or_ln606_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln606_45 = zext i10 %or_ln606_13" [dilithium2/poly.c:606]   --->   Operation 1733 'zext' 'zext_ln606_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1734 [1/1] (0.00ns)   --->   "%r_addr_366 = getelementptr i32 %r, i64 0, i64 %zext_ln606_45" [dilithium2/poly.c:606]   --->   Operation 1734 'getelementptr' 'r_addr_366' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln605_13 = zext i3 %trunc_ln605_12" [dilithium2/poly.c:605]   --->   Operation 1735 'zext' 'zext_ln605_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln606_13 = zext i3 %trunc_ln606_12" [dilithium2/poly.c:606]   --->   Operation 1736 'zext' 'zext_ln606_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1737 [1/1] (1.34ns)   --->   "%sub_ln614_13 = sub i4 2, i4 %zext_ln605_13" [dilithium2/poly.c:614]   --->   Operation 1737 'sub' 'sub_ln614_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln614_13 = sext i4 %sub_ln614_13" [dilithium2/poly.c:614]   --->   Operation 1738 'sext' 'sext_ln614_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1739 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_13, i10 %r_addr_365" [dilithium2/poly.c:614]   --->   Operation 1739 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1740 [1/1] (1.34ns)   --->   "%sub_ln615_13 = sub i4 2, i4 %zext_ln606_13" [dilithium2/poly.c:615]   --->   Operation 1740 'sub' 'sub_ln615_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln615_13 = sext i4 %sub_ln615_13" [dilithium2/poly.c:615]   --->   Operation 1741 'sext' 'sext_ln615_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1742 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_13, i10 %r_addr_366" [dilithium2/poly.c:615]   --->   Operation 1742 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 57> <Delay = 4.11>
ST_58 : Operation 1743 [1/1] (0.00ns)   --->   "%or_ln599_13 = or i10 %tmp, i10 112" [dilithium2/poly.c:599]   --->   Operation 1743 'or' 'or_ln599_13' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln599_77 = zext i10 %or_ln599_13" [dilithium2/poly.c:599]   --->   Operation 1744 'zext' 'zext_ln599_77' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1745 [1/1] (0.00ns)   --->   "%r_addr_367 = getelementptr i32 %r, i64 0, i64 %zext_ln599_77" [dilithium2/poly.c:599]   --->   Operation 1745 'getelementptr' 'r_addr_367' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1746 [1/1] (0.00ns)   --->   "%or_ln600_14 = or i10 %tmp, i10 113" [dilithium2/poly.c:600]   --->   Operation 1746 'or' 'or_ln600_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln600_46 = zext i10 %or_ln600_14" [dilithium2/poly.c:600]   --->   Operation 1747 'zext' 'zext_ln600_46' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1748 [1/1] (0.00ns)   --->   "%r_addr_368 = getelementptr i32 %r, i64 0, i64 %zext_ln600_46" [dilithium2/poly.c:600]   --->   Operation 1748 'getelementptr' 'r_addr_368' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln599_28 = zext i3 %trunc_ln599_14" [dilithium2/poly.c:599]   --->   Operation 1749 'zext' 'zext_ln599_28' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln600_14 = zext i3 %trunc_ln600_14" [dilithium2/poly.c:600]   --->   Operation 1750 'zext' 'zext_ln600_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1751 [1/1] (1.34ns)   --->   "%sub_ln608_14 = sub i4 2, i4 %zext_ln599_28" [dilithium2/poly.c:608]   --->   Operation 1751 'sub' 'sub_ln608_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln608_14 = sext i4 %sub_ln608_14" [dilithium2/poly.c:608]   --->   Operation 1752 'sext' 'sext_ln608_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1753 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_14, i10 %r_addr_367" [dilithium2/poly.c:608]   --->   Operation 1753 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1754 [1/1] (1.34ns)   --->   "%sub_ln609_14 = sub i4 2, i4 %zext_ln600_14" [dilithium2/poly.c:609]   --->   Operation 1754 'sub' 'sub_ln609_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln609_14 = sext i4 %sub_ln609_14" [dilithium2/poly.c:609]   --->   Operation 1755 'sext' 'sext_ln609_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1756 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_14, i10 %r_addr_368" [dilithium2/poly.c:609]   --->   Operation 1756 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 58> <Delay = 4.11>
ST_59 : Operation 1757 [1/1] (0.00ns)   --->   "%or_ln601_44 = or i10 %tmp, i10 114" [dilithium2/poly.c:601]   --->   Operation 1757 'or' 'or_ln601_44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln601_78 = zext i10 %or_ln601_44" [dilithium2/poly.c:601]   --->   Operation 1758 'zext' 'zext_ln601_78' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1759 [1/1] (0.00ns)   --->   "%r_addr_369 = getelementptr i32 %r, i64 0, i64 %zext_ln601_78" [dilithium2/poly.c:601]   --->   Operation 1759 'getelementptr' 'r_addr_369' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1760 [1/1] (0.00ns)   --->   "%or_ln602_14 = or i10 %tmp, i10 115" [dilithium2/poly.c:602]   --->   Operation 1760 'or' 'or_ln602_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln602_46 = zext i10 %or_ln602_14" [dilithium2/poly.c:602]   --->   Operation 1761 'zext' 'zext_ln602_46' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1762 [1/1] (0.00ns)   --->   "%r_addr_370 = getelementptr i32 %r, i64 0, i64 %zext_ln602_46" [dilithium2/poly.c:602]   --->   Operation 1762 'getelementptr' 'r_addr_370' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1763 [1/1] (0.00ns)   --->   "%or_ln601_13 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_27, i2 %trunc_ln601_26" [dilithium2/poly.c:601]   --->   Operation 1763 'bitconcatenate' 'or_ln601_13' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln601_29 = zext i3 %or_ln601_13" [dilithium2/poly.c:601]   --->   Operation 1764 'zext' 'zext_ln601_29' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln602_14 = zext i3 %trunc_ln602_13" [dilithium2/poly.c:602]   --->   Operation 1765 'zext' 'zext_ln602_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1766 [1/1] (1.34ns)   --->   "%sub_ln610_14 = sub i4 2, i4 %zext_ln601_29" [dilithium2/poly.c:610]   --->   Operation 1766 'sub' 'sub_ln610_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln610_14 = sext i4 %sub_ln610_14" [dilithium2/poly.c:610]   --->   Operation 1767 'sext' 'sext_ln610_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1768 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_14, i10 %r_addr_369" [dilithium2/poly.c:610]   --->   Operation 1768 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1769 [1/1] (1.34ns)   --->   "%sub_ln611_14 = sub i4 2, i4 %zext_ln602_14" [dilithium2/poly.c:611]   --->   Operation 1769 'sub' 'sub_ln611_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln611_14 = sext i4 %sub_ln611_14" [dilithium2/poly.c:611]   --->   Operation 1770 'sext' 'sext_ln611_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1771 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_14, i10 %r_addr_370" [dilithium2/poly.c:611]   --->   Operation 1771 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 59> <Delay = 4.11>
ST_60 : Operation 1772 [1/1] (0.00ns)   --->   "%or_ln603_14 = or i10 %tmp, i10 116" [dilithium2/poly.c:603]   --->   Operation 1772 'or' 'or_ln603_14' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln603_46 = zext i10 %or_ln603_14" [dilithium2/poly.c:603]   --->   Operation 1773 'zext' 'zext_ln603_46' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1774 [1/1] (0.00ns)   --->   "%r_addr_371 = getelementptr i32 %r, i64 0, i64 %zext_ln603_46" [dilithium2/poly.c:603]   --->   Operation 1774 'getelementptr' 'r_addr_371' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1775 [1/1] (0.00ns)   --->   "%or_ln604_44 = or i10 %tmp, i10 117" [dilithium2/poly.c:604]   --->   Operation 1775 'or' 'or_ln604_44' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln604_78 = zext i10 %or_ln604_44" [dilithium2/poly.c:604]   --->   Operation 1776 'zext' 'zext_ln604_78' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1777 [1/1] (0.00ns)   --->   "%r_addr_372 = getelementptr i32 %r, i64 0, i64 %zext_ln604_78" [dilithium2/poly.c:604]   --->   Operation 1777 'getelementptr' 'r_addr_372' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln603_14 = zext i3 %trunc_ln603_13" [dilithium2/poly.c:603]   --->   Operation 1778 'zext' 'zext_ln603_14' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1779 [1/1] (0.00ns)   --->   "%or_ln604_13 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_14, i1 %tmp_403" [dilithium2/poly.c:604]   --->   Operation 1779 'bitconcatenate' 'or_ln604_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln604_29 = zext i3 %or_ln604_13" [dilithium2/poly.c:604]   --->   Operation 1780 'zext' 'zext_ln604_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1781 [1/1] (1.34ns)   --->   "%sub_ln612_14 = sub i4 2, i4 %zext_ln603_14" [dilithium2/poly.c:612]   --->   Operation 1781 'sub' 'sub_ln612_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln612_14 = sext i4 %sub_ln612_14" [dilithium2/poly.c:612]   --->   Operation 1782 'sext' 'sext_ln612_14' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1783 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_14, i10 %r_addr_371" [dilithium2/poly.c:612]   --->   Operation 1783 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1784 [1/1] (1.34ns)   --->   "%sub_ln613_14 = sub i4 2, i4 %zext_ln604_29" [dilithium2/poly.c:613]   --->   Operation 1784 'sub' 'sub_ln613_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln613_14 = sext i4 %sub_ln613_14" [dilithium2/poly.c:613]   --->   Operation 1785 'sext' 'sext_ln613_14' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1786 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_14, i10 %r_addr_372" [dilithium2/poly.c:613]   --->   Operation 1786 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 61 <SV = 60> <Delay = 4.11>
ST_61 : Operation 1787 [1/1] (0.00ns)   --->   "%or_ln605_14 = or i10 %tmp, i10 118" [dilithium2/poly.c:605]   --->   Operation 1787 'or' 'or_ln605_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln605_46 = zext i10 %or_ln605_14" [dilithium2/poly.c:605]   --->   Operation 1788 'zext' 'zext_ln605_46' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1789 [1/1] (0.00ns)   --->   "%r_addr_373 = getelementptr i32 %r, i64 0, i64 %zext_ln605_46" [dilithium2/poly.c:605]   --->   Operation 1789 'getelementptr' 'r_addr_373' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1790 [1/1] (0.00ns)   --->   "%or_ln606_14 = or i10 %tmp, i10 119" [dilithium2/poly.c:606]   --->   Operation 1790 'or' 'or_ln606_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln606_46 = zext i10 %or_ln606_14" [dilithium2/poly.c:606]   --->   Operation 1791 'zext' 'zext_ln606_46' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1792 [1/1] (0.00ns)   --->   "%r_addr_374 = getelementptr i32 %r, i64 0, i64 %zext_ln606_46" [dilithium2/poly.c:606]   --->   Operation 1792 'getelementptr' 'r_addr_374' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln605_14 = zext i3 %trunc_ln605_13" [dilithium2/poly.c:605]   --->   Operation 1793 'zext' 'zext_ln605_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln606_14 = zext i3 %trunc_ln606_13" [dilithium2/poly.c:606]   --->   Operation 1794 'zext' 'zext_ln606_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1795 [1/1] (1.34ns)   --->   "%sub_ln614_14 = sub i4 2, i4 %zext_ln605_14" [dilithium2/poly.c:614]   --->   Operation 1795 'sub' 'sub_ln614_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln614_14 = sext i4 %sub_ln614_14" [dilithium2/poly.c:614]   --->   Operation 1796 'sext' 'sext_ln614_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1797 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_14, i10 %r_addr_373" [dilithium2/poly.c:614]   --->   Operation 1797 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1798 [1/1] (1.34ns)   --->   "%sub_ln615_14 = sub i4 2, i4 %zext_ln606_14" [dilithium2/poly.c:615]   --->   Operation 1798 'sub' 'sub_ln615_14' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln615_14 = sext i4 %sub_ln615_14" [dilithium2/poly.c:615]   --->   Operation 1799 'sext' 'sext_ln615_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1800 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_14, i10 %r_addr_374" [dilithium2/poly.c:615]   --->   Operation 1800 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 62 <SV = 61> <Delay = 4.11>
ST_62 : Operation 1801 [1/1] (0.00ns)   --->   "%or_ln599_14 = or i10 %tmp, i10 120" [dilithium2/poly.c:599]   --->   Operation 1801 'or' 'or_ln599_14' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln599_78 = zext i10 %or_ln599_14" [dilithium2/poly.c:599]   --->   Operation 1802 'zext' 'zext_ln599_78' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1803 [1/1] (0.00ns)   --->   "%r_addr_375 = getelementptr i32 %r, i64 0, i64 %zext_ln599_78" [dilithium2/poly.c:599]   --->   Operation 1803 'getelementptr' 'r_addr_375' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1804 [1/1] (0.00ns)   --->   "%or_ln600_15 = or i10 %tmp, i10 121" [dilithium2/poly.c:600]   --->   Operation 1804 'or' 'or_ln600_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln600_47 = zext i10 %or_ln600_15" [dilithium2/poly.c:600]   --->   Operation 1805 'zext' 'zext_ln600_47' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1806 [1/1] (0.00ns)   --->   "%r_addr_376 = getelementptr i32 %r, i64 0, i64 %zext_ln600_47" [dilithium2/poly.c:600]   --->   Operation 1806 'getelementptr' 'r_addr_376' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln599_30 = zext i3 %trunc_ln599_15" [dilithium2/poly.c:599]   --->   Operation 1807 'zext' 'zext_ln599_30' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln600_15 = zext i3 %trunc_ln600_15" [dilithium2/poly.c:600]   --->   Operation 1808 'zext' 'zext_ln600_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1809 [1/1] (1.34ns)   --->   "%sub_ln608_15 = sub i4 2, i4 %zext_ln599_30" [dilithium2/poly.c:608]   --->   Operation 1809 'sub' 'sub_ln608_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln608_15 = sext i4 %sub_ln608_15" [dilithium2/poly.c:608]   --->   Operation 1810 'sext' 'sext_ln608_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1811 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_15, i10 %r_addr_375" [dilithium2/poly.c:608]   --->   Operation 1811 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1812 [1/1] (1.34ns)   --->   "%sub_ln609_15 = sub i4 2, i4 %zext_ln600_15" [dilithium2/poly.c:609]   --->   Operation 1812 'sub' 'sub_ln609_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln609_15 = sext i4 %sub_ln609_15" [dilithium2/poly.c:609]   --->   Operation 1813 'sext' 'sext_ln609_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1814 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_15, i10 %r_addr_376" [dilithium2/poly.c:609]   --->   Operation 1814 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 63 <SV = 62> <Delay = 4.11>
ST_63 : Operation 1815 [1/1] (0.00ns)   --->   "%or_ln601_45 = or i10 %tmp, i10 122" [dilithium2/poly.c:601]   --->   Operation 1815 'or' 'or_ln601_45' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln601_79 = zext i10 %or_ln601_45" [dilithium2/poly.c:601]   --->   Operation 1816 'zext' 'zext_ln601_79' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1817 [1/1] (0.00ns)   --->   "%r_addr_377 = getelementptr i32 %r, i64 0, i64 %zext_ln601_79" [dilithium2/poly.c:601]   --->   Operation 1817 'getelementptr' 'r_addr_377' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1818 [1/1] (0.00ns)   --->   "%or_ln602_15 = or i10 %tmp, i10 123" [dilithium2/poly.c:602]   --->   Operation 1818 'or' 'or_ln602_15' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln602_47 = zext i10 %or_ln602_15" [dilithium2/poly.c:602]   --->   Operation 1819 'zext' 'zext_ln602_47' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1820 [1/1] (0.00ns)   --->   "%r_addr_378 = getelementptr i32 %r, i64 0, i64 %zext_ln602_47" [dilithium2/poly.c:602]   --->   Operation 1820 'getelementptr' 'r_addr_378' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1821 [1/1] (0.00ns)   --->   "%or_ln601_14 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_29, i2 %trunc_ln601_28" [dilithium2/poly.c:601]   --->   Operation 1821 'bitconcatenate' 'or_ln601_14' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln601_31 = zext i3 %or_ln601_14" [dilithium2/poly.c:601]   --->   Operation 1822 'zext' 'zext_ln601_31' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln602_15 = zext i3 %trunc_ln602_14" [dilithium2/poly.c:602]   --->   Operation 1823 'zext' 'zext_ln602_15' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1824 [1/1] (1.34ns)   --->   "%sub_ln610_15 = sub i4 2, i4 %zext_ln601_31" [dilithium2/poly.c:610]   --->   Operation 1824 'sub' 'sub_ln610_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln610_15 = sext i4 %sub_ln610_15" [dilithium2/poly.c:610]   --->   Operation 1825 'sext' 'sext_ln610_15' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1826 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_15, i10 %r_addr_377" [dilithium2/poly.c:610]   --->   Operation 1826 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1827 [1/1] (1.34ns)   --->   "%sub_ln611_15 = sub i4 2, i4 %zext_ln602_15" [dilithium2/poly.c:611]   --->   Operation 1827 'sub' 'sub_ln611_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln611_15 = sext i4 %sub_ln611_15" [dilithium2/poly.c:611]   --->   Operation 1828 'sext' 'sext_ln611_15' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1829 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_15, i10 %r_addr_378" [dilithium2/poly.c:611]   --->   Operation 1829 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 64 <SV = 63> <Delay = 4.11>
ST_64 : Operation 1830 [1/1] (0.00ns)   --->   "%or_ln603_15 = or i10 %tmp, i10 124" [dilithium2/poly.c:603]   --->   Operation 1830 'or' 'or_ln603_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln603_47 = zext i10 %or_ln603_15" [dilithium2/poly.c:603]   --->   Operation 1831 'zext' 'zext_ln603_47' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1832 [1/1] (0.00ns)   --->   "%r_addr_379 = getelementptr i32 %r, i64 0, i64 %zext_ln603_47" [dilithium2/poly.c:603]   --->   Operation 1832 'getelementptr' 'r_addr_379' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1833 [1/1] (0.00ns)   --->   "%or_ln604_45 = or i10 %tmp, i10 125" [dilithium2/poly.c:604]   --->   Operation 1833 'or' 'or_ln604_45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln604_79 = zext i10 %or_ln604_45" [dilithium2/poly.c:604]   --->   Operation 1834 'zext' 'zext_ln604_79' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1835 [1/1] (0.00ns)   --->   "%r_addr_380 = getelementptr i32 %r, i64 0, i64 %zext_ln604_79" [dilithium2/poly.c:604]   --->   Operation 1835 'getelementptr' 'r_addr_380' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln603_15 = zext i3 %trunc_ln603_14" [dilithium2/poly.c:603]   --->   Operation 1836 'zext' 'zext_ln603_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1837 [1/1] (0.00ns)   --->   "%or_ln604_14 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_15, i1 %tmp_404" [dilithium2/poly.c:604]   --->   Operation 1837 'bitconcatenate' 'or_ln604_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln604_31 = zext i3 %or_ln604_14" [dilithium2/poly.c:604]   --->   Operation 1838 'zext' 'zext_ln604_31' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1839 [1/1] (1.34ns)   --->   "%sub_ln612_15 = sub i4 2, i4 %zext_ln603_15" [dilithium2/poly.c:612]   --->   Operation 1839 'sub' 'sub_ln612_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln612_15 = sext i4 %sub_ln612_15" [dilithium2/poly.c:612]   --->   Operation 1840 'sext' 'sext_ln612_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1841 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_15, i10 %r_addr_379" [dilithium2/poly.c:612]   --->   Operation 1841 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1842 [1/1] (1.34ns)   --->   "%sub_ln613_15 = sub i4 2, i4 %zext_ln604_31" [dilithium2/poly.c:613]   --->   Operation 1842 'sub' 'sub_ln613_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln613_15 = sext i4 %sub_ln613_15" [dilithium2/poly.c:613]   --->   Operation 1843 'sext' 'sext_ln613_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1844 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_15, i10 %r_addr_380" [dilithium2/poly.c:613]   --->   Operation 1844 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 65 <SV = 64> <Delay = 4.11>
ST_65 : Operation 1845 [1/1] (0.00ns)   --->   "%or_ln605_15 = or i10 %tmp, i10 126" [dilithium2/poly.c:605]   --->   Operation 1845 'or' 'or_ln605_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln605_47 = zext i10 %or_ln605_15" [dilithium2/poly.c:605]   --->   Operation 1846 'zext' 'zext_ln605_47' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1847 [1/1] (0.00ns)   --->   "%r_addr_381 = getelementptr i32 %r, i64 0, i64 %zext_ln605_47" [dilithium2/poly.c:605]   --->   Operation 1847 'getelementptr' 'r_addr_381' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1848 [1/1] (0.00ns)   --->   "%or_ln606_15 = or i10 %tmp, i10 127" [dilithium2/poly.c:606]   --->   Operation 1848 'or' 'or_ln606_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln606_47 = zext i10 %or_ln606_15" [dilithium2/poly.c:606]   --->   Operation 1849 'zext' 'zext_ln606_47' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1850 [1/1] (0.00ns)   --->   "%r_addr_382 = getelementptr i32 %r, i64 0, i64 %zext_ln606_47" [dilithium2/poly.c:606]   --->   Operation 1850 'getelementptr' 'r_addr_382' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln605_15 = zext i3 %trunc_ln605_14" [dilithium2/poly.c:605]   --->   Operation 1851 'zext' 'zext_ln605_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln606_15 = zext i3 %trunc_ln606_14" [dilithium2/poly.c:606]   --->   Operation 1852 'zext' 'zext_ln606_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1853 [1/1] (1.34ns)   --->   "%sub_ln614_15 = sub i4 2, i4 %zext_ln605_15" [dilithium2/poly.c:614]   --->   Operation 1853 'sub' 'sub_ln614_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln614_15 = sext i4 %sub_ln614_15" [dilithium2/poly.c:614]   --->   Operation 1854 'sext' 'sext_ln614_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1855 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_15, i10 %r_addr_381" [dilithium2/poly.c:614]   --->   Operation 1855 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1856 [1/1] (1.34ns)   --->   "%sub_ln615_15 = sub i4 2, i4 %zext_ln606_15" [dilithium2/poly.c:615]   --->   Operation 1856 'sub' 'sub_ln615_15' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln615_15 = sext i4 %sub_ln615_15" [dilithium2/poly.c:615]   --->   Operation 1857 'sext' 'sext_ln615_15' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1858 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_15, i10 %r_addr_382" [dilithium2/poly.c:615]   --->   Operation 1858 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 66 <SV = 65> <Delay = 4.11>
ST_66 : Operation 1859 [1/1] (0.00ns)   --->   "%or_ln599_15 = or i10 %tmp, i10 128" [dilithium2/poly.c:599]   --->   Operation 1859 'or' 'or_ln599_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln599_79 = zext i10 %or_ln599_15" [dilithium2/poly.c:599]   --->   Operation 1860 'zext' 'zext_ln599_79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1861 [1/1] (0.00ns)   --->   "%r_addr_383 = getelementptr i32 %r, i64 0, i64 %zext_ln599_79" [dilithium2/poly.c:599]   --->   Operation 1861 'getelementptr' 'r_addr_383' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1862 [1/1] (0.00ns)   --->   "%or_ln600_16 = or i10 %tmp, i10 129" [dilithium2/poly.c:600]   --->   Operation 1862 'or' 'or_ln600_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln600_48 = zext i10 %or_ln600_16" [dilithium2/poly.c:600]   --->   Operation 1863 'zext' 'zext_ln600_48' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1864 [1/1] (0.00ns)   --->   "%r_addr_384 = getelementptr i32 %r, i64 0, i64 %zext_ln600_48" [dilithium2/poly.c:600]   --->   Operation 1864 'getelementptr' 'r_addr_384' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln599_32 = zext i3 %trunc_ln599_16" [dilithium2/poly.c:599]   --->   Operation 1865 'zext' 'zext_ln599_32' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln600_16 = zext i3 %trunc_ln600_16" [dilithium2/poly.c:600]   --->   Operation 1866 'zext' 'zext_ln600_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1867 [1/1] (1.34ns)   --->   "%sub_ln608_16 = sub i4 2, i4 %zext_ln599_32" [dilithium2/poly.c:608]   --->   Operation 1867 'sub' 'sub_ln608_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln608_16 = sext i4 %sub_ln608_16" [dilithium2/poly.c:608]   --->   Operation 1868 'sext' 'sext_ln608_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1869 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_16, i10 %r_addr_383" [dilithium2/poly.c:608]   --->   Operation 1869 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1870 [1/1] (1.34ns)   --->   "%sub_ln609_16 = sub i4 2, i4 %zext_ln600_16" [dilithium2/poly.c:609]   --->   Operation 1870 'sub' 'sub_ln609_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln609_16 = sext i4 %sub_ln609_16" [dilithium2/poly.c:609]   --->   Operation 1871 'sext' 'sext_ln609_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1872 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_16, i10 %r_addr_384" [dilithium2/poly.c:609]   --->   Operation 1872 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 67 <SV = 66> <Delay = 4.11>
ST_67 : Operation 1873 [1/1] (0.00ns)   --->   "%or_ln601_46 = or i10 %tmp, i10 130" [dilithium2/poly.c:601]   --->   Operation 1873 'or' 'or_ln601_46' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln601_80 = zext i10 %or_ln601_46" [dilithium2/poly.c:601]   --->   Operation 1874 'zext' 'zext_ln601_80' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1875 [1/1] (0.00ns)   --->   "%r_addr_385 = getelementptr i32 %r, i64 0, i64 %zext_ln601_80" [dilithium2/poly.c:601]   --->   Operation 1875 'getelementptr' 'r_addr_385' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1876 [1/1] (0.00ns)   --->   "%or_ln602_16 = or i10 %tmp, i10 131" [dilithium2/poly.c:602]   --->   Operation 1876 'or' 'or_ln602_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln602_48 = zext i10 %or_ln602_16" [dilithium2/poly.c:602]   --->   Operation 1877 'zext' 'zext_ln602_48' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1878 [1/1] (0.00ns)   --->   "%r_addr_386 = getelementptr i32 %r, i64 0, i64 %zext_ln602_48" [dilithium2/poly.c:602]   --->   Operation 1878 'getelementptr' 'r_addr_386' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1879 [1/1] (0.00ns)   --->   "%or_ln601_15 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_31, i2 %trunc_ln601_30" [dilithium2/poly.c:601]   --->   Operation 1879 'bitconcatenate' 'or_ln601_15' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln601_33 = zext i3 %or_ln601_15" [dilithium2/poly.c:601]   --->   Operation 1880 'zext' 'zext_ln601_33' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln602_16 = zext i3 %trunc_ln602_15" [dilithium2/poly.c:602]   --->   Operation 1881 'zext' 'zext_ln602_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1882 [1/1] (1.34ns)   --->   "%sub_ln610_16 = sub i4 2, i4 %zext_ln601_33" [dilithium2/poly.c:610]   --->   Operation 1882 'sub' 'sub_ln610_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln610_16 = sext i4 %sub_ln610_16" [dilithium2/poly.c:610]   --->   Operation 1883 'sext' 'sext_ln610_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1884 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_16, i10 %r_addr_385" [dilithium2/poly.c:610]   --->   Operation 1884 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1885 [1/1] (1.34ns)   --->   "%sub_ln611_16 = sub i4 2, i4 %zext_ln602_16" [dilithium2/poly.c:611]   --->   Operation 1885 'sub' 'sub_ln611_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln611_16 = sext i4 %sub_ln611_16" [dilithium2/poly.c:611]   --->   Operation 1886 'sext' 'sext_ln611_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1887 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_16, i10 %r_addr_386" [dilithium2/poly.c:611]   --->   Operation 1887 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 68 <SV = 67> <Delay = 4.11>
ST_68 : Operation 1888 [1/1] (0.00ns)   --->   "%or_ln603_16 = or i10 %tmp, i10 132" [dilithium2/poly.c:603]   --->   Operation 1888 'or' 'or_ln603_16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln603_48 = zext i10 %or_ln603_16" [dilithium2/poly.c:603]   --->   Operation 1889 'zext' 'zext_ln603_48' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1890 [1/1] (0.00ns)   --->   "%r_addr_387 = getelementptr i32 %r, i64 0, i64 %zext_ln603_48" [dilithium2/poly.c:603]   --->   Operation 1890 'getelementptr' 'r_addr_387' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1891 [1/1] (0.00ns)   --->   "%or_ln604_46 = or i10 %tmp, i10 133" [dilithium2/poly.c:604]   --->   Operation 1891 'or' 'or_ln604_46' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln604_80 = zext i10 %or_ln604_46" [dilithium2/poly.c:604]   --->   Operation 1892 'zext' 'zext_ln604_80' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1893 [1/1] (0.00ns)   --->   "%r_addr_388 = getelementptr i32 %r, i64 0, i64 %zext_ln604_80" [dilithium2/poly.c:604]   --->   Operation 1893 'getelementptr' 'r_addr_388' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln603_16 = zext i3 %trunc_ln603_15" [dilithium2/poly.c:603]   --->   Operation 1894 'zext' 'zext_ln603_16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1895 [1/1] (0.00ns)   --->   "%or_ln604_15 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_16, i1 %tmp_405" [dilithium2/poly.c:604]   --->   Operation 1895 'bitconcatenate' 'or_ln604_15' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln604_33 = zext i3 %or_ln604_15" [dilithium2/poly.c:604]   --->   Operation 1896 'zext' 'zext_ln604_33' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1897 [1/1] (1.34ns)   --->   "%sub_ln612_16 = sub i4 2, i4 %zext_ln603_16" [dilithium2/poly.c:612]   --->   Operation 1897 'sub' 'sub_ln612_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln612_16 = sext i4 %sub_ln612_16" [dilithium2/poly.c:612]   --->   Operation 1898 'sext' 'sext_ln612_16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1899 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_16, i10 %r_addr_387" [dilithium2/poly.c:612]   --->   Operation 1899 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1900 [1/1] (1.34ns)   --->   "%sub_ln613_16 = sub i4 2, i4 %zext_ln604_33" [dilithium2/poly.c:613]   --->   Operation 1900 'sub' 'sub_ln613_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln613_16 = sext i4 %sub_ln613_16" [dilithium2/poly.c:613]   --->   Operation 1901 'sext' 'sext_ln613_16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1902 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_16, i10 %r_addr_388" [dilithium2/poly.c:613]   --->   Operation 1902 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 68> <Delay = 4.11>
ST_69 : Operation 1903 [1/1] (0.00ns)   --->   "%or_ln605_16 = or i10 %tmp, i10 134" [dilithium2/poly.c:605]   --->   Operation 1903 'or' 'or_ln605_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln605_48 = zext i10 %or_ln605_16" [dilithium2/poly.c:605]   --->   Operation 1904 'zext' 'zext_ln605_48' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1905 [1/1] (0.00ns)   --->   "%r_addr_389 = getelementptr i32 %r, i64 0, i64 %zext_ln605_48" [dilithium2/poly.c:605]   --->   Operation 1905 'getelementptr' 'r_addr_389' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1906 [1/1] (0.00ns)   --->   "%or_ln606_16 = or i10 %tmp, i10 135" [dilithium2/poly.c:606]   --->   Operation 1906 'or' 'or_ln606_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln606_48 = zext i10 %or_ln606_16" [dilithium2/poly.c:606]   --->   Operation 1907 'zext' 'zext_ln606_48' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1908 [1/1] (0.00ns)   --->   "%r_addr_390 = getelementptr i32 %r, i64 0, i64 %zext_ln606_48" [dilithium2/poly.c:606]   --->   Operation 1908 'getelementptr' 'r_addr_390' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln605_16 = zext i3 %trunc_ln605_15" [dilithium2/poly.c:605]   --->   Operation 1909 'zext' 'zext_ln605_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln606_16 = zext i3 %trunc_ln606_15" [dilithium2/poly.c:606]   --->   Operation 1910 'zext' 'zext_ln606_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1911 [1/1] (1.34ns)   --->   "%sub_ln614_16 = sub i4 2, i4 %zext_ln605_16" [dilithium2/poly.c:614]   --->   Operation 1911 'sub' 'sub_ln614_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln614_16 = sext i4 %sub_ln614_16" [dilithium2/poly.c:614]   --->   Operation 1912 'sext' 'sext_ln614_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1913 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_16, i10 %r_addr_389" [dilithium2/poly.c:614]   --->   Operation 1913 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1914 [1/1] (1.34ns)   --->   "%sub_ln615_16 = sub i4 2, i4 %zext_ln606_16" [dilithium2/poly.c:615]   --->   Operation 1914 'sub' 'sub_ln615_16' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln615_16 = sext i4 %sub_ln615_16" [dilithium2/poly.c:615]   --->   Operation 1915 'sext' 'sext_ln615_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1916 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_16, i10 %r_addr_390" [dilithium2/poly.c:615]   --->   Operation 1916 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 70 <SV = 69> <Delay = 4.11>
ST_70 : Operation 1917 [1/1] (0.00ns)   --->   "%or_ln599_16 = or i10 %tmp, i10 136" [dilithium2/poly.c:599]   --->   Operation 1917 'or' 'or_ln599_16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln599_80 = zext i10 %or_ln599_16" [dilithium2/poly.c:599]   --->   Operation 1918 'zext' 'zext_ln599_80' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1919 [1/1] (0.00ns)   --->   "%r_addr_391 = getelementptr i32 %r, i64 0, i64 %zext_ln599_80" [dilithium2/poly.c:599]   --->   Operation 1919 'getelementptr' 'r_addr_391' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1920 [1/1] (0.00ns)   --->   "%or_ln600_17 = or i10 %tmp, i10 137" [dilithium2/poly.c:600]   --->   Operation 1920 'or' 'or_ln600_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln600_49 = zext i10 %or_ln600_17" [dilithium2/poly.c:600]   --->   Operation 1921 'zext' 'zext_ln600_49' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1922 [1/1] (0.00ns)   --->   "%r_addr_392 = getelementptr i32 %r, i64 0, i64 %zext_ln600_49" [dilithium2/poly.c:600]   --->   Operation 1922 'getelementptr' 'r_addr_392' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln599_34 = zext i3 %trunc_ln599_17" [dilithium2/poly.c:599]   --->   Operation 1923 'zext' 'zext_ln599_34' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln600_17 = zext i3 %trunc_ln600_17" [dilithium2/poly.c:600]   --->   Operation 1924 'zext' 'zext_ln600_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1925 [1/1] (1.34ns)   --->   "%sub_ln608_17 = sub i4 2, i4 %zext_ln599_34" [dilithium2/poly.c:608]   --->   Operation 1925 'sub' 'sub_ln608_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln608_17 = sext i4 %sub_ln608_17" [dilithium2/poly.c:608]   --->   Operation 1926 'sext' 'sext_ln608_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1927 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_17, i10 %r_addr_391" [dilithium2/poly.c:608]   --->   Operation 1927 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1928 [1/1] (1.34ns)   --->   "%sub_ln609_17 = sub i4 2, i4 %zext_ln600_17" [dilithium2/poly.c:609]   --->   Operation 1928 'sub' 'sub_ln609_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln609_17 = sext i4 %sub_ln609_17" [dilithium2/poly.c:609]   --->   Operation 1929 'sext' 'sext_ln609_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1930 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_17, i10 %r_addr_392" [dilithium2/poly.c:609]   --->   Operation 1930 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 71 <SV = 70> <Delay = 4.11>
ST_71 : Operation 1931 [1/1] (0.00ns)   --->   "%or_ln601_47 = or i10 %tmp, i10 138" [dilithium2/poly.c:601]   --->   Operation 1931 'or' 'or_ln601_47' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln601_81 = zext i10 %or_ln601_47" [dilithium2/poly.c:601]   --->   Operation 1932 'zext' 'zext_ln601_81' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1933 [1/1] (0.00ns)   --->   "%r_addr_393 = getelementptr i32 %r, i64 0, i64 %zext_ln601_81" [dilithium2/poly.c:601]   --->   Operation 1933 'getelementptr' 'r_addr_393' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1934 [1/1] (0.00ns)   --->   "%or_ln602_17 = or i10 %tmp, i10 139" [dilithium2/poly.c:602]   --->   Operation 1934 'or' 'or_ln602_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln602_49 = zext i10 %or_ln602_17" [dilithium2/poly.c:602]   --->   Operation 1935 'zext' 'zext_ln602_49' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1936 [1/1] (0.00ns)   --->   "%r_addr_394 = getelementptr i32 %r, i64 0, i64 %zext_ln602_49" [dilithium2/poly.c:602]   --->   Operation 1936 'getelementptr' 'r_addr_394' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1937 [1/1] (0.00ns)   --->   "%or_ln601_16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_33, i2 %trunc_ln601_32" [dilithium2/poly.c:601]   --->   Operation 1937 'bitconcatenate' 'or_ln601_16' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln601_35 = zext i3 %or_ln601_16" [dilithium2/poly.c:601]   --->   Operation 1938 'zext' 'zext_ln601_35' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln602_17 = zext i3 %trunc_ln602_16" [dilithium2/poly.c:602]   --->   Operation 1939 'zext' 'zext_ln602_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1940 [1/1] (1.34ns)   --->   "%sub_ln610_17 = sub i4 2, i4 %zext_ln601_35" [dilithium2/poly.c:610]   --->   Operation 1940 'sub' 'sub_ln610_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln610_17 = sext i4 %sub_ln610_17" [dilithium2/poly.c:610]   --->   Operation 1941 'sext' 'sext_ln610_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1942 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_17, i10 %r_addr_393" [dilithium2/poly.c:610]   --->   Operation 1942 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1943 [1/1] (1.34ns)   --->   "%sub_ln611_17 = sub i4 2, i4 %zext_ln602_17" [dilithium2/poly.c:611]   --->   Operation 1943 'sub' 'sub_ln611_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln611_17 = sext i4 %sub_ln611_17" [dilithium2/poly.c:611]   --->   Operation 1944 'sext' 'sext_ln611_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1945 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_17, i10 %r_addr_394" [dilithium2/poly.c:611]   --->   Operation 1945 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 71> <Delay = 4.11>
ST_72 : Operation 1946 [1/1] (0.00ns)   --->   "%or_ln603_17 = or i10 %tmp, i10 140" [dilithium2/poly.c:603]   --->   Operation 1946 'or' 'or_ln603_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln603_49 = zext i10 %or_ln603_17" [dilithium2/poly.c:603]   --->   Operation 1947 'zext' 'zext_ln603_49' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1948 [1/1] (0.00ns)   --->   "%r_addr_395 = getelementptr i32 %r, i64 0, i64 %zext_ln603_49" [dilithium2/poly.c:603]   --->   Operation 1948 'getelementptr' 'r_addr_395' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1949 [1/1] (0.00ns)   --->   "%or_ln604_47 = or i10 %tmp, i10 141" [dilithium2/poly.c:604]   --->   Operation 1949 'or' 'or_ln604_47' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln604_81 = zext i10 %or_ln604_47" [dilithium2/poly.c:604]   --->   Operation 1950 'zext' 'zext_ln604_81' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1951 [1/1] (0.00ns)   --->   "%r_addr_396 = getelementptr i32 %r, i64 0, i64 %zext_ln604_81" [dilithium2/poly.c:604]   --->   Operation 1951 'getelementptr' 'r_addr_396' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln603_17 = zext i3 %trunc_ln603_16" [dilithium2/poly.c:603]   --->   Operation 1952 'zext' 'zext_ln603_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1953 [1/1] (0.00ns)   --->   "%or_ln604_16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_17, i1 %tmp_406" [dilithium2/poly.c:604]   --->   Operation 1953 'bitconcatenate' 'or_ln604_16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln604_35 = zext i3 %or_ln604_16" [dilithium2/poly.c:604]   --->   Operation 1954 'zext' 'zext_ln604_35' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1955 [1/1] (1.34ns)   --->   "%sub_ln612_17 = sub i4 2, i4 %zext_ln603_17" [dilithium2/poly.c:612]   --->   Operation 1955 'sub' 'sub_ln612_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln612_17 = sext i4 %sub_ln612_17" [dilithium2/poly.c:612]   --->   Operation 1956 'sext' 'sext_ln612_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1957 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_17, i10 %r_addr_395" [dilithium2/poly.c:612]   --->   Operation 1957 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1958 [1/1] (1.34ns)   --->   "%sub_ln613_17 = sub i4 2, i4 %zext_ln604_35" [dilithium2/poly.c:613]   --->   Operation 1958 'sub' 'sub_ln613_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln613_17 = sext i4 %sub_ln613_17" [dilithium2/poly.c:613]   --->   Operation 1959 'sext' 'sext_ln613_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1960 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_17, i10 %r_addr_396" [dilithium2/poly.c:613]   --->   Operation 1960 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 73 <SV = 72> <Delay = 4.11>
ST_73 : Operation 1961 [1/1] (0.00ns)   --->   "%or_ln605_17 = or i10 %tmp, i10 142" [dilithium2/poly.c:605]   --->   Operation 1961 'or' 'or_ln605_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln605_49 = zext i10 %or_ln605_17" [dilithium2/poly.c:605]   --->   Operation 1962 'zext' 'zext_ln605_49' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1963 [1/1] (0.00ns)   --->   "%r_addr_397 = getelementptr i32 %r, i64 0, i64 %zext_ln605_49" [dilithium2/poly.c:605]   --->   Operation 1963 'getelementptr' 'r_addr_397' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1964 [1/1] (0.00ns)   --->   "%or_ln606_17 = or i10 %tmp, i10 143" [dilithium2/poly.c:606]   --->   Operation 1964 'or' 'or_ln606_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln606_49 = zext i10 %or_ln606_17" [dilithium2/poly.c:606]   --->   Operation 1965 'zext' 'zext_ln606_49' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1966 [1/1] (0.00ns)   --->   "%r_addr_398 = getelementptr i32 %r, i64 0, i64 %zext_ln606_49" [dilithium2/poly.c:606]   --->   Operation 1966 'getelementptr' 'r_addr_398' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln605_17 = zext i3 %trunc_ln605_16" [dilithium2/poly.c:605]   --->   Operation 1967 'zext' 'zext_ln605_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln606_17 = zext i3 %trunc_ln606_16" [dilithium2/poly.c:606]   --->   Operation 1968 'zext' 'zext_ln606_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1969 [1/1] (1.34ns)   --->   "%sub_ln614_17 = sub i4 2, i4 %zext_ln605_17" [dilithium2/poly.c:614]   --->   Operation 1969 'sub' 'sub_ln614_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln614_17 = sext i4 %sub_ln614_17" [dilithium2/poly.c:614]   --->   Operation 1970 'sext' 'sext_ln614_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1971 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_17, i10 %r_addr_397" [dilithium2/poly.c:614]   --->   Operation 1971 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1972 [1/1] (1.34ns)   --->   "%sub_ln615_17 = sub i4 2, i4 %zext_ln606_17" [dilithium2/poly.c:615]   --->   Operation 1972 'sub' 'sub_ln615_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln615_17 = sext i4 %sub_ln615_17" [dilithium2/poly.c:615]   --->   Operation 1973 'sext' 'sext_ln615_17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1974 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_17, i10 %r_addr_398" [dilithium2/poly.c:615]   --->   Operation 1974 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 74 <SV = 73> <Delay = 4.11>
ST_74 : Operation 1975 [1/1] (0.00ns)   --->   "%or_ln599_17 = or i10 %tmp, i10 144" [dilithium2/poly.c:599]   --->   Operation 1975 'or' 'or_ln599_17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln599_81 = zext i10 %or_ln599_17" [dilithium2/poly.c:599]   --->   Operation 1976 'zext' 'zext_ln599_81' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1977 [1/1] (0.00ns)   --->   "%r_addr_399 = getelementptr i32 %r, i64 0, i64 %zext_ln599_81" [dilithium2/poly.c:599]   --->   Operation 1977 'getelementptr' 'r_addr_399' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1978 [1/1] (0.00ns)   --->   "%or_ln600_18 = or i10 %tmp, i10 145" [dilithium2/poly.c:600]   --->   Operation 1978 'or' 'or_ln600_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln600_50 = zext i10 %or_ln600_18" [dilithium2/poly.c:600]   --->   Operation 1979 'zext' 'zext_ln600_50' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1980 [1/1] (0.00ns)   --->   "%r_addr_400 = getelementptr i32 %r, i64 0, i64 %zext_ln600_50" [dilithium2/poly.c:600]   --->   Operation 1980 'getelementptr' 'r_addr_400' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln599_36 = zext i3 %trunc_ln599_18" [dilithium2/poly.c:599]   --->   Operation 1981 'zext' 'zext_ln599_36' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln600_18 = zext i3 %trunc_ln600_18" [dilithium2/poly.c:600]   --->   Operation 1982 'zext' 'zext_ln600_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1983 [1/1] (1.34ns)   --->   "%sub_ln608_18 = sub i4 2, i4 %zext_ln599_36" [dilithium2/poly.c:608]   --->   Operation 1983 'sub' 'sub_ln608_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln608_18 = sext i4 %sub_ln608_18" [dilithium2/poly.c:608]   --->   Operation 1984 'sext' 'sext_ln608_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1985 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_18, i10 %r_addr_399" [dilithium2/poly.c:608]   --->   Operation 1985 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1986 [1/1] (1.34ns)   --->   "%sub_ln609_18 = sub i4 2, i4 %zext_ln600_18" [dilithium2/poly.c:609]   --->   Operation 1986 'sub' 'sub_ln609_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln609_18 = sext i4 %sub_ln609_18" [dilithium2/poly.c:609]   --->   Operation 1987 'sext' 'sext_ln609_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1988 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_18, i10 %r_addr_400" [dilithium2/poly.c:609]   --->   Operation 1988 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 75 <SV = 74> <Delay = 4.11>
ST_75 : Operation 1989 [1/1] (0.00ns)   --->   "%or_ln601_48 = or i10 %tmp, i10 146" [dilithium2/poly.c:601]   --->   Operation 1989 'or' 'or_ln601_48' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln601_82 = zext i10 %or_ln601_48" [dilithium2/poly.c:601]   --->   Operation 1990 'zext' 'zext_ln601_82' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1991 [1/1] (0.00ns)   --->   "%r_addr_401 = getelementptr i32 %r, i64 0, i64 %zext_ln601_82" [dilithium2/poly.c:601]   --->   Operation 1991 'getelementptr' 'r_addr_401' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1992 [1/1] (0.00ns)   --->   "%or_ln602_18 = or i10 %tmp, i10 147" [dilithium2/poly.c:602]   --->   Operation 1992 'or' 'or_ln602_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln602_50 = zext i10 %or_ln602_18" [dilithium2/poly.c:602]   --->   Operation 1993 'zext' 'zext_ln602_50' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1994 [1/1] (0.00ns)   --->   "%r_addr_402 = getelementptr i32 %r, i64 0, i64 %zext_ln602_50" [dilithium2/poly.c:602]   --->   Operation 1994 'getelementptr' 'r_addr_402' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1995 [1/1] (0.00ns)   --->   "%or_ln601_17 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_35, i2 %trunc_ln601_34" [dilithium2/poly.c:601]   --->   Operation 1995 'bitconcatenate' 'or_ln601_17' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln601_37 = zext i3 %or_ln601_17" [dilithium2/poly.c:601]   --->   Operation 1996 'zext' 'zext_ln601_37' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln602_18 = zext i3 %trunc_ln602_17" [dilithium2/poly.c:602]   --->   Operation 1997 'zext' 'zext_ln602_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1998 [1/1] (1.34ns)   --->   "%sub_ln610_18 = sub i4 2, i4 %zext_ln601_37" [dilithium2/poly.c:610]   --->   Operation 1998 'sub' 'sub_ln610_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln610_18 = sext i4 %sub_ln610_18" [dilithium2/poly.c:610]   --->   Operation 1999 'sext' 'sext_ln610_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2000 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_18, i10 %r_addr_401" [dilithium2/poly.c:610]   --->   Operation 2000 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 2001 [1/1] (1.34ns)   --->   "%sub_ln611_18 = sub i4 2, i4 %zext_ln602_18" [dilithium2/poly.c:611]   --->   Operation 2001 'sub' 'sub_ln611_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln611_18 = sext i4 %sub_ln611_18" [dilithium2/poly.c:611]   --->   Operation 2002 'sext' 'sext_ln611_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2003 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_18, i10 %r_addr_402" [dilithium2/poly.c:611]   --->   Operation 2003 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 76 <SV = 75> <Delay = 4.11>
ST_76 : Operation 2004 [1/1] (0.00ns)   --->   "%or_ln603_18 = or i10 %tmp, i10 148" [dilithium2/poly.c:603]   --->   Operation 2004 'or' 'or_ln603_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln603_50 = zext i10 %or_ln603_18" [dilithium2/poly.c:603]   --->   Operation 2005 'zext' 'zext_ln603_50' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2006 [1/1] (0.00ns)   --->   "%r_addr_403 = getelementptr i32 %r, i64 0, i64 %zext_ln603_50" [dilithium2/poly.c:603]   --->   Operation 2006 'getelementptr' 'r_addr_403' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2007 [1/1] (0.00ns)   --->   "%or_ln604_48 = or i10 %tmp, i10 149" [dilithium2/poly.c:604]   --->   Operation 2007 'or' 'or_ln604_48' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln604_82 = zext i10 %or_ln604_48" [dilithium2/poly.c:604]   --->   Operation 2008 'zext' 'zext_ln604_82' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2009 [1/1] (0.00ns)   --->   "%r_addr_404 = getelementptr i32 %r, i64 0, i64 %zext_ln604_82" [dilithium2/poly.c:604]   --->   Operation 2009 'getelementptr' 'r_addr_404' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln603_18 = zext i3 %trunc_ln603_17" [dilithium2/poly.c:603]   --->   Operation 2010 'zext' 'zext_ln603_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2011 [1/1] (0.00ns)   --->   "%or_ln604_17 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_18, i1 %tmp_407" [dilithium2/poly.c:604]   --->   Operation 2011 'bitconcatenate' 'or_ln604_17' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln604_37 = zext i3 %or_ln604_17" [dilithium2/poly.c:604]   --->   Operation 2012 'zext' 'zext_ln604_37' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2013 [1/1] (1.34ns)   --->   "%sub_ln612_18 = sub i4 2, i4 %zext_ln603_18" [dilithium2/poly.c:612]   --->   Operation 2013 'sub' 'sub_ln612_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln612_18 = sext i4 %sub_ln612_18" [dilithium2/poly.c:612]   --->   Operation 2014 'sext' 'sext_ln612_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2015 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_18, i10 %r_addr_403" [dilithium2/poly.c:612]   --->   Operation 2015 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 2016 [1/1] (1.34ns)   --->   "%sub_ln613_18 = sub i4 2, i4 %zext_ln604_37" [dilithium2/poly.c:613]   --->   Operation 2016 'sub' 'sub_ln613_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln613_18 = sext i4 %sub_ln613_18" [dilithium2/poly.c:613]   --->   Operation 2017 'sext' 'sext_ln613_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2018 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_18, i10 %r_addr_404" [dilithium2/poly.c:613]   --->   Operation 2018 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 77 <SV = 76> <Delay = 4.11>
ST_77 : Operation 2019 [1/1] (0.00ns)   --->   "%or_ln605_18 = or i10 %tmp, i10 150" [dilithium2/poly.c:605]   --->   Operation 2019 'or' 'or_ln605_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln605_50 = zext i10 %or_ln605_18" [dilithium2/poly.c:605]   --->   Operation 2020 'zext' 'zext_ln605_50' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2021 [1/1] (0.00ns)   --->   "%r_addr_405 = getelementptr i32 %r, i64 0, i64 %zext_ln605_50" [dilithium2/poly.c:605]   --->   Operation 2021 'getelementptr' 'r_addr_405' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2022 [1/1] (0.00ns)   --->   "%or_ln606_18 = or i10 %tmp, i10 151" [dilithium2/poly.c:606]   --->   Operation 2022 'or' 'or_ln606_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln606_50 = zext i10 %or_ln606_18" [dilithium2/poly.c:606]   --->   Operation 2023 'zext' 'zext_ln606_50' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2024 [1/1] (0.00ns)   --->   "%r_addr_406 = getelementptr i32 %r, i64 0, i64 %zext_ln606_50" [dilithium2/poly.c:606]   --->   Operation 2024 'getelementptr' 'r_addr_406' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln605_18 = zext i3 %trunc_ln605_17" [dilithium2/poly.c:605]   --->   Operation 2025 'zext' 'zext_ln605_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln606_18 = zext i3 %trunc_ln606_17" [dilithium2/poly.c:606]   --->   Operation 2026 'zext' 'zext_ln606_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2027 [1/1] (1.34ns)   --->   "%sub_ln614_18 = sub i4 2, i4 %zext_ln605_18" [dilithium2/poly.c:614]   --->   Operation 2027 'sub' 'sub_ln614_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln614_18 = sext i4 %sub_ln614_18" [dilithium2/poly.c:614]   --->   Operation 2028 'sext' 'sext_ln614_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2029 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_18, i10 %r_addr_405" [dilithium2/poly.c:614]   --->   Operation 2029 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 2030 [1/1] (1.34ns)   --->   "%sub_ln615_18 = sub i4 2, i4 %zext_ln606_18" [dilithium2/poly.c:615]   --->   Operation 2030 'sub' 'sub_ln615_18' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln615_18 = sext i4 %sub_ln615_18" [dilithium2/poly.c:615]   --->   Operation 2031 'sext' 'sext_ln615_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2032 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_18, i10 %r_addr_406" [dilithium2/poly.c:615]   --->   Operation 2032 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 77> <Delay = 4.11>
ST_78 : Operation 2033 [1/1] (0.00ns)   --->   "%or_ln599_18 = or i10 %tmp, i10 152" [dilithium2/poly.c:599]   --->   Operation 2033 'or' 'or_ln599_18' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln599_82 = zext i10 %or_ln599_18" [dilithium2/poly.c:599]   --->   Operation 2034 'zext' 'zext_ln599_82' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2035 [1/1] (0.00ns)   --->   "%r_addr_407 = getelementptr i32 %r, i64 0, i64 %zext_ln599_82" [dilithium2/poly.c:599]   --->   Operation 2035 'getelementptr' 'r_addr_407' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2036 [1/1] (0.00ns)   --->   "%or_ln600_19 = or i10 %tmp, i10 153" [dilithium2/poly.c:600]   --->   Operation 2036 'or' 'or_ln600_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln600_51 = zext i10 %or_ln600_19" [dilithium2/poly.c:600]   --->   Operation 2037 'zext' 'zext_ln600_51' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2038 [1/1] (0.00ns)   --->   "%r_addr_408 = getelementptr i32 %r, i64 0, i64 %zext_ln600_51" [dilithium2/poly.c:600]   --->   Operation 2038 'getelementptr' 'r_addr_408' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln599_38 = zext i3 %trunc_ln599_19" [dilithium2/poly.c:599]   --->   Operation 2039 'zext' 'zext_ln599_38' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln600_19 = zext i3 %trunc_ln600_19" [dilithium2/poly.c:600]   --->   Operation 2040 'zext' 'zext_ln600_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2041 [1/1] (1.34ns)   --->   "%sub_ln608_19 = sub i4 2, i4 %zext_ln599_38" [dilithium2/poly.c:608]   --->   Operation 2041 'sub' 'sub_ln608_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln608_19 = sext i4 %sub_ln608_19" [dilithium2/poly.c:608]   --->   Operation 2042 'sext' 'sext_ln608_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2043 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_19, i10 %r_addr_407" [dilithium2/poly.c:608]   --->   Operation 2043 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 2044 [1/1] (1.34ns)   --->   "%sub_ln609_19 = sub i4 2, i4 %zext_ln600_19" [dilithium2/poly.c:609]   --->   Operation 2044 'sub' 'sub_ln609_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln609_19 = sext i4 %sub_ln609_19" [dilithium2/poly.c:609]   --->   Operation 2045 'sext' 'sext_ln609_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2046 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_19, i10 %r_addr_408" [dilithium2/poly.c:609]   --->   Operation 2046 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 78> <Delay = 4.11>
ST_79 : Operation 2047 [1/1] (0.00ns)   --->   "%or_ln601_49 = or i10 %tmp, i10 154" [dilithium2/poly.c:601]   --->   Operation 2047 'or' 'or_ln601_49' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln601_83 = zext i10 %or_ln601_49" [dilithium2/poly.c:601]   --->   Operation 2048 'zext' 'zext_ln601_83' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2049 [1/1] (0.00ns)   --->   "%r_addr_409 = getelementptr i32 %r, i64 0, i64 %zext_ln601_83" [dilithium2/poly.c:601]   --->   Operation 2049 'getelementptr' 'r_addr_409' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2050 [1/1] (0.00ns)   --->   "%or_ln602_19 = or i10 %tmp, i10 155" [dilithium2/poly.c:602]   --->   Operation 2050 'or' 'or_ln602_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln602_51 = zext i10 %or_ln602_19" [dilithium2/poly.c:602]   --->   Operation 2051 'zext' 'zext_ln602_51' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2052 [1/1] (0.00ns)   --->   "%r_addr_410 = getelementptr i32 %r, i64 0, i64 %zext_ln602_51" [dilithium2/poly.c:602]   --->   Operation 2052 'getelementptr' 'r_addr_410' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2053 [1/1] (0.00ns)   --->   "%or_ln601_18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_37, i2 %trunc_ln601_36" [dilithium2/poly.c:601]   --->   Operation 2053 'bitconcatenate' 'or_ln601_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln601_39 = zext i3 %or_ln601_18" [dilithium2/poly.c:601]   --->   Operation 2054 'zext' 'zext_ln601_39' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln602_19 = zext i3 %trunc_ln602_18" [dilithium2/poly.c:602]   --->   Operation 2055 'zext' 'zext_ln602_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2056 [1/1] (1.34ns)   --->   "%sub_ln610_19 = sub i4 2, i4 %zext_ln601_39" [dilithium2/poly.c:610]   --->   Operation 2056 'sub' 'sub_ln610_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln610_19 = sext i4 %sub_ln610_19" [dilithium2/poly.c:610]   --->   Operation 2057 'sext' 'sext_ln610_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2058 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_19, i10 %r_addr_409" [dilithium2/poly.c:610]   --->   Operation 2058 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 2059 [1/1] (1.34ns)   --->   "%sub_ln611_19 = sub i4 2, i4 %zext_ln602_19" [dilithium2/poly.c:611]   --->   Operation 2059 'sub' 'sub_ln611_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln611_19 = sext i4 %sub_ln611_19" [dilithium2/poly.c:611]   --->   Operation 2060 'sext' 'sext_ln611_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2061 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_19, i10 %r_addr_410" [dilithium2/poly.c:611]   --->   Operation 2061 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 79> <Delay = 4.11>
ST_80 : Operation 2062 [1/1] (0.00ns)   --->   "%or_ln603_19 = or i10 %tmp, i10 156" [dilithium2/poly.c:603]   --->   Operation 2062 'or' 'or_ln603_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln603_51 = zext i10 %or_ln603_19" [dilithium2/poly.c:603]   --->   Operation 2063 'zext' 'zext_ln603_51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2064 [1/1] (0.00ns)   --->   "%r_addr_411 = getelementptr i32 %r, i64 0, i64 %zext_ln603_51" [dilithium2/poly.c:603]   --->   Operation 2064 'getelementptr' 'r_addr_411' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2065 [1/1] (0.00ns)   --->   "%or_ln604_49 = or i10 %tmp, i10 157" [dilithium2/poly.c:604]   --->   Operation 2065 'or' 'or_ln604_49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln604_83 = zext i10 %or_ln604_49" [dilithium2/poly.c:604]   --->   Operation 2066 'zext' 'zext_ln604_83' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2067 [1/1] (0.00ns)   --->   "%r_addr_412 = getelementptr i32 %r, i64 0, i64 %zext_ln604_83" [dilithium2/poly.c:604]   --->   Operation 2067 'getelementptr' 'r_addr_412' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln603_19 = zext i3 %trunc_ln603_18" [dilithium2/poly.c:603]   --->   Operation 2068 'zext' 'zext_ln603_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2069 [1/1] (0.00ns)   --->   "%or_ln604_18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_19, i1 %tmp_408" [dilithium2/poly.c:604]   --->   Operation 2069 'bitconcatenate' 'or_ln604_18' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln604_39 = zext i3 %or_ln604_18" [dilithium2/poly.c:604]   --->   Operation 2070 'zext' 'zext_ln604_39' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2071 [1/1] (1.34ns)   --->   "%sub_ln612_19 = sub i4 2, i4 %zext_ln603_19" [dilithium2/poly.c:612]   --->   Operation 2071 'sub' 'sub_ln612_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln612_19 = sext i4 %sub_ln612_19" [dilithium2/poly.c:612]   --->   Operation 2072 'sext' 'sext_ln612_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2073 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_19, i10 %r_addr_411" [dilithium2/poly.c:612]   --->   Operation 2073 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 2074 [1/1] (1.34ns)   --->   "%sub_ln613_19 = sub i4 2, i4 %zext_ln604_39" [dilithium2/poly.c:613]   --->   Operation 2074 'sub' 'sub_ln613_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln613_19 = sext i4 %sub_ln613_19" [dilithium2/poly.c:613]   --->   Operation 2075 'sext' 'sext_ln613_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2076 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_19, i10 %r_addr_412" [dilithium2/poly.c:613]   --->   Operation 2076 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 80> <Delay = 4.11>
ST_81 : Operation 2077 [1/1] (0.00ns)   --->   "%or_ln605_19 = or i10 %tmp, i10 158" [dilithium2/poly.c:605]   --->   Operation 2077 'or' 'or_ln605_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln605_51 = zext i10 %or_ln605_19" [dilithium2/poly.c:605]   --->   Operation 2078 'zext' 'zext_ln605_51' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2079 [1/1] (0.00ns)   --->   "%r_addr_413 = getelementptr i32 %r, i64 0, i64 %zext_ln605_51" [dilithium2/poly.c:605]   --->   Operation 2079 'getelementptr' 'r_addr_413' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2080 [1/1] (0.00ns)   --->   "%or_ln606_19 = or i10 %tmp, i10 159" [dilithium2/poly.c:606]   --->   Operation 2080 'or' 'or_ln606_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln606_51 = zext i10 %or_ln606_19" [dilithium2/poly.c:606]   --->   Operation 2081 'zext' 'zext_ln606_51' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2082 [1/1] (0.00ns)   --->   "%r_addr_414 = getelementptr i32 %r, i64 0, i64 %zext_ln606_51" [dilithium2/poly.c:606]   --->   Operation 2082 'getelementptr' 'r_addr_414' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln605_19 = zext i3 %trunc_ln605_18" [dilithium2/poly.c:605]   --->   Operation 2083 'zext' 'zext_ln605_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln606_19 = zext i3 %trunc_ln606_18" [dilithium2/poly.c:606]   --->   Operation 2084 'zext' 'zext_ln606_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2085 [1/1] (1.34ns)   --->   "%sub_ln614_19 = sub i4 2, i4 %zext_ln605_19" [dilithium2/poly.c:614]   --->   Operation 2085 'sub' 'sub_ln614_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln614_19 = sext i4 %sub_ln614_19" [dilithium2/poly.c:614]   --->   Operation 2086 'sext' 'sext_ln614_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2087 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_19, i10 %r_addr_413" [dilithium2/poly.c:614]   --->   Operation 2087 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 2088 [1/1] (1.34ns)   --->   "%sub_ln615_19 = sub i4 2, i4 %zext_ln606_19" [dilithium2/poly.c:615]   --->   Operation 2088 'sub' 'sub_ln615_19' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln615_19 = sext i4 %sub_ln615_19" [dilithium2/poly.c:615]   --->   Operation 2089 'sext' 'sext_ln615_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2090 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_19, i10 %r_addr_414" [dilithium2/poly.c:615]   --->   Operation 2090 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 81> <Delay = 4.11>
ST_82 : Operation 2091 [1/1] (0.00ns)   --->   "%or_ln599_19 = or i10 %tmp, i10 160" [dilithium2/poly.c:599]   --->   Operation 2091 'or' 'or_ln599_19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln599_83 = zext i10 %or_ln599_19" [dilithium2/poly.c:599]   --->   Operation 2092 'zext' 'zext_ln599_83' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2093 [1/1] (0.00ns)   --->   "%r_addr_415 = getelementptr i32 %r, i64 0, i64 %zext_ln599_83" [dilithium2/poly.c:599]   --->   Operation 2093 'getelementptr' 'r_addr_415' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2094 [1/1] (0.00ns)   --->   "%or_ln600_20 = or i10 %tmp, i10 161" [dilithium2/poly.c:600]   --->   Operation 2094 'or' 'or_ln600_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln600_52 = zext i10 %or_ln600_20" [dilithium2/poly.c:600]   --->   Operation 2095 'zext' 'zext_ln600_52' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2096 [1/1] (0.00ns)   --->   "%r_addr_416 = getelementptr i32 %r, i64 0, i64 %zext_ln600_52" [dilithium2/poly.c:600]   --->   Operation 2096 'getelementptr' 'r_addr_416' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln599_40 = zext i3 %trunc_ln599_20" [dilithium2/poly.c:599]   --->   Operation 2097 'zext' 'zext_ln599_40' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln600_20 = zext i3 %trunc_ln600_20" [dilithium2/poly.c:600]   --->   Operation 2098 'zext' 'zext_ln600_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2099 [1/1] (1.34ns)   --->   "%sub_ln608_20 = sub i4 2, i4 %zext_ln599_40" [dilithium2/poly.c:608]   --->   Operation 2099 'sub' 'sub_ln608_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln608_20 = sext i4 %sub_ln608_20" [dilithium2/poly.c:608]   --->   Operation 2100 'sext' 'sext_ln608_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2101 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_20, i10 %r_addr_415" [dilithium2/poly.c:608]   --->   Operation 2101 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 2102 [1/1] (1.34ns)   --->   "%sub_ln609_20 = sub i4 2, i4 %zext_ln600_20" [dilithium2/poly.c:609]   --->   Operation 2102 'sub' 'sub_ln609_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln609_20 = sext i4 %sub_ln609_20" [dilithium2/poly.c:609]   --->   Operation 2103 'sext' 'sext_ln609_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2104 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_20, i10 %r_addr_416" [dilithium2/poly.c:609]   --->   Operation 2104 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 82> <Delay = 4.11>
ST_83 : Operation 2105 [1/1] (0.00ns)   --->   "%or_ln601_50 = or i10 %tmp, i10 162" [dilithium2/poly.c:601]   --->   Operation 2105 'or' 'or_ln601_50' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln601_84 = zext i10 %or_ln601_50" [dilithium2/poly.c:601]   --->   Operation 2106 'zext' 'zext_ln601_84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2107 [1/1] (0.00ns)   --->   "%r_addr_417 = getelementptr i32 %r, i64 0, i64 %zext_ln601_84" [dilithium2/poly.c:601]   --->   Operation 2107 'getelementptr' 'r_addr_417' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2108 [1/1] (0.00ns)   --->   "%or_ln602_20 = or i10 %tmp, i10 163" [dilithium2/poly.c:602]   --->   Operation 2108 'or' 'or_ln602_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln602_52 = zext i10 %or_ln602_20" [dilithium2/poly.c:602]   --->   Operation 2109 'zext' 'zext_ln602_52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2110 [1/1] (0.00ns)   --->   "%r_addr_418 = getelementptr i32 %r, i64 0, i64 %zext_ln602_52" [dilithium2/poly.c:602]   --->   Operation 2110 'getelementptr' 'r_addr_418' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2111 [1/1] (0.00ns)   --->   "%or_ln601_19 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_39, i2 %trunc_ln601_38" [dilithium2/poly.c:601]   --->   Operation 2111 'bitconcatenate' 'or_ln601_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln601_41 = zext i3 %or_ln601_19" [dilithium2/poly.c:601]   --->   Operation 2112 'zext' 'zext_ln601_41' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln602_20 = zext i3 %trunc_ln602_19" [dilithium2/poly.c:602]   --->   Operation 2113 'zext' 'zext_ln602_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2114 [1/1] (1.34ns)   --->   "%sub_ln610_20 = sub i4 2, i4 %zext_ln601_41" [dilithium2/poly.c:610]   --->   Operation 2114 'sub' 'sub_ln610_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln610_20 = sext i4 %sub_ln610_20" [dilithium2/poly.c:610]   --->   Operation 2115 'sext' 'sext_ln610_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2116 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_20, i10 %r_addr_417" [dilithium2/poly.c:610]   --->   Operation 2116 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 2117 [1/1] (1.34ns)   --->   "%sub_ln611_20 = sub i4 2, i4 %zext_ln602_20" [dilithium2/poly.c:611]   --->   Operation 2117 'sub' 'sub_ln611_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln611_20 = sext i4 %sub_ln611_20" [dilithium2/poly.c:611]   --->   Operation 2118 'sext' 'sext_ln611_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2119 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_20, i10 %r_addr_418" [dilithium2/poly.c:611]   --->   Operation 2119 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 83> <Delay = 4.11>
ST_84 : Operation 2120 [1/1] (0.00ns)   --->   "%or_ln603_20 = or i10 %tmp, i10 164" [dilithium2/poly.c:603]   --->   Operation 2120 'or' 'or_ln603_20' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln603_52 = zext i10 %or_ln603_20" [dilithium2/poly.c:603]   --->   Operation 2121 'zext' 'zext_ln603_52' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2122 [1/1] (0.00ns)   --->   "%r_addr_419 = getelementptr i32 %r, i64 0, i64 %zext_ln603_52" [dilithium2/poly.c:603]   --->   Operation 2122 'getelementptr' 'r_addr_419' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2123 [1/1] (0.00ns)   --->   "%or_ln604_50 = or i10 %tmp, i10 165" [dilithium2/poly.c:604]   --->   Operation 2123 'or' 'or_ln604_50' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln604_84 = zext i10 %or_ln604_50" [dilithium2/poly.c:604]   --->   Operation 2124 'zext' 'zext_ln604_84' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2125 [1/1] (0.00ns)   --->   "%r_addr_420 = getelementptr i32 %r, i64 0, i64 %zext_ln604_84" [dilithium2/poly.c:604]   --->   Operation 2125 'getelementptr' 'r_addr_420' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln603_20 = zext i3 %trunc_ln603_19" [dilithium2/poly.c:603]   --->   Operation 2126 'zext' 'zext_ln603_20' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2127 [1/1] (0.00ns)   --->   "%or_ln604_19 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_20, i1 %tmp_409" [dilithium2/poly.c:604]   --->   Operation 2127 'bitconcatenate' 'or_ln604_19' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln604_41 = zext i3 %or_ln604_19" [dilithium2/poly.c:604]   --->   Operation 2128 'zext' 'zext_ln604_41' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2129 [1/1] (1.34ns)   --->   "%sub_ln612_20 = sub i4 2, i4 %zext_ln603_20" [dilithium2/poly.c:612]   --->   Operation 2129 'sub' 'sub_ln612_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln612_20 = sext i4 %sub_ln612_20" [dilithium2/poly.c:612]   --->   Operation 2130 'sext' 'sext_ln612_20' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2131 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_20, i10 %r_addr_419" [dilithium2/poly.c:612]   --->   Operation 2131 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2132 [1/1] (1.34ns)   --->   "%sub_ln613_20 = sub i4 2, i4 %zext_ln604_41" [dilithium2/poly.c:613]   --->   Operation 2132 'sub' 'sub_ln613_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln613_20 = sext i4 %sub_ln613_20" [dilithium2/poly.c:613]   --->   Operation 2133 'sext' 'sext_ln613_20' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2134 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_20, i10 %r_addr_420" [dilithium2/poly.c:613]   --->   Operation 2134 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 84> <Delay = 4.11>
ST_85 : Operation 2135 [1/1] (0.00ns)   --->   "%or_ln605_20 = or i10 %tmp, i10 166" [dilithium2/poly.c:605]   --->   Operation 2135 'or' 'or_ln605_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln605_52 = zext i10 %or_ln605_20" [dilithium2/poly.c:605]   --->   Operation 2136 'zext' 'zext_ln605_52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2137 [1/1] (0.00ns)   --->   "%r_addr_421 = getelementptr i32 %r, i64 0, i64 %zext_ln605_52" [dilithium2/poly.c:605]   --->   Operation 2137 'getelementptr' 'r_addr_421' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2138 [1/1] (0.00ns)   --->   "%or_ln606_20 = or i10 %tmp, i10 167" [dilithium2/poly.c:606]   --->   Operation 2138 'or' 'or_ln606_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln606_52 = zext i10 %or_ln606_20" [dilithium2/poly.c:606]   --->   Operation 2139 'zext' 'zext_ln606_52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2140 [1/1] (0.00ns)   --->   "%r_addr_422 = getelementptr i32 %r, i64 0, i64 %zext_ln606_52" [dilithium2/poly.c:606]   --->   Operation 2140 'getelementptr' 'r_addr_422' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln605_20 = zext i3 %trunc_ln605_19" [dilithium2/poly.c:605]   --->   Operation 2141 'zext' 'zext_ln605_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln606_20 = zext i3 %trunc_ln606_19" [dilithium2/poly.c:606]   --->   Operation 2142 'zext' 'zext_ln606_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2143 [1/1] (1.34ns)   --->   "%sub_ln614_20 = sub i4 2, i4 %zext_ln605_20" [dilithium2/poly.c:614]   --->   Operation 2143 'sub' 'sub_ln614_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln614_20 = sext i4 %sub_ln614_20" [dilithium2/poly.c:614]   --->   Operation 2144 'sext' 'sext_ln614_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2145 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_20, i10 %r_addr_421" [dilithium2/poly.c:614]   --->   Operation 2145 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2146 [1/1] (1.34ns)   --->   "%sub_ln615_20 = sub i4 2, i4 %zext_ln606_20" [dilithium2/poly.c:615]   --->   Operation 2146 'sub' 'sub_ln615_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln615_20 = sext i4 %sub_ln615_20" [dilithium2/poly.c:615]   --->   Operation 2147 'sext' 'sext_ln615_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2148 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_20, i10 %r_addr_422" [dilithium2/poly.c:615]   --->   Operation 2148 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 86 <SV = 85> <Delay = 4.11>
ST_86 : Operation 2149 [1/1] (0.00ns)   --->   "%or_ln599_20 = or i10 %tmp, i10 168" [dilithium2/poly.c:599]   --->   Operation 2149 'or' 'or_ln599_20' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln599_84 = zext i10 %or_ln599_20" [dilithium2/poly.c:599]   --->   Operation 2150 'zext' 'zext_ln599_84' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2151 [1/1] (0.00ns)   --->   "%r_addr_423 = getelementptr i32 %r, i64 0, i64 %zext_ln599_84" [dilithium2/poly.c:599]   --->   Operation 2151 'getelementptr' 'r_addr_423' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2152 [1/1] (0.00ns)   --->   "%or_ln600_21 = or i10 %tmp, i10 169" [dilithium2/poly.c:600]   --->   Operation 2152 'or' 'or_ln600_21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln600_53 = zext i10 %or_ln600_21" [dilithium2/poly.c:600]   --->   Operation 2153 'zext' 'zext_ln600_53' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2154 [1/1] (0.00ns)   --->   "%r_addr_424 = getelementptr i32 %r, i64 0, i64 %zext_ln600_53" [dilithium2/poly.c:600]   --->   Operation 2154 'getelementptr' 'r_addr_424' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln599_42 = zext i3 %trunc_ln599_21" [dilithium2/poly.c:599]   --->   Operation 2155 'zext' 'zext_ln599_42' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln600_21 = zext i3 %trunc_ln600_21" [dilithium2/poly.c:600]   --->   Operation 2156 'zext' 'zext_ln600_21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2157 [1/1] (1.34ns)   --->   "%sub_ln608_21 = sub i4 2, i4 %zext_ln599_42" [dilithium2/poly.c:608]   --->   Operation 2157 'sub' 'sub_ln608_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln608_21 = sext i4 %sub_ln608_21" [dilithium2/poly.c:608]   --->   Operation 2158 'sext' 'sext_ln608_21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2159 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_21, i10 %r_addr_423" [dilithium2/poly.c:608]   --->   Operation 2159 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2160 [1/1] (1.34ns)   --->   "%sub_ln609_21 = sub i4 2, i4 %zext_ln600_21" [dilithium2/poly.c:609]   --->   Operation 2160 'sub' 'sub_ln609_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln609_21 = sext i4 %sub_ln609_21" [dilithium2/poly.c:609]   --->   Operation 2161 'sext' 'sext_ln609_21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2162 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_21, i10 %r_addr_424" [dilithium2/poly.c:609]   --->   Operation 2162 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 87 <SV = 86> <Delay = 4.11>
ST_87 : Operation 2163 [1/1] (0.00ns)   --->   "%or_ln601_51 = or i10 %tmp, i10 170" [dilithium2/poly.c:601]   --->   Operation 2163 'or' 'or_ln601_51' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln601_85 = zext i10 %or_ln601_51" [dilithium2/poly.c:601]   --->   Operation 2164 'zext' 'zext_ln601_85' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2165 [1/1] (0.00ns)   --->   "%r_addr_425 = getelementptr i32 %r, i64 0, i64 %zext_ln601_85" [dilithium2/poly.c:601]   --->   Operation 2165 'getelementptr' 'r_addr_425' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2166 [1/1] (0.00ns)   --->   "%or_ln602_21 = or i10 %tmp, i10 171" [dilithium2/poly.c:602]   --->   Operation 2166 'or' 'or_ln602_21' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln602_53 = zext i10 %or_ln602_21" [dilithium2/poly.c:602]   --->   Operation 2167 'zext' 'zext_ln602_53' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2168 [1/1] (0.00ns)   --->   "%r_addr_426 = getelementptr i32 %r, i64 0, i64 %zext_ln602_53" [dilithium2/poly.c:602]   --->   Operation 2168 'getelementptr' 'r_addr_426' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2169 [1/1] (0.00ns)   --->   "%or_ln601_20 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_41, i2 %trunc_ln601_40" [dilithium2/poly.c:601]   --->   Operation 2169 'bitconcatenate' 'or_ln601_20' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln601_43 = zext i3 %or_ln601_20" [dilithium2/poly.c:601]   --->   Operation 2170 'zext' 'zext_ln601_43' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln602_21 = zext i3 %trunc_ln602_20" [dilithium2/poly.c:602]   --->   Operation 2171 'zext' 'zext_ln602_21' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2172 [1/1] (1.34ns)   --->   "%sub_ln610_21 = sub i4 2, i4 %zext_ln601_43" [dilithium2/poly.c:610]   --->   Operation 2172 'sub' 'sub_ln610_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln610_21 = sext i4 %sub_ln610_21" [dilithium2/poly.c:610]   --->   Operation 2173 'sext' 'sext_ln610_21' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2174 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_21, i10 %r_addr_425" [dilithium2/poly.c:610]   --->   Operation 2174 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2175 [1/1] (1.34ns)   --->   "%sub_ln611_21 = sub i4 2, i4 %zext_ln602_21" [dilithium2/poly.c:611]   --->   Operation 2175 'sub' 'sub_ln611_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln611_21 = sext i4 %sub_ln611_21" [dilithium2/poly.c:611]   --->   Operation 2176 'sext' 'sext_ln611_21' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2177 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_21, i10 %r_addr_426" [dilithium2/poly.c:611]   --->   Operation 2177 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 88 <SV = 87> <Delay = 4.11>
ST_88 : Operation 2178 [1/1] (0.00ns)   --->   "%or_ln603_21 = or i10 %tmp, i10 172" [dilithium2/poly.c:603]   --->   Operation 2178 'or' 'or_ln603_21' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2179 [1/1] (0.00ns)   --->   "%zext_ln603_53 = zext i10 %or_ln603_21" [dilithium2/poly.c:603]   --->   Operation 2179 'zext' 'zext_ln603_53' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2180 [1/1] (0.00ns)   --->   "%r_addr_427 = getelementptr i32 %r, i64 0, i64 %zext_ln603_53" [dilithium2/poly.c:603]   --->   Operation 2180 'getelementptr' 'r_addr_427' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2181 [1/1] (0.00ns)   --->   "%or_ln604_51 = or i10 %tmp, i10 173" [dilithium2/poly.c:604]   --->   Operation 2181 'or' 'or_ln604_51' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln604_85 = zext i10 %or_ln604_51" [dilithium2/poly.c:604]   --->   Operation 2182 'zext' 'zext_ln604_85' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2183 [1/1] (0.00ns)   --->   "%r_addr_428 = getelementptr i32 %r, i64 0, i64 %zext_ln604_85" [dilithium2/poly.c:604]   --->   Operation 2183 'getelementptr' 'r_addr_428' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln603_21 = zext i3 %trunc_ln603_20" [dilithium2/poly.c:603]   --->   Operation 2184 'zext' 'zext_ln603_21' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2185 [1/1] (0.00ns)   --->   "%or_ln604_20 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_21, i1 %tmp_410" [dilithium2/poly.c:604]   --->   Operation 2185 'bitconcatenate' 'or_ln604_20' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln604_43 = zext i3 %or_ln604_20" [dilithium2/poly.c:604]   --->   Operation 2186 'zext' 'zext_ln604_43' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2187 [1/1] (1.34ns)   --->   "%sub_ln612_21 = sub i4 2, i4 %zext_ln603_21" [dilithium2/poly.c:612]   --->   Operation 2187 'sub' 'sub_ln612_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln612_21 = sext i4 %sub_ln612_21" [dilithium2/poly.c:612]   --->   Operation 2188 'sext' 'sext_ln612_21' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2189 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_21, i10 %r_addr_427" [dilithium2/poly.c:612]   --->   Operation 2189 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2190 [1/1] (1.34ns)   --->   "%sub_ln613_21 = sub i4 2, i4 %zext_ln604_43" [dilithium2/poly.c:613]   --->   Operation 2190 'sub' 'sub_ln613_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln613_21 = sext i4 %sub_ln613_21" [dilithium2/poly.c:613]   --->   Operation 2191 'sext' 'sext_ln613_21' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2192 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_21, i10 %r_addr_428" [dilithium2/poly.c:613]   --->   Operation 2192 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 89 <SV = 88> <Delay = 4.11>
ST_89 : Operation 2193 [1/1] (0.00ns)   --->   "%or_ln605_21 = or i10 %tmp, i10 174" [dilithium2/poly.c:605]   --->   Operation 2193 'or' 'or_ln605_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln605_53 = zext i10 %or_ln605_21" [dilithium2/poly.c:605]   --->   Operation 2194 'zext' 'zext_ln605_53' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2195 [1/1] (0.00ns)   --->   "%r_addr_429 = getelementptr i32 %r, i64 0, i64 %zext_ln605_53" [dilithium2/poly.c:605]   --->   Operation 2195 'getelementptr' 'r_addr_429' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2196 [1/1] (0.00ns)   --->   "%or_ln606_21 = or i10 %tmp, i10 175" [dilithium2/poly.c:606]   --->   Operation 2196 'or' 'or_ln606_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln606_53 = zext i10 %or_ln606_21" [dilithium2/poly.c:606]   --->   Operation 2197 'zext' 'zext_ln606_53' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2198 [1/1] (0.00ns)   --->   "%r_addr_430 = getelementptr i32 %r, i64 0, i64 %zext_ln606_53" [dilithium2/poly.c:606]   --->   Operation 2198 'getelementptr' 'r_addr_430' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln605_21 = zext i3 %trunc_ln605_20" [dilithium2/poly.c:605]   --->   Operation 2199 'zext' 'zext_ln605_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln606_21 = zext i3 %trunc_ln606_20" [dilithium2/poly.c:606]   --->   Operation 2200 'zext' 'zext_ln606_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2201 [1/1] (1.34ns)   --->   "%sub_ln614_21 = sub i4 2, i4 %zext_ln605_21" [dilithium2/poly.c:614]   --->   Operation 2201 'sub' 'sub_ln614_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln614_21 = sext i4 %sub_ln614_21" [dilithium2/poly.c:614]   --->   Operation 2202 'sext' 'sext_ln614_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2203 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_21, i10 %r_addr_429" [dilithium2/poly.c:614]   --->   Operation 2203 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2204 [1/1] (1.34ns)   --->   "%sub_ln615_21 = sub i4 2, i4 %zext_ln606_21" [dilithium2/poly.c:615]   --->   Operation 2204 'sub' 'sub_ln615_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln615_21 = sext i4 %sub_ln615_21" [dilithium2/poly.c:615]   --->   Operation 2205 'sext' 'sext_ln615_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2206 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_21, i10 %r_addr_430" [dilithium2/poly.c:615]   --->   Operation 2206 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 90 <SV = 89> <Delay = 4.11>
ST_90 : Operation 2207 [1/1] (0.00ns)   --->   "%or_ln599_21 = or i10 %tmp, i10 176" [dilithium2/poly.c:599]   --->   Operation 2207 'or' 'or_ln599_21' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln599_85 = zext i10 %or_ln599_21" [dilithium2/poly.c:599]   --->   Operation 2208 'zext' 'zext_ln599_85' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2209 [1/1] (0.00ns)   --->   "%r_addr_431 = getelementptr i32 %r, i64 0, i64 %zext_ln599_85" [dilithium2/poly.c:599]   --->   Operation 2209 'getelementptr' 'r_addr_431' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2210 [1/1] (0.00ns)   --->   "%or_ln600_22 = or i10 %tmp, i10 177" [dilithium2/poly.c:600]   --->   Operation 2210 'or' 'or_ln600_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln600_54 = zext i10 %or_ln600_22" [dilithium2/poly.c:600]   --->   Operation 2211 'zext' 'zext_ln600_54' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2212 [1/1] (0.00ns)   --->   "%r_addr_432 = getelementptr i32 %r, i64 0, i64 %zext_ln600_54" [dilithium2/poly.c:600]   --->   Operation 2212 'getelementptr' 'r_addr_432' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2213 [1/1] (0.00ns)   --->   "%zext_ln599_44 = zext i3 %trunc_ln599_22" [dilithium2/poly.c:599]   --->   Operation 2213 'zext' 'zext_ln599_44' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln600_22 = zext i3 %trunc_ln600_22" [dilithium2/poly.c:600]   --->   Operation 2214 'zext' 'zext_ln600_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2215 [1/1] (1.34ns)   --->   "%sub_ln608_22 = sub i4 2, i4 %zext_ln599_44" [dilithium2/poly.c:608]   --->   Operation 2215 'sub' 'sub_ln608_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln608_22 = sext i4 %sub_ln608_22" [dilithium2/poly.c:608]   --->   Operation 2216 'sext' 'sext_ln608_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2217 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_22, i10 %r_addr_431" [dilithium2/poly.c:608]   --->   Operation 2217 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2218 [1/1] (1.34ns)   --->   "%sub_ln609_22 = sub i4 2, i4 %zext_ln600_22" [dilithium2/poly.c:609]   --->   Operation 2218 'sub' 'sub_ln609_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln609_22 = sext i4 %sub_ln609_22" [dilithium2/poly.c:609]   --->   Operation 2219 'sext' 'sext_ln609_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2220 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_22, i10 %r_addr_432" [dilithium2/poly.c:609]   --->   Operation 2220 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 91 <SV = 90> <Delay = 4.11>
ST_91 : Operation 2221 [1/1] (0.00ns)   --->   "%or_ln601_52 = or i10 %tmp, i10 178" [dilithium2/poly.c:601]   --->   Operation 2221 'or' 'or_ln601_52' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln601_86 = zext i10 %or_ln601_52" [dilithium2/poly.c:601]   --->   Operation 2222 'zext' 'zext_ln601_86' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2223 [1/1] (0.00ns)   --->   "%r_addr_433 = getelementptr i32 %r, i64 0, i64 %zext_ln601_86" [dilithium2/poly.c:601]   --->   Operation 2223 'getelementptr' 'r_addr_433' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2224 [1/1] (0.00ns)   --->   "%or_ln602_22 = or i10 %tmp, i10 179" [dilithium2/poly.c:602]   --->   Operation 2224 'or' 'or_ln602_22' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln602_54 = zext i10 %or_ln602_22" [dilithium2/poly.c:602]   --->   Operation 2225 'zext' 'zext_ln602_54' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2226 [1/1] (0.00ns)   --->   "%r_addr_434 = getelementptr i32 %r, i64 0, i64 %zext_ln602_54" [dilithium2/poly.c:602]   --->   Operation 2226 'getelementptr' 'r_addr_434' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2227 [1/1] (0.00ns)   --->   "%or_ln601_21 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_43, i2 %trunc_ln601_42" [dilithium2/poly.c:601]   --->   Operation 2227 'bitconcatenate' 'or_ln601_21' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln601_45 = zext i3 %or_ln601_21" [dilithium2/poly.c:601]   --->   Operation 2228 'zext' 'zext_ln601_45' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln602_22 = zext i3 %trunc_ln602_21" [dilithium2/poly.c:602]   --->   Operation 2229 'zext' 'zext_ln602_22' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2230 [1/1] (1.34ns)   --->   "%sub_ln610_22 = sub i4 2, i4 %zext_ln601_45" [dilithium2/poly.c:610]   --->   Operation 2230 'sub' 'sub_ln610_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln610_22 = sext i4 %sub_ln610_22" [dilithium2/poly.c:610]   --->   Operation 2231 'sext' 'sext_ln610_22' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2232 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_22, i10 %r_addr_433" [dilithium2/poly.c:610]   --->   Operation 2232 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2233 [1/1] (1.34ns)   --->   "%sub_ln611_22 = sub i4 2, i4 %zext_ln602_22" [dilithium2/poly.c:611]   --->   Operation 2233 'sub' 'sub_ln611_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln611_22 = sext i4 %sub_ln611_22" [dilithium2/poly.c:611]   --->   Operation 2234 'sext' 'sext_ln611_22' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2235 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_22, i10 %r_addr_434" [dilithium2/poly.c:611]   --->   Operation 2235 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 92 <SV = 91> <Delay = 4.11>
ST_92 : Operation 2236 [1/1] (0.00ns)   --->   "%or_ln603_22 = or i10 %tmp, i10 180" [dilithium2/poly.c:603]   --->   Operation 2236 'or' 'or_ln603_22' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln603_54 = zext i10 %or_ln603_22" [dilithium2/poly.c:603]   --->   Operation 2237 'zext' 'zext_ln603_54' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2238 [1/1] (0.00ns)   --->   "%r_addr_435 = getelementptr i32 %r, i64 0, i64 %zext_ln603_54" [dilithium2/poly.c:603]   --->   Operation 2238 'getelementptr' 'r_addr_435' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2239 [1/1] (0.00ns)   --->   "%or_ln604_52 = or i10 %tmp, i10 181" [dilithium2/poly.c:604]   --->   Operation 2239 'or' 'or_ln604_52' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln604_86 = zext i10 %or_ln604_52" [dilithium2/poly.c:604]   --->   Operation 2240 'zext' 'zext_ln604_86' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2241 [1/1] (0.00ns)   --->   "%r_addr_436 = getelementptr i32 %r, i64 0, i64 %zext_ln604_86" [dilithium2/poly.c:604]   --->   Operation 2241 'getelementptr' 'r_addr_436' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln603_22 = zext i3 %trunc_ln603_21" [dilithium2/poly.c:603]   --->   Operation 2242 'zext' 'zext_ln603_22' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2243 [1/1] (0.00ns)   --->   "%or_ln604_21 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_22, i1 %tmp_411" [dilithium2/poly.c:604]   --->   Operation 2243 'bitconcatenate' 'or_ln604_21' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln604_45 = zext i3 %or_ln604_21" [dilithium2/poly.c:604]   --->   Operation 2244 'zext' 'zext_ln604_45' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2245 [1/1] (1.34ns)   --->   "%sub_ln612_22 = sub i4 2, i4 %zext_ln603_22" [dilithium2/poly.c:612]   --->   Operation 2245 'sub' 'sub_ln612_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln612_22 = sext i4 %sub_ln612_22" [dilithium2/poly.c:612]   --->   Operation 2246 'sext' 'sext_ln612_22' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2247 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_22, i10 %r_addr_435" [dilithium2/poly.c:612]   --->   Operation 2247 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2248 [1/1] (1.34ns)   --->   "%sub_ln613_22 = sub i4 2, i4 %zext_ln604_45" [dilithium2/poly.c:613]   --->   Operation 2248 'sub' 'sub_ln613_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln613_22 = sext i4 %sub_ln613_22" [dilithium2/poly.c:613]   --->   Operation 2249 'sext' 'sext_ln613_22' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2250 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_22, i10 %r_addr_436" [dilithium2/poly.c:613]   --->   Operation 2250 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 93 <SV = 92> <Delay = 4.11>
ST_93 : Operation 2251 [1/1] (0.00ns)   --->   "%or_ln605_22 = or i10 %tmp, i10 182" [dilithium2/poly.c:605]   --->   Operation 2251 'or' 'or_ln605_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln605_54 = zext i10 %or_ln605_22" [dilithium2/poly.c:605]   --->   Operation 2252 'zext' 'zext_ln605_54' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2253 [1/1] (0.00ns)   --->   "%r_addr_437 = getelementptr i32 %r, i64 0, i64 %zext_ln605_54" [dilithium2/poly.c:605]   --->   Operation 2253 'getelementptr' 'r_addr_437' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2254 [1/1] (0.00ns)   --->   "%or_ln606_22 = or i10 %tmp, i10 183" [dilithium2/poly.c:606]   --->   Operation 2254 'or' 'or_ln606_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln606_54 = zext i10 %or_ln606_22" [dilithium2/poly.c:606]   --->   Operation 2255 'zext' 'zext_ln606_54' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2256 [1/1] (0.00ns)   --->   "%r_addr_438 = getelementptr i32 %r, i64 0, i64 %zext_ln606_54" [dilithium2/poly.c:606]   --->   Operation 2256 'getelementptr' 'r_addr_438' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln605_22 = zext i3 %trunc_ln605_21" [dilithium2/poly.c:605]   --->   Operation 2257 'zext' 'zext_ln605_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln606_22 = zext i3 %trunc_ln606_21" [dilithium2/poly.c:606]   --->   Operation 2258 'zext' 'zext_ln606_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2259 [1/1] (1.34ns)   --->   "%sub_ln614_22 = sub i4 2, i4 %zext_ln605_22" [dilithium2/poly.c:614]   --->   Operation 2259 'sub' 'sub_ln614_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln614_22 = sext i4 %sub_ln614_22" [dilithium2/poly.c:614]   --->   Operation 2260 'sext' 'sext_ln614_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2261 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_22, i10 %r_addr_437" [dilithium2/poly.c:614]   --->   Operation 2261 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2262 [1/1] (1.34ns)   --->   "%sub_ln615_22 = sub i4 2, i4 %zext_ln606_22" [dilithium2/poly.c:615]   --->   Operation 2262 'sub' 'sub_ln615_22' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln615_22 = sext i4 %sub_ln615_22" [dilithium2/poly.c:615]   --->   Operation 2263 'sext' 'sext_ln615_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2264 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_22, i10 %r_addr_438" [dilithium2/poly.c:615]   --->   Operation 2264 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 94 <SV = 93> <Delay = 4.11>
ST_94 : Operation 2265 [1/1] (0.00ns)   --->   "%or_ln599_22 = or i10 %tmp, i10 184" [dilithium2/poly.c:599]   --->   Operation 2265 'or' 'or_ln599_22' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln599_86 = zext i10 %or_ln599_22" [dilithium2/poly.c:599]   --->   Operation 2266 'zext' 'zext_ln599_86' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2267 [1/1] (0.00ns)   --->   "%r_addr_439 = getelementptr i32 %r, i64 0, i64 %zext_ln599_86" [dilithium2/poly.c:599]   --->   Operation 2267 'getelementptr' 'r_addr_439' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2268 [1/1] (0.00ns)   --->   "%or_ln600_23 = or i10 %tmp, i10 185" [dilithium2/poly.c:600]   --->   Operation 2268 'or' 'or_ln600_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2269 [1/1] (0.00ns)   --->   "%zext_ln600_55 = zext i10 %or_ln600_23" [dilithium2/poly.c:600]   --->   Operation 2269 'zext' 'zext_ln600_55' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2270 [1/1] (0.00ns)   --->   "%r_addr_440 = getelementptr i32 %r, i64 0, i64 %zext_ln600_55" [dilithium2/poly.c:600]   --->   Operation 2270 'getelementptr' 'r_addr_440' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2271 [1/1] (0.00ns)   --->   "%zext_ln599_46 = zext i3 %trunc_ln599_23" [dilithium2/poly.c:599]   --->   Operation 2271 'zext' 'zext_ln599_46' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln600_23 = zext i3 %trunc_ln600_23" [dilithium2/poly.c:600]   --->   Operation 2272 'zext' 'zext_ln600_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2273 [1/1] (1.34ns)   --->   "%sub_ln608_23 = sub i4 2, i4 %zext_ln599_46" [dilithium2/poly.c:608]   --->   Operation 2273 'sub' 'sub_ln608_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln608_23 = sext i4 %sub_ln608_23" [dilithium2/poly.c:608]   --->   Operation 2274 'sext' 'sext_ln608_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2275 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_23, i10 %r_addr_439" [dilithium2/poly.c:608]   --->   Operation 2275 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2276 [1/1] (1.34ns)   --->   "%sub_ln609_23 = sub i4 2, i4 %zext_ln600_23" [dilithium2/poly.c:609]   --->   Operation 2276 'sub' 'sub_ln609_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln609_23 = sext i4 %sub_ln609_23" [dilithium2/poly.c:609]   --->   Operation 2277 'sext' 'sext_ln609_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2278 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_23, i10 %r_addr_440" [dilithium2/poly.c:609]   --->   Operation 2278 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 95 <SV = 94> <Delay = 4.11>
ST_95 : Operation 2279 [1/1] (0.00ns)   --->   "%or_ln601_53 = or i10 %tmp, i10 186" [dilithium2/poly.c:601]   --->   Operation 2279 'or' 'or_ln601_53' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln601_87 = zext i10 %or_ln601_53" [dilithium2/poly.c:601]   --->   Operation 2280 'zext' 'zext_ln601_87' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2281 [1/1] (0.00ns)   --->   "%r_addr_441 = getelementptr i32 %r, i64 0, i64 %zext_ln601_87" [dilithium2/poly.c:601]   --->   Operation 2281 'getelementptr' 'r_addr_441' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2282 [1/1] (0.00ns)   --->   "%or_ln602_23 = or i10 %tmp, i10 187" [dilithium2/poly.c:602]   --->   Operation 2282 'or' 'or_ln602_23' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln602_55 = zext i10 %or_ln602_23" [dilithium2/poly.c:602]   --->   Operation 2283 'zext' 'zext_ln602_55' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2284 [1/1] (0.00ns)   --->   "%r_addr_442 = getelementptr i32 %r, i64 0, i64 %zext_ln602_55" [dilithium2/poly.c:602]   --->   Operation 2284 'getelementptr' 'r_addr_442' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2285 [1/1] (0.00ns)   --->   "%or_ln601_22 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_45, i2 %trunc_ln601_44" [dilithium2/poly.c:601]   --->   Operation 2285 'bitconcatenate' 'or_ln601_22' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln601_47 = zext i3 %or_ln601_22" [dilithium2/poly.c:601]   --->   Operation 2286 'zext' 'zext_ln601_47' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln602_23 = zext i3 %trunc_ln602_22" [dilithium2/poly.c:602]   --->   Operation 2287 'zext' 'zext_ln602_23' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2288 [1/1] (1.34ns)   --->   "%sub_ln610_23 = sub i4 2, i4 %zext_ln601_47" [dilithium2/poly.c:610]   --->   Operation 2288 'sub' 'sub_ln610_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln610_23 = sext i4 %sub_ln610_23" [dilithium2/poly.c:610]   --->   Operation 2289 'sext' 'sext_ln610_23' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2290 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_23, i10 %r_addr_441" [dilithium2/poly.c:610]   --->   Operation 2290 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2291 [1/1] (1.34ns)   --->   "%sub_ln611_23 = sub i4 2, i4 %zext_ln602_23" [dilithium2/poly.c:611]   --->   Operation 2291 'sub' 'sub_ln611_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln611_23 = sext i4 %sub_ln611_23" [dilithium2/poly.c:611]   --->   Operation 2292 'sext' 'sext_ln611_23' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2293 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_23, i10 %r_addr_442" [dilithium2/poly.c:611]   --->   Operation 2293 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 96 <SV = 95> <Delay = 4.11>
ST_96 : Operation 2294 [1/1] (0.00ns)   --->   "%or_ln603_23 = or i10 %tmp, i10 188" [dilithium2/poly.c:603]   --->   Operation 2294 'or' 'or_ln603_23' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln603_55 = zext i10 %or_ln603_23" [dilithium2/poly.c:603]   --->   Operation 2295 'zext' 'zext_ln603_55' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2296 [1/1] (0.00ns)   --->   "%r_addr_443 = getelementptr i32 %r, i64 0, i64 %zext_ln603_55" [dilithium2/poly.c:603]   --->   Operation 2296 'getelementptr' 'r_addr_443' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2297 [1/1] (0.00ns)   --->   "%or_ln604_53 = or i10 %tmp, i10 189" [dilithium2/poly.c:604]   --->   Operation 2297 'or' 'or_ln604_53' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln604_87 = zext i10 %or_ln604_53" [dilithium2/poly.c:604]   --->   Operation 2298 'zext' 'zext_ln604_87' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2299 [1/1] (0.00ns)   --->   "%r_addr_444 = getelementptr i32 %r, i64 0, i64 %zext_ln604_87" [dilithium2/poly.c:604]   --->   Operation 2299 'getelementptr' 'r_addr_444' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln603_23 = zext i3 %trunc_ln603_22" [dilithium2/poly.c:603]   --->   Operation 2300 'zext' 'zext_ln603_23' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2301 [1/1] (0.00ns)   --->   "%or_ln604_22 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_23, i1 %tmp_412" [dilithium2/poly.c:604]   --->   Operation 2301 'bitconcatenate' 'or_ln604_22' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln604_47 = zext i3 %or_ln604_22" [dilithium2/poly.c:604]   --->   Operation 2302 'zext' 'zext_ln604_47' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2303 [1/1] (1.34ns)   --->   "%sub_ln612_23 = sub i4 2, i4 %zext_ln603_23" [dilithium2/poly.c:612]   --->   Operation 2303 'sub' 'sub_ln612_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln612_23 = sext i4 %sub_ln612_23" [dilithium2/poly.c:612]   --->   Operation 2304 'sext' 'sext_ln612_23' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2305 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_23, i10 %r_addr_443" [dilithium2/poly.c:612]   --->   Operation 2305 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2306 [1/1] (1.34ns)   --->   "%sub_ln613_23 = sub i4 2, i4 %zext_ln604_47" [dilithium2/poly.c:613]   --->   Operation 2306 'sub' 'sub_ln613_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln613_23 = sext i4 %sub_ln613_23" [dilithium2/poly.c:613]   --->   Operation 2307 'sext' 'sext_ln613_23' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2308 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_23, i10 %r_addr_444" [dilithium2/poly.c:613]   --->   Operation 2308 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 97 <SV = 96> <Delay = 4.11>
ST_97 : Operation 2309 [1/1] (0.00ns)   --->   "%or_ln605_23 = or i10 %tmp, i10 190" [dilithium2/poly.c:605]   --->   Operation 2309 'or' 'or_ln605_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2310 [1/1] (0.00ns)   --->   "%zext_ln605_55 = zext i10 %or_ln605_23" [dilithium2/poly.c:605]   --->   Operation 2310 'zext' 'zext_ln605_55' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2311 [1/1] (0.00ns)   --->   "%r_addr_445 = getelementptr i32 %r, i64 0, i64 %zext_ln605_55" [dilithium2/poly.c:605]   --->   Operation 2311 'getelementptr' 'r_addr_445' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2312 [1/1] (0.00ns)   --->   "%or_ln606_23 = or i10 %tmp, i10 191" [dilithium2/poly.c:606]   --->   Operation 2312 'or' 'or_ln606_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln606_55 = zext i10 %or_ln606_23" [dilithium2/poly.c:606]   --->   Operation 2313 'zext' 'zext_ln606_55' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2314 [1/1] (0.00ns)   --->   "%r_addr_446 = getelementptr i32 %r, i64 0, i64 %zext_ln606_55" [dilithium2/poly.c:606]   --->   Operation 2314 'getelementptr' 'r_addr_446' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln605_23 = zext i3 %trunc_ln605_22" [dilithium2/poly.c:605]   --->   Operation 2315 'zext' 'zext_ln605_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln606_23 = zext i3 %trunc_ln606_22" [dilithium2/poly.c:606]   --->   Operation 2316 'zext' 'zext_ln606_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2317 [1/1] (1.34ns)   --->   "%sub_ln614_23 = sub i4 2, i4 %zext_ln605_23" [dilithium2/poly.c:614]   --->   Operation 2317 'sub' 'sub_ln614_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln614_23 = sext i4 %sub_ln614_23" [dilithium2/poly.c:614]   --->   Operation 2318 'sext' 'sext_ln614_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2319 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_23, i10 %r_addr_445" [dilithium2/poly.c:614]   --->   Operation 2319 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2320 [1/1] (1.34ns)   --->   "%sub_ln615_23 = sub i4 2, i4 %zext_ln606_23" [dilithium2/poly.c:615]   --->   Operation 2320 'sub' 'sub_ln615_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln615_23 = sext i4 %sub_ln615_23" [dilithium2/poly.c:615]   --->   Operation 2321 'sext' 'sext_ln615_23' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2322 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_23, i10 %r_addr_446" [dilithium2/poly.c:615]   --->   Operation 2322 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 98 <SV = 97> <Delay = 4.11>
ST_98 : Operation 2323 [1/1] (0.00ns)   --->   "%or_ln599_23 = or i10 %tmp, i10 192" [dilithium2/poly.c:599]   --->   Operation 2323 'or' 'or_ln599_23' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln599_87 = zext i10 %or_ln599_23" [dilithium2/poly.c:599]   --->   Operation 2324 'zext' 'zext_ln599_87' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2325 [1/1] (0.00ns)   --->   "%r_addr_447 = getelementptr i32 %r, i64 0, i64 %zext_ln599_87" [dilithium2/poly.c:599]   --->   Operation 2325 'getelementptr' 'r_addr_447' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2326 [1/1] (0.00ns)   --->   "%or_ln600_24 = or i10 %tmp, i10 193" [dilithium2/poly.c:600]   --->   Operation 2326 'or' 'or_ln600_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln600_56 = zext i10 %or_ln600_24" [dilithium2/poly.c:600]   --->   Operation 2327 'zext' 'zext_ln600_56' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2328 [1/1] (0.00ns)   --->   "%r_addr_448 = getelementptr i32 %r, i64 0, i64 %zext_ln600_56" [dilithium2/poly.c:600]   --->   Operation 2328 'getelementptr' 'r_addr_448' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln599_48 = zext i3 %trunc_ln599_24" [dilithium2/poly.c:599]   --->   Operation 2329 'zext' 'zext_ln599_48' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln600_24 = zext i3 %trunc_ln600_24" [dilithium2/poly.c:600]   --->   Operation 2330 'zext' 'zext_ln600_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2331 [1/1] (1.34ns)   --->   "%sub_ln608_24 = sub i4 2, i4 %zext_ln599_48" [dilithium2/poly.c:608]   --->   Operation 2331 'sub' 'sub_ln608_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln608_24 = sext i4 %sub_ln608_24" [dilithium2/poly.c:608]   --->   Operation 2332 'sext' 'sext_ln608_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2333 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_24, i10 %r_addr_447" [dilithium2/poly.c:608]   --->   Operation 2333 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2334 [1/1] (1.34ns)   --->   "%sub_ln609_24 = sub i4 2, i4 %zext_ln600_24" [dilithium2/poly.c:609]   --->   Operation 2334 'sub' 'sub_ln609_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln609_24 = sext i4 %sub_ln609_24" [dilithium2/poly.c:609]   --->   Operation 2335 'sext' 'sext_ln609_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2336 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_24, i10 %r_addr_448" [dilithium2/poly.c:609]   --->   Operation 2336 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 99 <SV = 98> <Delay = 4.11>
ST_99 : Operation 2337 [1/1] (0.00ns)   --->   "%or_ln601_54 = or i10 %tmp, i10 194" [dilithium2/poly.c:601]   --->   Operation 2337 'or' 'or_ln601_54' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln601_88 = zext i10 %or_ln601_54" [dilithium2/poly.c:601]   --->   Operation 2338 'zext' 'zext_ln601_88' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2339 [1/1] (0.00ns)   --->   "%r_addr_449 = getelementptr i32 %r, i64 0, i64 %zext_ln601_88" [dilithium2/poly.c:601]   --->   Operation 2339 'getelementptr' 'r_addr_449' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2340 [1/1] (0.00ns)   --->   "%or_ln602_24 = or i10 %tmp, i10 195" [dilithium2/poly.c:602]   --->   Operation 2340 'or' 'or_ln602_24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln602_56 = zext i10 %or_ln602_24" [dilithium2/poly.c:602]   --->   Operation 2341 'zext' 'zext_ln602_56' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2342 [1/1] (0.00ns)   --->   "%r_addr_450 = getelementptr i32 %r, i64 0, i64 %zext_ln602_56" [dilithium2/poly.c:602]   --->   Operation 2342 'getelementptr' 'r_addr_450' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2343 [1/1] (0.00ns)   --->   "%or_ln601_23 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_47, i2 %trunc_ln601_46" [dilithium2/poly.c:601]   --->   Operation 2343 'bitconcatenate' 'or_ln601_23' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln601_49 = zext i3 %or_ln601_23" [dilithium2/poly.c:601]   --->   Operation 2344 'zext' 'zext_ln601_49' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln602_24 = zext i3 %trunc_ln602_23" [dilithium2/poly.c:602]   --->   Operation 2345 'zext' 'zext_ln602_24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2346 [1/1] (1.34ns)   --->   "%sub_ln610_24 = sub i4 2, i4 %zext_ln601_49" [dilithium2/poly.c:610]   --->   Operation 2346 'sub' 'sub_ln610_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln610_24 = sext i4 %sub_ln610_24" [dilithium2/poly.c:610]   --->   Operation 2347 'sext' 'sext_ln610_24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2348 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_24, i10 %r_addr_449" [dilithium2/poly.c:610]   --->   Operation 2348 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2349 [1/1] (1.34ns)   --->   "%sub_ln611_24 = sub i4 2, i4 %zext_ln602_24" [dilithium2/poly.c:611]   --->   Operation 2349 'sub' 'sub_ln611_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln611_24 = sext i4 %sub_ln611_24" [dilithium2/poly.c:611]   --->   Operation 2350 'sext' 'sext_ln611_24' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2351 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_24, i10 %r_addr_450" [dilithium2/poly.c:611]   --->   Operation 2351 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 100 <SV = 99> <Delay = 4.11>
ST_100 : Operation 2352 [1/1] (0.00ns)   --->   "%or_ln603_24 = or i10 %tmp, i10 196" [dilithium2/poly.c:603]   --->   Operation 2352 'or' 'or_ln603_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln603_56 = zext i10 %or_ln603_24" [dilithium2/poly.c:603]   --->   Operation 2353 'zext' 'zext_ln603_56' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2354 [1/1] (0.00ns)   --->   "%r_addr_451 = getelementptr i32 %r, i64 0, i64 %zext_ln603_56" [dilithium2/poly.c:603]   --->   Operation 2354 'getelementptr' 'r_addr_451' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2355 [1/1] (0.00ns)   --->   "%or_ln604_54 = or i10 %tmp, i10 197" [dilithium2/poly.c:604]   --->   Operation 2355 'or' 'or_ln604_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln604_88 = zext i10 %or_ln604_54" [dilithium2/poly.c:604]   --->   Operation 2356 'zext' 'zext_ln604_88' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2357 [1/1] (0.00ns)   --->   "%r_addr_452 = getelementptr i32 %r, i64 0, i64 %zext_ln604_88" [dilithium2/poly.c:604]   --->   Operation 2357 'getelementptr' 'r_addr_452' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln603_24 = zext i3 %trunc_ln603_23" [dilithium2/poly.c:603]   --->   Operation 2358 'zext' 'zext_ln603_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2359 [1/1] (0.00ns)   --->   "%or_ln604_23 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_24, i1 %tmp_413" [dilithium2/poly.c:604]   --->   Operation 2359 'bitconcatenate' 'or_ln604_23' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln604_49 = zext i3 %or_ln604_23" [dilithium2/poly.c:604]   --->   Operation 2360 'zext' 'zext_ln604_49' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2361 [1/1] (1.34ns)   --->   "%sub_ln612_24 = sub i4 2, i4 %zext_ln603_24" [dilithium2/poly.c:612]   --->   Operation 2361 'sub' 'sub_ln612_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln612_24 = sext i4 %sub_ln612_24" [dilithium2/poly.c:612]   --->   Operation 2362 'sext' 'sext_ln612_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2363 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_24, i10 %r_addr_451" [dilithium2/poly.c:612]   --->   Operation 2363 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2364 [1/1] (1.34ns)   --->   "%sub_ln613_24 = sub i4 2, i4 %zext_ln604_49" [dilithium2/poly.c:613]   --->   Operation 2364 'sub' 'sub_ln613_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln613_24 = sext i4 %sub_ln613_24" [dilithium2/poly.c:613]   --->   Operation 2365 'sext' 'sext_ln613_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2366 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_24, i10 %r_addr_452" [dilithium2/poly.c:613]   --->   Operation 2366 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 101 <SV = 100> <Delay = 4.11>
ST_101 : Operation 2367 [1/1] (0.00ns)   --->   "%or_ln605_24 = or i10 %tmp, i10 198" [dilithium2/poly.c:605]   --->   Operation 2367 'or' 'or_ln605_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2368 [1/1] (0.00ns)   --->   "%zext_ln605_56 = zext i10 %or_ln605_24" [dilithium2/poly.c:605]   --->   Operation 2368 'zext' 'zext_ln605_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2369 [1/1] (0.00ns)   --->   "%r_addr_453 = getelementptr i32 %r, i64 0, i64 %zext_ln605_56" [dilithium2/poly.c:605]   --->   Operation 2369 'getelementptr' 'r_addr_453' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2370 [1/1] (0.00ns)   --->   "%or_ln606_24 = or i10 %tmp, i10 199" [dilithium2/poly.c:606]   --->   Operation 2370 'or' 'or_ln606_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln606_56 = zext i10 %or_ln606_24" [dilithium2/poly.c:606]   --->   Operation 2371 'zext' 'zext_ln606_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2372 [1/1] (0.00ns)   --->   "%r_addr_454 = getelementptr i32 %r, i64 0, i64 %zext_ln606_56" [dilithium2/poly.c:606]   --->   Operation 2372 'getelementptr' 'r_addr_454' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln605_24 = zext i3 %trunc_ln605_23" [dilithium2/poly.c:605]   --->   Operation 2373 'zext' 'zext_ln605_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln606_24 = zext i3 %trunc_ln606_23" [dilithium2/poly.c:606]   --->   Operation 2374 'zext' 'zext_ln606_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2375 [1/1] (1.34ns)   --->   "%sub_ln614_24 = sub i4 2, i4 %zext_ln605_24" [dilithium2/poly.c:614]   --->   Operation 2375 'sub' 'sub_ln614_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln614_24 = sext i4 %sub_ln614_24" [dilithium2/poly.c:614]   --->   Operation 2376 'sext' 'sext_ln614_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2377 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_24, i10 %r_addr_453" [dilithium2/poly.c:614]   --->   Operation 2377 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2378 [1/1] (1.34ns)   --->   "%sub_ln615_24 = sub i4 2, i4 %zext_ln606_24" [dilithium2/poly.c:615]   --->   Operation 2378 'sub' 'sub_ln615_24' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln615_24 = sext i4 %sub_ln615_24" [dilithium2/poly.c:615]   --->   Operation 2379 'sext' 'sext_ln615_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2380 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_24, i10 %r_addr_454" [dilithium2/poly.c:615]   --->   Operation 2380 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 102 <SV = 101> <Delay = 4.11>
ST_102 : Operation 2381 [1/1] (0.00ns)   --->   "%or_ln599_24 = or i10 %tmp, i10 200" [dilithium2/poly.c:599]   --->   Operation 2381 'or' 'or_ln599_24' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln599_88 = zext i10 %or_ln599_24" [dilithium2/poly.c:599]   --->   Operation 2382 'zext' 'zext_ln599_88' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2383 [1/1] (0.00ns)   --->   "%r_addr_455 = getelementptr i32 %r, i64 0, i64 %zext_ln599_88" [dilithium2/poly.c:599]   --->   Operation 2383 'getelementptr' 'r_addr_455' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2384 [1/1] (0.00ns)   --->   "%or_ln600_25 = or i10 %tmp, i10 201" [dilithium2/poly.c:600]   --->   Operation 2384 'or' 'or_ln600_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln600_57 = zext i10 %or_ln600_25" [dilithium2/poly.c:600]   --->   Operation 2385 'zext' 'zext_ln600_57' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2386 [1/1] (0.00ns)   --->   "%r_addr_456 = getelementptr i32 %r, i64 0, i64 %zext_ln600_57" [dilithium2/poly.c:600]   --->   Operation 2386 'getelementptr' 'r_addr_456' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln599_50 = zext i3 %trunc_ln599_25" [dilithium2/poly.c:599]   --->   Operation 2387 'zext' 'zext_ln599_50' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln600_25 = zext i3 %trunc_ln600_25" [dilithium2/poly.c:600]   --->   Operation 2388 'zext' 'zext_ln600_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2389 [1/1] (1.34ns)   --->   "%sub_ln608_25 = sub i4 2, i4 %zext_ln599_50" [dilithium2/poly.c:608]   --->   Operation 2389 'sub' 'sub_ln608_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln608_25 = sext i4 %sub_ln608_25" [dilithium2/poly.c:608]   --->   Operation 2390 'sext' 'sext_ln608_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2391 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_25, i10 %r_addr_455" [dilithium2/poly.c:608]   --->   Operation 2391 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2392 [1/1] (1.34ns)   --->   "%sub_ln609_25 = sub i4 2, i4 %zext_ln600_25" [dilithium2/poly.c:609]   --->   Operation 2392 'sub' 'sub_ln609_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln609_25 = sext i4 %sub_ln609_25" [dilithium2/poly.c:609]   --->   Operation 2393 'sext' 'sext_ln609_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2394 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_25, i10 %r_addr_456" [dilithium2/poly.c:609]   --->   Operation 2394 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 103 <SV = 102> <Delay = 4.11>
ST_103 : Operation 2395 [1/1] (0.00ns)   --->   "%or_ln601_55 = or i10 %tmp, i10 202" [dilithium2/poly.c:601]   --->   Operation 2395 'or' 'or_ln601_55' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln601_89 = zext i10 %or_ln601_55" [dilithium2/poly.c:601]   --->   Operation 2396 'zext' 'zext_ln601_89' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2397 [1/1] (0.00ns)   --->   "%r_addr_457 = getelementptr i32 %r, i64 0, i64 %zext_ln601_89" [dilithium2/poly.c:601]   --->   Operation 2397 'getelementptr' 'r_addr_457' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2398 [1/1] (0.00ns)   --->   "%or_ln602_25 = or i10 %tmp, i10 203" [dilithium2/poly.c:602]   --->   Operation 2398 'or' 'or_ln602_25' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2399 [1/1] (0.00ns)   --->   "%zext_ln602_57 = zext i10 %or_ln602_25" [dilithium2/poly.c:602]   --->   Operation 2399 'zext' 'zext_ln602_57' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2400 [1/1] (0.00ns)   --->   "%r_addr_458 = getelementptr i32 %r, i64 0, i64 %zext_ln602_57" [dilithium2/poly.c:602]   --->   Operation 2400 'getelementptr' 'r_addr_458' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2401 [1/1] (0.00ns)   --->   "%or_ln601_24 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_49, i2 %trunc_ln601_48" [dilithium2/poly.c:601]   --->   Operation 2401 'bitconcatenate' 'or_ln601_24' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln601_51 = zext i3 %or_ln601_24" [dilithium2/poly.c:601]   --->   Operation 2402 'zext' 'zext_ln601_51' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln602_25 = zext i3 %trunc_ln602_24" [dilithium2/poly.c:602]   --->   Operation 2403 'zext' 'zext_ln602_25' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2404 [1/1] (1.34ns)   --->   "%sub_ln610_25 = sub i4 2, i4 %zext_ln601_51" [dilithium2/poly.c:610]   --->   Operation 2404 'sub' 'sub_ln610_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln610_25 = sext i4 %sub_ln610_25" [dilithium2/poly.c:610]   --->   Operation 2405 'sext' 'sext_ln610_25' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2406 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_25, i10 %r_addr_457" [dilithium2/poly.c:610]   --->   Operation 2406 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2407 [1/1] (1.34ns)   --->   "%sub_ln611_25 = sub i4 2, i4 %zext_ln602_25" [dilithium2/poly.c:611]   --->   Operation 2407 'sub' 'sub_ln611_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln611_25 = sext i4 %sub_ln611_25" [dilithium2/poly.c:611]   --->   Operation 2408 'sext' 'sext_ln611_25' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2409 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_25, i10 %r_addr_458" [dilithium2/poly.c:611]   --->   Operation 2409 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 104 <SV = 103> <Delay = 4.11>
ST_104 : Operation 2410 [1/1] (0.00ns)   --->   "%or_ln603_25 = or i10 %tmp, i10 204" [dilithium2/poly.c:603]   --->   Operation 2410 'or' 'or_ln603_25' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln603_57 = zext i10 %or_ln603_25" [dilithium2/poly.c:603]   --->   Operation 2411 'zext' 'zext_ln603_57' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2412 [1/1] (0.00ns)   --->   "%r_addr_459 = getelementptr i32 %r, i64 0, i64 %zext_ln603_57" [dilithium2/poly.c:603]   --->   Operation 2412 'getelementptr' 'r_addr_459' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2413 [1/1] (0.00ns)   --->   "%or_ln604_55 = or i10 %tmp, i10 205" [dilithium2/poly.c:604]   --->   Operation 2413 'or' 'or_ln604_55' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln604_89 = zext i10 %or_ln604_55" [dilithium2/poly.c:604]   --->   Operation 2414 'zext' 'zext_ln604_89' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2415 [1/1] (0.00ns)   --->   "%r_addr_460 = getelementptr i32 %r, i64 0, i64 %zext_ln604_89" [dilithium2/poly.c:604]   --->   Operation 2415 'getelementptr' 'r_addr_460' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln603_25 = zext i3 %trunc_ln603_24" [dilithium2/poly.c:603]   --->   Operation 2416 'zext' 'zext_ln603_25' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2417 [1/1] (0.00ns)   --->   "%or_ln604_24 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_25, i1 %tmp_414" [dilithium2/poly.c:604]   --->   Operation 2417 'bitconcatenate' 'or_ln604_24' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln604_51 = zext i3 %or_ln604_24" [dilithium2/poly.c:604]   --->   Operation 2418 'zext' 'zext_ln604_51' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2419 [1/1] (1.34ns)   --->   "%sub_ln612_25 = sub i4 2, i4 %zext_ln603_25" [dilithium2/poly.c:612]   --->   Operation 2419 'sub' 'sub_ln612_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln612_25 = sext i4 %sub_ln612_25" [dilithium2/poly.c:612]   --->   Operation 2420 'sext' 'sext_ln612_25' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2421 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_25, i10 %r_addr_459" [dilithium2/poly.c:612]   --->   Operation 2421 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2422 [1/1] (1.34ns)   --->   "%sub_ln613_25 = sub i4 2, i4 %zext_ln604_51" [dilithium2/poly.c:613]   --->   Operation 2422 'sub' 'sub_ln613_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln613_25 = sext i4 %sub_ln613_25" [dilithium2/poly.c:613]   --->   Operation 2423 'sext' 'sext_ln613_25' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2424 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_25, i10 %r_addr_460" [dilithium2/poly.c:613]   --->   Operation 2424 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 105 <SV = 104> <Delay = 4.11>
ST_105 : Operation 2425 [1/1] (0.00ns)   --->   "%or_ln605_25 = or i10 %tmp, i10 206" [dilithium2/poly.c:605]   --->   Operation 2425 'or' 'or_ln605_25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln605_57 = zext i10 %or_ln605_25" [dilithium2/poly.c:605]   --->   Operation 2426 'zext' 'zext_ln605_57' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2427 [1/1] (0.00ns)   --->   "%r_addr_461 = getelementptr i32 %r, i64 0, i64 %zext_ln605_57" [dilithium2/poly.c:605]   --->   Operation 2427 'getelementptr' 'r_addr_461' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2428 [1/1] (0.00ns)   --->   "%or_ln606_25 = or i10 %tmp, i10 207" [dilithium2/poly.c:606]   --->   Operation 2428 'or' 'or_ln606_25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln606_57 = zext i10 %or_ln606_25" [dilithium2/poly.c:606]   --->   Operation 2429 'zext' 'zext_ln606_57' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2430 [1/1] (0.00ns)   --->   "%r_addr_462 = getelementptr i32 %r, i64 0, i64 %zext_ln606_57" [dilithium2/poly.c:606]   --->   Operation 2430 'getelementptr' 'r_addr_462' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln605_25 = zext i3 %trunc_ln605_24" [dilithium2/poly.c:605]   --->   Operation 2431 'zext' 'zext_ln605_25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln606_25 = zext i3 %trunc_ln606_24" [dilithium2/poly.c:606]   --->   Operation 2432 'zext' 'zext_ln606_25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2433 [1/1] (1.34ns)   --->   "%sub_ln614_25 = sub i4 2, i4 %zext_ln605_25" [dilithium2/poly.c:614]   --->   Operation 2433 'sub' 'sub_ln614_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln614_25 = sext i4 %sub_ln614_25" [dilithium2/poly.c:614]   --->   Operation 2434 'sext' 'sext_ln614_25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2435 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_25, i10 %r_addr_461" [dilithium2/poly.c:614]   --->   Operation 2435 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2436 [1/1] (1.34ns)   --->   "%sub_ln615_25 = sub i4 2, i4 %zext_ln606_25" [dilithium2/poly.c:615]   --->   Operation 2436 'sub' 'sub_ln615_25' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln615_25 = sext i4 %sub_ln615_25" [dilithium2/poly.c:615]   --->   Operation 2437 'sext' 'sext_ln615_25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2438 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_25, i10 %r_addr_462" [dilithium2/poly.c:615]   --->   Operation 2438 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 106 <SV = 105> <Delay = 4.11>
ST_106 : Operation 2439 [1/1] (0.00ns)   --->   "%or_ln599_25 = or i10 %tmp, i10 208" [dilithium2/poly.c:599]   --->   Operation 2439 'or' 'or_ln599_25' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln599_89 = zext i10 %or_ln599_25" [dilithium2/poly.c:599]   --->   Operation 2440 'zext' 'zext_ln599_89' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2441 [1/1] (0.00ns)   --->   "%r_addr_463 = getelementptr i32 %r, i64 0, i64 %zext_ln599_89" [dilithium2/poly.c:599]   --->   Operation 2441 'getelementptr' 'r_addr_463' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2442 [1/1] (0.00ns)   --->   "%or_ln600_26 = or i10 %tmp, i10 209" [dilithium2/poly.c:600]   --->   Operation 2442 'or' 'or_ln600_26' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln600_58 = zext i10 %or_ln600_26" [dilithium2/poly.c:600]   --->   Operation 2443 'zext' 'zext_ln600_58' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2444 [1/1] (0.00ns)   --->   "%r_addr_464 = getelementptr i32 %r, i64 0, i64 %zext_ln600_58" [dilithium2/poly.c:600]   --->   Operation 2444 'getelementptr' 'r_addr_464' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln599_52 = zext i3 %trunc_ln599_26" [dilithium2/poly.c:599]   --->   Operation 2445 'zext' 'zext_ln599_52' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln600_26 = zext i3 %trunc_ln600_26" [dilithium2/poly.c:600]   --->   Operation 2446 'zext' 'zext_ln600_26' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2447 [1/1] (1.34ns)   --->   "%sub_ln608_26 = sub i4 2, i4 %zext_ln599_52" [dilithium2/poly.c:608]   --->   Operation 2447 'sub' 'sub_ln608_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln608_26 = sext i4 %sub_ln608_26" [dilithium2/poly.c:608]   --->   Operation 2448 'sext' 'sext_ln608_26' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2449 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_26, i10 %r_addr_463" [dilithium2/poly.c:608]   --->   Operation 2449 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2450 [1/1] (1.34ns)   --->   "%sub_ln609_26 = sub i4 2, i4 %zext_ln600_26" [dilithium2/poly.c:609]   --->   Operation 2450 'sub' 'sub_ln609_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln609_26 = sext i4 %sub_ln609_26" [dilithium2/poly.c:609]   --->   Operation 2451 'sext' 'sext_ln609_26' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2452 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_26, i10 %r_addr_464" [dilithium2/poly.c:609]   --->   Operation 2452 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 107 <SV = 106> <Delay = 4.11>
ST_107 : Operation 2453 [1/1] (0.00ns)   --->   "%or_ln601_56 = or i10 %tmp, i10 210" [dilithium2/poly.c:601]   --->   Operation 2453 'or' 'or_ln601_56' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln601_90 = zext i10 %or_ln601_56" [dilithium2/poly.c:601]   --->   Operation 2454 'zext' 'zext_ln601_90' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2455 [1/1] (0.00ns)   --->   "%r_addr_465 = getelementptr i32 %r, i64 0, i64 %zext_ln601_90" [dilithium2/poly.c:601]   --->   Operation 2455 'getelementptr' 'r_addr_465' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2456 [1/1] (0.00ns)   --->   "%or_ln602_26 = or i10 %tmp, i10 211" [dilithium2/poly.c:602]   --->   Operation 2456 'or' 'or_ln602_26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln602_58 = zext i10 %or_ln602_26" [dilithium2/poly.c:602]   --->   Operation 2457 'zext' 'zext_ln602_58' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2458 [1/1] (0.00ns)   --->   "%r_addr_466 = getelementptr i32 %r, i64 0, i64 %zext_ln602_58" [dilithium2/poly.c:602]   --->   Operation 2458 'getelementptr' 'r_addr_466' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2459 [1/1] (0.00ns)   --->   "%or_ln601_25 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_51, i2 %trunc_ln601_50" [dilithium2/poly.c:601]   --->   Operation 2459 'bitconcatenate' 'or_ln601_25' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2460 [1/1] (0.00ns)   --->   "%zext_ln601_53 = zext i3 %or_ln601_25" [dilithium2/poly.c:601]   --->   Operation 2460 'zext' 'zext_ln601_53' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln602_26 = zext i3 %trunc_ln602_25" [dilithium2/poly.c:602]   --->   Operation 2461 'zext' 'zext_ln602_26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2462 [1/1] (1.34ns)   --->   "%sub_ln610_26 = sub i4 2, i4 %zext_ln601_53" [dilithium2/poly.c:610]   --->   Operation 2462 'sub' 'sub_ln610_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln610_26 = sext i4 %sub_ln610_26" [dilithium2/poly.c:610]   --->   Operation 2463 'sext' 'sext_ln610_26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2464 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_26, i10 %r_addr_465" [dilithium2/poly.c:610]   --->   Operation 2464 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2465 [1/1] (1.34ns)   --->   "%sub_ln611_26 = sub i4 2, i4 %zext_ln602_26" [dilithium2/poly.c:611]   --->   Operation 2465 'sub' 'sub_ln611_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln611_26 = sext i4 %sub_ln611_26" [dilithium2/poly.c:611]   --->   Operation 2466 'sext' 'sext_ln611_26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2467 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_26, i10 %r_addr_466" [dilithium2/poly.c:611]   --->   Operation 2467 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 108 <SV = 107> <Delay = 4.11>
ST_108 : Operation 2468 [1/1] (0.00ns)   --->   "%or_ln603_26 = or i10 %tmp, i10 212" [dilithium2/poly.c:603]   --->   Operation 2468 'or' 'or_ln603_26' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln603_58 = zext i10 %or_ln603_26" [dilithium2/poly.c:603]   --->   Operation 2469 'zext' 'zext_ln603_58' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2470 [1/1] (0.00ns)   --->   "%r_addr_467 = getelementptr i32 %r, i64 0, i64 %zext_ln603_58" [dilithium2/poly.c:603]   --->   Operation 2470 'getelementptr' 'r_addr_467' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2471 [1/1] (0.00ns)   --->   "%or_ln604_56 = or i10 %tmp, i10 213" [dilithium2/poly.c:604]   --->   Operation 2471 'or' 'or_ln604_56' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln604_90 = zext i10 %or_ln604_56" [dilithium2/poly.c:604]   --->   Operation 2472 'zext' 'zext_ln604_90' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2473 [1/1] (0.00ns)   --->   "%r_addr_468 = getelementptr i32 %r, i64 0, i64 %zext_ln604_90" [dilithium2/poly.c:604]   --->   Operation 2473 'getelementptr' 'r_addr_468' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln603_26 = zext i3 %trunc_ln603_25" [dilithium2/poly.c:603]   --->   Operation 2474 'zext' 'zext_ln603_26' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2475 [1/1] (0.00ns)   --->   "%or_ln604_25 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_26, i1 %tmp_415" [dilithium2/poly.c:604]   --->   Operation 2475 'bitconcatenate' 'or_ln604_25' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln604_53 = zext i3 %or_ln604_25" [dilithium2/poly.c:604]   --->   Operation 2476 'zext' 'zext_ln604_53' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2477 [1/1] (1.34ns)   --->   "%sub_ln612_26 = sub i4 2, i4 %zext_ln603_26" [dilithium2/poly.c:612]   --->   Operation 2477 'sub' 'sub_ln612_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln612_26 = sext i4 %sub_ln612_26" [dilithium2/poly.c:612]   --->   Operation 2478 'sext' 'sext_ln612_26' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2479 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_26, i10 %r_addr_467" [dilithium2/poly.c:612]   --->   Operation 2479 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2480 [1/1] (1.34ns)   --->   "%sub_ln613_26 = sub i4 2, i4 %zext_ln604_53" [dilithium2/poly.c:613]   --->   Operation 2480 'sub' 'sub_ln613_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln613_26 = sext i4 %sub_ln613_26" [dilithium2/poly.c:613]   --->   Operation 2481 'sext' 'sext_ln613_26' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2482 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_26, i10 %r_addr_468" [dilithium2/poly.c:613]   --->   Operation 2482 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 108> <Delay = 4.11>
ST_109 : Operation 2483 [1/1] (0.00ns)   --->   "%or_ln605_26 = or i10 %tmp, i10 214" [dilithium2/poly.c:605]   --->   Operation 2483 'or' 'or_ln605_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln605_58 = zext i10 %or_ln605_26" [dilithium2/poly.c:605]   --->   Operation 2484 'zext' 'zext_ln605_58' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2485 [1/1] (0.00ns)   --->   "%r_addr_469 = getelementptr i32 %r, i64 0, i64 %zext_ln605_58" [dilithium2/poly.c:605]   --->   Operation 2485 'getelementptr' 'r_addr_469' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2486 [1/1] (0.00ns)   --->   "%or_ln606_26 = or i10 %tmp, i10 215" [dilithium2/poly.c:606]   --->   Operation 2486 'or' 'or_ln606_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln606_58 = zext i10 %or_ln606_26" [dilithium2/poly.c:606]   --->   Operation 2487 'zext' 'zext_ln606_58' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2488 [1/1] (0.00ns)   --->   "%r_addr_470 = getelementptr i32 %r, i64 0, i64 %zext_ln606_58" [dilithium2/poly.c:606]   --->   Operation 2488 'getelementptr' 'r_addr_470' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln605_26 = zext i3 %trunc_ln605_25" [dilithium2/poly.c:605]   --->   Operation 2489 'zext' 'zext_ln605_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln606_26 = zext i3 %trunc_ln606_25" [dilithium2/poly.c:606]   --->   Operation 2490 'zext' 'zext_ln606_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2491 [1/1] (1.34ns)   --->   "%sub_ln614_26 = sub i4 2, i4 %zext_ln605_26" [dilithium2/poly.c:614]   --->   Operation 2491 'sub' 'sub_ln614_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln614_26 = sext i4 %sub_ln614_26" [dilithium2/poly.c:614]   --->   Operation 2492 'sext' 'sext_ln614_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2493 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_26, i10 %r_addr_469" [dilithium2/poly.c:614]   --->   Operation 2493 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2494 [1/1] (1.34ns)   --->   "%sub_ln615_26 = sub i4 2, i4 %zext_ln606_26" [dilithium2/poly.c:615]   --->   Operation 2494 'sub' 'sub_ln615_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln615_26 = sext i4 %sub_ln615_26" [dilithium2/poly.c:615]   --->   Operation 2495 'sext' 'sext_ln615_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2496 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_26, i10 %r_addr_470" [dilithium2/poly.c:615]   --->   Operation 2496 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 109> <Delay = 4.11>
ST_110 : Operation 2497 [1/1] (0.00ns)   --->   "%or_ln599_26 = or i10 %tmp, i10 216" [dilithium2/poly.c:599]   --->   Operation 2497 'or' 'or_ln599_26' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln599_90 = zext i10 %or_ln599_26" [dilithium2/poly.c:599]   --->   Operation 2498 'zext' 'zext_ln599_90' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2499 [1/1] (0.00ns)   --->   "%r_addr_471 = getelementptr i32 %r, i64 0, i64 %zext_ln599_90" [dilithium2/poly.c:599]   --->   Operation 2499 'getelementptr' 'r_addr_471' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2500 [1/1] (0.00ns)   --->   "%or_ln600_27 = or i10 %tmp, i10 217" [dilithium2/poly.c:600]   --->   Operation 2500 'or' 'or_ln600_27' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln600_59 = zext i10 %or_ln600_27" [dilithium2/poly.c:600]   --->   Operation 2501 'zext' 'zext_ln600_59' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2502 [1/1] (0.00ns)   --->   "%r_addr_472 = getelementptr i32 %r, i64 0, i64 %zext_ln600_59" [dilithium2/poly.c:600]   --->   Operation 2502 'getelementptr' 'r_addr_472' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln599_54 = zext i3 %trunc_ln599_27" [dilithium2/poly.c:599]   --->   Operation 2503 'zext' 'zext_ln599_54' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln600_27 = zext i3 %trunc_ln600_27" [dilithium2/poly.c:600]   --->   Operation 2504 'zext' 'zext_ln600_27' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2505 [1/1] (1.34ns)   --->   "%sub_ln608_27 = sub i4 2, i4 %zext_ln599_54" [dilithium2/poly.c:608]   --->   Operation 2505 'sub' 'sub_ln608_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln608_27 = sext i4 %sub_ln608_27" [dilithium2/poly.c:608]   --->   Operation 2506 'sext' 'sext_ln608_27' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2507 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_27, i10 %r_addr_471" [dilithium2/poly.c:608]   --->   Operation 2507 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2508 [1/1] (1.34ns)   --->   "%sub_ln609_27 = sub i4 2, i4 %zext_ln600_27" [dilithium2/poly.c:609]   --->   Operation 2508 'sub' 'sub_ln609_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln609_27 = sext i4 %sub_ln609_27" [dilithium2/poly.c:609]   --->   Operation 2509 'sext' 'sext_ln609_27' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2510 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_27, i10 %r_addr_472" [dilithium2/poly.c:609]   --->   Operation 2510 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 111 <SV = 110> <Delay = 4.11>
ST_111 : Operation 2511 [1/1] (0.00ns)   --->   "%or_ln601_57 = or i10 %tmp, i10 218" [dilithium2/poly.c:601]   --->   Operation 2511 'or' 'or_ln601_57' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln601_91 = zext i10 %or_ln601_57" [dilithium2/poly.c:601]   --->   Operation 2512 'zext' 'zext_ln601_91' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2513 [1/1] (0.00ns)   --->   "%r_addr_473 = getelementptr i32 %r, i64 0, i64 %zext_ln601_91" [dilithium2/poly.c:601]   --->   Operation 2513 'getelementptr' 'r_addr_473' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2514 [1/1] (0.00ns)   --->   "%or_ln602_27 = or i10 %tmp, i10 219" [dilithium2/poly.c:602]   --->   Operation 2514 'or' 'or_ln602_27' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln602_59 = zext i10 %or_ln602_27" [dilithium2/poly.c:602]   --->   Operation 2515 'zext' 'zext_ln602_59' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2516 [1/1] (0.00ns)   --->   "%r_addr_474 = getelementptr i32 %r, i64 0, i64 %zext_ln602_59" [dilithium2/poly.c:602]   --->   Operation 2516 'getelementptr' 'r_addr_474' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2517 [1/1] (0.00ns)   --->   "%or_ln601_26 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_53, i2 %trunc_ln601_52" [dilithium2/poly.c:601]   --->   Operation 2517 'bitconcatenate' 'or_ln601_26' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2518 [1/1] (0.00ns)   --->   "%zext_ln601_55 = zext i3 %or_ln601_26" [dilithium2/poly.c:601]   --->   Operation 2518 'zext' 'zext_ln601_55' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln602_27 = zext i3 %trunc_ln602_26" [dilithium2/poly.c:602]   --->   Operation 2519 'zext' 'zext_ln602_27' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2520 [1/1] (1.34ns)   --->   "%sub_ln610_27 = sub i4 2, i4 %zext_ln601_55" [dilithium2/poly.c:610]   --->   Operation 2520 'sub' 'sub_ln610_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln610_27 = sext i4 %sub_ln610_27" [dilithium2/poly.c:610]   --->   Operation 2521 'sext' 'sext_ln610_27' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2522 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_27, i10 %r_addr_473" [dilithium2/poly.c:610]   --->   Operation 2522 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2523 [1/1] (1.34ns)   --->   "%sub_ln611_27 = sub i4 2, i4 %zext_ln602_27" [dilithium2/poly.c:611]   --->   Operation 2523 'sub' 'sub_ln611_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln611_27 = sext i4 %sub_ln611_27" [dilithium2/poly.c:611]   --->   Operation 2524 'sext' 'sext_ln611_27' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2525 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_27, i10 %r_addr_474" [dilithium2/poly.c:611]   --->   Operation 2525 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 112 <SV = 111> <Delay = 4.11>
ST_112 : Operation 2526 [1/1] (0.00ns)   --->   "%or_ln603_27 = or i10 %tmp, i10 220" [dilithium2/poly.c:603]   --->   Operation 2526 'or' 'or_ln603_27' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln603_59 = zext i10 %or_ln603_27" [dilithium2/poly.c:603]   --->   Operation 2527 'zext' 'zext_ln603_59' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2528 [1/1] (0.00ns)   --->   "%r_addr_475 = getelementptr i32 %r, i64 0, i64 %zext_ln603_59" [dilithium2/poly.c:603]   --->   Operation 2528 'getelementptr' 'r_addr_475' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2529 [1/1] (0.00ns)   --->   "%or_ln604_57 = or i10 %tmp, i10 221" [dilithium2/poly.c:604]   --->   Operation 2529 'or' 'or_ln604_57' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln604_91 = zext i10 %or_ln604_57" [dilithium2/poly.c:604]   --->   Operation 2530 'zext' 'zext_ln604_91' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2531 [1/1] (0.00ns)   --->   "%r_addr_476 = getelementptr i32 %r, i64 0, i64 %zext_ln604_91" [dilithium2/poly.c:604]   --->   Operation 2531 'getelementptr' 'r_addr_476' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln603_27 = zext i3 %trunc_ln603_26" [dilithium2/poly.c:603]   --->   Operation 2532 'zext' 'zext_ln603_27' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2533 [1/1] (0.00ns)   --->   "%or_ln604_26 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_27, i1 %tmp_416" [dilithium2/poly.c:604]   --->   Operation 2533 'bitconcatenate' 'or_ln604_26' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln604_55 = zext i3 %or_ln604_26" [dilithium2/poly.c:604]   --->   Operation 2534 'zext' 'zext_ln604_55' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2535 [1/1] (1.34ns)   --->   "%sub_ln612_27 = sub i4 2, i4 %zext_ln603_27" [dilithium2/poly.c:612]   --->   Operation 2535 'sub' 'sub_ln612_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln612_27 = sext i4 %sub_ln612_27" [dilithium2/poly.c:612]   --->   Operation 2536 'sext' 'sext_ln612_27' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2537 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_27, i10 %r_addr_475" [dilithium2/poly.c:612]   --->   Operation 2537 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2538 [1/1] (1.34ns)   --->   "%sub_ln613_27 = sub i4 2, i4 %zext_ln604_55" [dilithium2/poly.c:613]   --->   Operation 2538 'sub' 'sub_ln613_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln613_27 = sext i4 %sub_ln613_27" [dilithium2/poly.c:613]   --->   Operation 2539 'sext' 'sext_ln613_27' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2540 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_27, i10 %r_addr_476" [dilithium2/poly.c:613]   --->   Operation 2540 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 113 <SV = 112> <Delay = 4.11>
ST_113 : Operation 2541 [1/1] (0.00ns)   --->   "%or_ln605_27 = or i10 %tmp, i10 222" [dilithium2/poly.c:605]   --->   Operation 2541 'or' 'or_ln605_27' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln605_59 = zext i10 %or_ln605_27" [dilithium2/poly.c:605]   --->   Operation 2542 'zext' 'zext_ln605_59' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2543 [1/1] (0.00ns)   --->   "%r_addr_477 = getelementptr i32 %r, i64 0, i64 %zext_ln605_59" [dilithium2/poly.c:605]   --->   Operation 2543 'getelementptr' 'r_addr_477' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2544 [1/1] (0.00ns)   --->   "%or_ln606_27 = or i10 %tmp, i10 223" [dilithium2/poly.c:606]   --->   Operation 2544 'or' 'or_ln606_27' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln606_59 = zext i10 %or_ln606_27" [dilithium2/poly.c:606]   --->   Operation 2545 'zext' 'zext_ln606_59' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2546 [1/1] (0.00ns)   --->   "%r_addr_478 = getelementptr i32 %r, i64 0, i64 %zext_ln606_59" [dilithium2/poly.c:606]   --->   Operation 2546 'getelementptr' 'r_addr_478' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln605_27 = zext i3 %trunc_ln605_26" [dilithium2/poly.c:605]   --->   Operation 2547 'zext' 'zext_ln605_27' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2548 [1/1] (0.00ns)   --->   "%zext_ln606_27 = zext i3 %trunc_ln606_26" [dilithium2/poly.c:606]   --->   Operation 2548 'zext' 'zext_ln606_27' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2549 [1/1] (1.34ns)   --->   "%sub_ln614_27 = sub i4 2, i4 %zext_ln605_27" [dilithium2/poly.c:614]   --->   Operation 2549 'sub' 'sub_ln614_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln614_27 = sext i4 %sub_ln614_27" [dilithium2/poly.c:614]   --->   Operation 2550 'sext' 'sext_ln614_27' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2551 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_27, i10 %r_addr_477" [dilithium2/poly.c:614]   --->   Operation 2551 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2552 [1/1] (1.34ns)   --->   "%sub_ln615_27 = sub i4 2, i4 %zext_ln606_27" [dilithium2/poly.c:615]   --->   Operation 2552 'sub' 'sub_ln615_27' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln615_27 = sext i4 %sub_ln615_27" [dilithium2/poly.c:615]   --->   Operation 2553 'sext' 'sext_ln615_27' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2554 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_27, i10 %r_addr_478" [dilithium2/poly.c:615]   --->   Operation 2554 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 114 <SV = 113> <Delay = 4.11>
ST_114 : Operation 2555 [1/1] (0.00ns)   --->   "%or_ln599_27 = or i10 %tmp, i10 224" [dilithium2/poly.c:599]   --->   Operation 2555 'or' 'or_ln599_27' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln599_91 = zext i10 %or_ln599_27" [dilithium2/poly.c:599]   --->   Operation 2556 'zext' 'zext_ln599_91' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2557 [1/1] (0.00ns)   --->   "%r_addr_479 = getelementptr i32 %r, i64 0, i64 %zext_ln599_91" [dilithium2/poly.c:599]   --->   Operation 2557 'getelementptr' 'r_addr_479' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2558 [1/1] (0.00ns)   --->   "%or_ln600_28 = or i10 %tmp, i10 225" [dilithium2/poly.c:600]   --->   Operation 2558 'or' 'or_ln600_28' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln600_60 = zext i10 %or_ln600_28" [dilithium2/poly.c:600]   --->   Operation 2559 'zext' 'zext_ln600_60' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2560 [1/1] (0.00ns)   --->   "%r_addr_480 = getelementptr i32 %r, i64 0, i64 %zext_ln600_60" [dilithium2/poly.c:600]   --->   Operation 2560 'getelementptr' 'r_addr_480' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln599_56 = zext i3 %trunc_ln599_28" [dilithium2/poly.c:599]   --->   Operation 2561 'zext' 'zext_ln599_56' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln600_28 = zext i3 %trunc_ln600_28" [dilithium2/poly.c:600]   --->   Operation 2562 'zext' 'zext_ln600_28' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2563 [1/1] (1.34ns)   --->   "%sub_ln608_28 = sub i4 2, i4 %zext_ln599_56" [dilithium2/poly.c:608]   --->   Operation 2563 'sub' 'sub_ln608_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln608_28 = sext i4 %sub_ln608_28" [dilithium2/poly.c:608]   --->   Operation 2564 'sext' 'sext_ln608_28' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2565 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_28, i10 %r_addr_479" [dilithium2/poly.c:608]   --->   Operation 2565 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2566 [1/1] (1.34ns)   --->   "%sub_ln609_28 = sub i4 2, i4 %zext_ln600_28" [dilithium2/poly.c:609]   --->   Operation 2566 'sub' 'sub_ln609_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln609_28 = sext i4 %sub_ln609_28" [dilithium2/poly.c:609]   --->   Operation 2567 'sext' 'sext_ln609_28' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2568 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_28, i10 %r_addr_480" [dilithium2/poly.c:609]   --->   Operation 2568 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 115 <SV = 114> <Delay = 4.11>
ST_115 : Operation 2569 [1/1] (0.00ns)   --->   "%or_ln601_58 = or i10 %tmp, i10 226" [dilithium2/poly.c:601]   --->   Operation 2569 'or' 'or_ln601_58' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln601_92 = zext i10 %or_ln601_58" [dilithium2/poly.c:601]   --->   Operation 2570 'zext' 'zext_ln601_92' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2571 [1/1] (0.00ns)   --->   "%r_addr_481 = getelementptr i32 %r, i64 0, i64 %zext_ln601_92" [dilithium2/poly.c:601]   --->   Operation 2571 'getelementptr' 'r_addr_481' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2572 [1/1] (0.00ns)   --->   "%or_ln602_28 = or i10 %tmp, i10 227" [dilithium2/poly.c:602]   --->   Operation 2572 'or' 'or_ln602_28' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln602_60 = zext i10 %or_ln602_28" [dilithium2/poly.c:602]   --->   Operation 2573 'zext' 'zext_ln602_60' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2574 [1/1] (0.00ns)   --->   "%r_addr_482 = getelementptr i32 %r, i64 0, i64 %zext_ln602_60" [dilithium2/poly.c:602]   --->   Operation 2574 'getelementptr' 'r_addr_482' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2575 [1/1] (0.00ns)   --->   "%or_ln601_27 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_55, i2 %trunc_ln601_54" [dilithium2/poly.c:601]   --->   Operation 2575 'bitconcatenate' 'or_ln601_27' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln601_57 = zext i3 %or_ln601_27" [dilithium2/poly.c:601]   --->   Operation 2576 'zext' 'zext_ln601_57' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2577 [1/1] (0.00ns)   --->   "%zext_ln602_28 = zext i3 %trunc_ln602_27" [dilithium2/poly.c:602]   --->   Operation 2577 'zext' 'zext_ln602_28' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2578 [1/1] (1.34ns)   --->   "%sub_ln610_28 = sub i4 2, i4 %zext_ln601_57" [dilithium2/poly.c:610]   --->   Operation 2578 'sub' 'sub_ln610_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln610_28 = sext i4 %sub_ln610_28" [dilithium2/poly.c:610]   --->   Operation 2579 'sext' 'sext_ln610_28' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2580 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_28, i10 %r_addr_481" [dilithium2/poly.c:610]   --->   Operation 2580 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2581 [1/1] (1.34ns)   --->   "%sub_ln611_28 = sub i4 2, i4 %zext_ln602_28" [dilithium2/poly.c:611]   --->   Operation 2581 'sub' 'sub_ln611_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln611_28 = sext i4 %sub_ln611_28" [dilithium2/poly.c:611]   --->   Operation 2582 'sext' 'sext_ln611_28' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2583 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_28, i10 %r_addr_482" [dilithium2/poly.c:611]   --->   Operation 2583 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 116 <SV = 115> <Delay = 4.11>
ST_116 : Operation 2584 [1/1] (0.00ns)   --->   "%or_ln603_28 = or i10 %tmp, i10 228" [dilithium2/poly.c:603]   --->   Operation 2584 'or' 'or_ln603_28' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2585 [1/1] (0.00ns)   --->   "%zext_ln603_60 = zext i10 %or_ln603_28" [dilithium2/poly.c:603]   --->   Operation 2585 'zext' 'zext_ln603_60' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2586 [1/1] (0.00ns)   --->   "%r_addr_483 = getelementptr i32 %r, i64 0, i64 %zext_ln603_60" [dilithium2/poly.c:603]   --->   Operation 2586 'getelementptr' 'r_addr_483' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2587 [1/1] (0.00ns)   --->   "%or_ln604_58 = or i10 %tmp, i10 229" [dilithium2/poly.c:604]   --->   Operation 2587 'or' 'or_ln604_58' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln604_92 = zext i10 %or_ln604_58" [dilithium2/poly.c:604]   --->   Operation 2588 'zext' 'zext_ln604_92' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2589 [1/1] (0.00ns)   --->   "%r_addr_484 = getelementptr i32 %r, i64 0, i64 %zext_ln604_92" [dilithium2/poly.c:604]   --->   Operation 2589 'getelementptr' 'r_addr_484' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln603_28 = zext i3 %trunc_ln603_27" [dilithium2/poly.c:603]   --->   Operation 2590 'zext' 'zext_ln603_28' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2591 [1/1] (0.00ns)   --->   "%or_ln604_27 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_28, i1 %tmp_417" [dilithium2/poly.c:604]   --->   Operation 2591 'bitconcatenate' 'or_ln604_27' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln604_57 = zext i3 %or_ln604_27" [dilithium2/poly.c:604]   --->   Operation 2592 'zext' 'zext_ln604_57' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2593 [1/1] (1.34ns)   --->   "%sub_ln612_28 = sub i4 2, i4 %zext_ln603_28" [dilithium2/poly.c:612]   --->   Operation 2593 'sub' 'sub_ln612_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln612_28 = sext i4 %sub_ln612_28" [dilithium2/poly.c:612]   --->   Operation 2594 'sext' 'sext_ln612_28' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2595 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_28, i10 %r_addr_483" [dilithium2/poly.c:612]   --->   Operation 2595 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2596 [1/1] (1.34ns)   --->   "%sub_ln613_28 = sub i4 2, i4 %zext_ln604_57" [dilithium2/poly.c:613]   --->   Operation 2596 'sub' 'sub_ln613_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln613_28 = sext i4 %sub_ln613_28" [dilithium2/poly.c:613]   --->   Operation 2597 'sext' 'sext_ln613_28' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2598 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_28, i10 %r_addr_484" [dilithium2/poly.c:613]   --->   Operation 2598 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 117 <SV = 116> <Delay = 4.11>
ST_117 : Operation 2599 [1/1] (0.00ns)   --->   "%or_ln605_28 = or i10 %tmp, i10 230" [dilithium2/poly.c:605]   --->   Operation 2599 'or' 'or_ln605_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln605_60 = zext i10 %or_ln605_28" [dilithium2/poly.c:605]   --->   Operation 2600 'zext' 'zext_ln605_60' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2601 [1/1] (0.00ns)   --->   "%r_addr_485 = getelementptr i32 %r, i64 0, i64 %zext_ln605_60" [dilithium2/poly.c:605]   --->   Operation 2601 'getelementptr' 'r_addr_485' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2602 [1/1] (0.00ns)   --->   "%or_ln606_28 = or i10 %tmp, i10 231" [dilithium2/poly.c:606]   --->   Operation 2602 'or' 'or_ln606_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln606_60 = zext i10 %or_ln606_28" [dilithium2/poly.c:606]   --->   Operation 2603 'zext' 'zext_ln606_60' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2604 [1/1] (0.00ns)   --->   "%r_addr_486 = getelementptr i32 %r, i64 0, i64 %zext_ln606_60" [dilithium2/poly.c:606]   --->   Operation 2604 'getelementptr' 'r_addr_486' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln605_28 = zext i3 %trunc_ln605_27" [dilithium2/poly.c:605]   --->   Operation 2605 'zext' 'zext_ln605_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2606 [1/1] (0.00ns)   --->   "%zext_ln606_28 = zext i3 %trunc_ln606_27" [dilithium2/poly.c:606]   --->   Operation 2606 'zext' 'zext_ln606_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2607 [1/1] (1.34ns)   --->   "%sub_ln614_28 = sub i4 2, i4 %zext_ln605_28" [dilithium2/poly.c:614]   --->   Operation 2607 'sub' 'sub_ln614_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln614_28 = sext i4 %sub_ln614_28" [dilithium2/poly.c:614]   --->   Operation 2608 'sext' 'sext_ln614_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2609 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_28, i10 %r_addr_485" [dilithium2/poly.c:614]   --->   Operation 2609 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2610 [1/1] (1.34ns)   --->   "%sub_ln615_28 = sub i4 2, i4 %zext_ln606_28" [dilithium2/poly.c:615]   --->   Operation 2610 'sub' 'sub_ln615_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln615_28 = sext i4 %sub_ln615_28" [dilithium2/poly.c:615]   --->   Operation 2611 'sext' 'sext_ln615_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2612 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_28, i10 %r_addr_486" [dilithium2/poly.c:615]   --->   Operation 2612 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 118 <SV = 117> <Delay = 4.11>
ST_118 : Operation 2613 [1/1] (0.00ns)   --->   "%or_ln599_28 = or i10 %tmp, i10 232" [dilithium2/poly.c:599]   --->   Operation 2613 'or' 'or_ln599_28' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln599_92 = zext i10 %or_ln599_28" [dilithium2/poly.c:599]   --->   Operation 2614 'zext' 'zext_ln599_92' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2615 [1/1] (0.00ns)   --->   "%r_addr_487 = getelementptr i32 %r, i64 0, i64 %zext_ln599_92" [dilithium2/poly.c:599]   --->   Operation 2615 'getelementptr' 'r_addr_487' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2616 [1/1] (0.00ns)   --->   "%or_ln600_29 = or i10 %tmp, i10 233" [dilithium2/poly.c:600]   --->   Operation 2616 'or' 'or_ln600_29' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln600_61 = zext i10 %or_ln600_29" [dilithium2/poly.c:600]   --->   Operation 2617 'zext' 'zext_ln600_61' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2618 [1/1] (0.00ns)   --->   "%r_addr_488 = getelementptr i32 %r, i64 0, i64 %zext_ln600_61" [dilithium2/poly.c:600]   --->   Operation 2618 'getelementptr' 'r_addr_488' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln599_58 = zext i3 %trunc_ln599_29" [dilithium2/poly.c:599]   --->   Operation 2619 'zext' 'zext_ln599_58' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2620 [1/1] (0.00ns)   --->   "%zext_ln600_29 = zext i3 %trunc_ln600_29" [dilithium2/poly.c:600]   --->   Operation 2620 'zext' 'zext_ln600_29' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2621 [1/1] (1.34ns)   --->   "%sub_ln608_29 = sub i4 2, i4 %zext_ln599_58" [dilithium2/poly.c:608]   --->   Operation 2621 'sub' 'sub_ln608_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln608_29 = sext i4 %sub_ln608_29" [dilithium2/poly.c:608]   --->   Operation 2622 'sext' 'sext_ln608_29' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2623 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_29, i10 %r_addr_487" [dilithium2/poly.c:608]   --->   Operation 2623 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2624 [1/1] (1.34ns)   --->   "%sub_ln609_29 = sub i4 2, i4 %zext_ln600_29" [dilithium2/poly.c:609]   --->   Operation 2624 'sub' 'sub_ln609_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln609_29 = sext i4 %sub_ln609_29" [dilithium2/poly.c:609]   --->   Operation 2625 'sext' 'sext_ln609_29' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2626 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_29, i10 %r_addr_488" [dilithium2/poly.c:609]   --->   Operation 2626 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 119 <SV = 118> <Delay = 4.11>
ST_119 : Operation 2627 [1/1] (0.00ns)   --->   "%or_ln601_59 = or i10 %tmp, i10 234" [dilithium2/poly.c:601]   --->   Operation 2627 'or' 'or_ln601_59' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln601_93 = zext i10 %or_ln601_59" [dilithium2/poly.c:601]   --->   Operation 2628 'zext' 'zext_ln601_93' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2629 [1/1] (0.00ns)   --->   "%r_addr_489 = getelementptr i32 %r, i64 0, i64 %zext_ln601_93" [dilithium2/poly.c:601]   --->   Operation 2629 'getelementptr' 'r_addr_489' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2630 [1/1] (0.00ns)   --->   "%or_ln602_29 = or i10 %tmp, i10 235" [dilithium2/poly.c:602]   --->   Operation 2630 'or' 'or_ln602_29' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln602_61 = zext i10 %or_ln602_29" [dilithium2/poly.c:602]   --->   Operation 2631 'zext' 'zext_ln602_61' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2632 [1/1] (0.00ns)   --->   "%r_addr_490 = getelementptr i32 %r, i64 0, i64 %zext_ln602_61" [dilithium2/poly.c:602]   --->   Operation 2632 'getelementptr' 'r_addr_490' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2633 [1/1] (0.00ns)   --->   "%or_ln601_28 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_57, i2 %trunc_ln601_56" [dilithium2/poly.c:601]   --->   Operation 2633 'bitconcatenate' 'or_ln601_28' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln601_59 = zext i3 %or_ln601_28" [dilithium2/poly.c:601]   --->   Operation 2634 'zext' 'zext_ln601_59' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln602_29 = zext i3 %trunc_ln602_28" [dilithium2/poly.c:602]   --->   Operation 2635 'zext' 'zext_ln602_29' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2636 [1/1] (1.34ns)   --->   "%sub_ln610_29 = sub i4 2, i4 %zext_ln601_59" [dilithium2/poly.c:610]   --->   Operation 2636 'sub' 'sub_ln610_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln610_29 = sext i4 %sub_ln610_29" [dilithium2/poly.c:610]   --->   Operation 2637 'sext' 'sext_ln610_29' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2638 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_29, i10 %r_addr_489" [dilithium2/poly.c:610]   --->   Operation 2638 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2639 [1/1] (1.34ns)   --->   "%sub_ln611_29 = sub i4 2, i4 %zext_ln602_29" [dilithium2/poly.c:611]   --->   Operation 2639 'sub' 'sub_ln611_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln611_29 = sext i4 %sub_ln611_29" [dilithium2/poly.c:611]   --->   Operation 2640 'sext' 'sext_ln611_29' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2641 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_29, i10 %r_addr_490" [dilithium2/poly.c:611]   --->   Operation 2641 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 120 <SV = 119> <Delay = 4.11>
ST_120 : Operation 2642 [1/1] (0.00ns)   --->   "%or_ln603_29 = or i10 %tmp, i10 236" [dilithium2/poly.c:603]   --->   Operation 2642 'or' 'or_ln603_29' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln603_61 = zext i10 %or_ln603_29" [dilithium2/poly.c:603]   --->   Operation 2643 'zext' 'zext_ln603_61' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2644 [1/1] (0.00ns)   --->   "%r_addr_491 = getelementptr i32 %r, i64 0, i64 %zext_ln603_61" [dilithium2/poly.c:603]   --->   Operation 2644 'getelementptr' 'r_addr_491' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2645 [1/1] (0.00ns)   --->   "%or_ln604_59 = or i10 %tmp, i10 237" [dilithium2/poly.c:604]   --->   Operation 2645 'or' 'or_ln604_59' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln604_93 = zext i10 %or_ln604_59" [dilithium2/poly.c:604]   --->   Operation 2646 'zext' 'zext_ln604_93' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2647 [1/1] (0.00ns)   --->   "%r_addr_492 = getelementptr i32 %r, i64 0, i64 %zext_ln604_93" [dilithium2/poly.c:604]   --->   Operation 2647 'getelementptr' 'r_addr_492' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2648 [1/1] (0.00ns)   --->   "%zext_ln603_29 = zext i3 %trunc_ln603_28" [dilithium2/poly.c:603]   --->   Operation 2648 'zext' 'zext_ln603_29' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2649 [1/1] (0.00ns)   --->   "%or_ln604_28 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_29, i1 %tmp_418" [dilithium2/poly.c:604]   --->   Operation 2649 'bitconcatenate' 'or_ln604_28' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln604_59 = zext i3 %or_ln604_28" [dilithium2/poly.c:604]   --->   Operation 2650 'zext' 'zext_ln604_59' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2651 [1/1] (1.34ns)   --->   "%sub_ln612_29 = sub i4 2, i4 %zext_ln603_29" [dilithium2/poly.c:612]   --->   Operation 2651 'sub' 'sub_ln612_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln612_29 = sext i4 %sub_ln612_29" [dilithium2/poly.c:612]   --->   Operation 2652 'sext' 'sext_ln612_29' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2653 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_29, i10 %r_addr_491" [dilithium2/poly.c:612]   --->   Operation 2653 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2654 [1/1] (1.34ns)   --->   "%sub_ln613_29 = sub i4 2, i4 %zext_ln604_59" [dilithium2/poly.c:613]   --->   Operation 2654 'sub' 'sub_ln613_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln613_29 = sext i4 %sub_ln613_29" [dilithium2/poly.c:613]   --->   Operation 2655 'sext' 'sext_ln613_29' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2656 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_29, i10 %r_addr_492" [dilithium2/poly.c:613]   --->   Operation 2656 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 121 <SV = 120> <Delay = 4.11>
ST_121 : Operation 2657 [1/1] (0.00ns)   --->   "%or_ln605_29 = or i10 %tmp, i10 238" [dilithium2/poly.c:605]   --->   Operation 2657 'or' 'or_ln605_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln605_61 = zext i10 %or_ln605_29" [dilithium2/poly.c:605]   --->   Operation 2658 'zext' 'zext_ln605_61' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2659 [1/1] (0.00ns)   --->   "%r_addr_493 = getelementptr i32 %r, i64 0, i64 %zext_ln605_61" [dilithium2/poly.c:605]   --->   Operation 2659 'getelementptr' 'r_addr_493' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2660 [1/1] (0.00ns)   --->   "%or_ln606_29 = or i10 %tmp, i10 239" [dilithium2/poly.c:606]   --->   Operation 2660 'or' 'or_ln606_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln606_61 = zext i10 %or_ln606_29" [dilithium2/poly.c:606]   --->   Operation 2661 'zext' 'zext_ln606_61' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2662 [1/1] (0.00ns)   --->   "%r_addr_494 = getelementptr i32 %r, i64 0, i64 %zext_ln606_61" [dilithium2/poly.c:606]   --->   Operation 2662 'getelementptr' 'r_addr_494' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln605_29 = zext i3 %trunc_ln605_28" [dilithium2/poly.c:605]   --->   Operation 2663 'zext' 'zext_ln605_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln606_29 = zext i3 %trunc_ln606_28" [dilithium2/poly.c:606]   --->   Operation 2664 'zext' 'zext_ln606_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2665 [1/1] (1.34ns)   --->   "%sub_ln614_29 = sub i4 2, i4 %zext_ln605_29" [dilithium2/poly.c:614]   --->   Operation 2665 'sub' 'sub_ln614_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln614_29 = sext i4 %sub_ln614_29" [dilithium2/poly.c:614]   --->   Operation 2666 'sext' 'sext_ln614_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2667 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_29, i10 %r_addr_493" [dilithium2/poly.c:614]   --->   Operation 2667 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2668 [1/1] (1.34ns)   --->   "%sub_ln615_29 = sub i4 2, i4 %zext_ln606_29" [dilithium2/poly.c:615]   --->   Operation 2668 'sub' 'sub_ln615_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln615_29 = sext i4 %sub_ln615_29" [dilithium2/poly.c:615]   --->   Operation 2669 'sext' 'sext_ln615_29' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2670 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_29, i10 %r_addr_494" [dilithium2/poly.c:615]   --->   Operation 2670 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 122 <SV = 121> <Delay = 4.11>
ST_122 : Operation 2671 [1/1] (0.00ns)   --->   "%or_ln599_29 = or i10 %tmp, i10 240" [dilithium2/poly.c:599]   --->   Operation 2671 'or' 'or_ln599_29' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln599_93 = zext i10 %or_ln599_29" [dilithium2/poly.c:599]   --->   Operation 2672 'zext' 'zext_ln599_93' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2673 [1/1] (0.00ns)   --->   "%r_addr_495 = getelementptr i32 %r, i64 0, i64 %zext_ln599_93" [dilithium2/poly.c:599]   --->   Operation 2673 'getelementptr' 'r_addr_495' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2674 [1/1] (0.00ns)   --->   "%or_ln600_30 = or i10 %tmp, i10 241" [dilithium2/poly.c:600]   --->   Operation 2674 'or' 'or_ln600_30' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln600_62 = zext i10 %or_ln600_30" [dilithium2/poly.c:600]   --->   Operation 2675 'zext' 'zext_ln600_62' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2676 [1/1] (0.00ns)   --->   "%r_addr_496 = getelementptr i32 %r, i64 0, i64 %zext_ln600_62" [dilithium2/poly.c:600]   --->   Operation 2676 'getelementptr' 'r_addr_496' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2677 [1/1] (0.00ns)   --->   "%zext_ln599_60 = zext i3 %trunc_ln599_30" [dilithium2/poly.c:599]   --->   Operation 2677 'zext' 'zext_ln599_60' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln600_30 = zext i3 %trunc_ln600_30" [dilithium2/poly.c:600]   --->   Operation 2678 'zext' 'zext_ln600_30' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2679 [1/1] (1.34ns)   --->   "%sub_ln608_30 = sub i4 2, i4 %zext_ln599_60" [dilithium2/poly.c:608]   --->   Operation 2679 'sub' 'sub_ln608_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln608_30 = sext i4 %sub_ln608_30" [dilithium2/poly.c:608]   --->   Operation 2680 'sext' 'sext_ln608_30' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2681 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_30, i10 %r_addr_495" [dilithium2/poly.c:608]   --->   Operation 2681 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2682 [1/1] (1.34ns)   --->   "%sub_ln609_30 = sub i4 2, i4 %zext_ln600_30" [dilithium2/poly.c:609]   --->   Operation 2682 'sub' 'sub_ln609_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln609_30 = sext i4 %sub_ln609_30" [dilithium2/poly.c:609]   --->   Operation 2683 'sext' 'sext_ln609_30' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2684 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_30, i10 %r_addr_496" [dilithium2/poly.c:609]   --->   Operation 2684 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 123 <SV = 122> <Delay = 4.11>
ST_123 : Operation 2685 [1/1] (0.00ns)   --->   "%or_ln601_60 = or i10 %tmp, i10 242" [dilithium2/poly.c:601]   --->   Operation 2685 'or' 'or_ln601_60' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln601_94 = zext i10 %or_ln601_60" [dilithium2/poly.c:601]   --->   Operation 2686 'zext' 'zext_ln601_94' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2687 [1/1] (0.00ns)   --->   "%r_addr_497 = getelementptr i32 %r, i64 0, i64 %zext_ln601_94" [dilithium2/poly.c:601]   --->   Operation 2687 'getelementptr' 'r_addr_497' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2688 [1/1] (0.00ns)   --->   "%or_ln602_30 = or i10 %tmp, i10 243" [dilithium2/poly.c:602]   --->   Operation 2688 'or' 'or_ln602_30' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln602_62 = zext i10 %or_ln602_30" [dilithium2/poly.c:602]   --->   Operation 2689 'zext' 'zext_ln602_62' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2690 [1/1] (0.00ns)   --->   "%r_addr_498 = getelementptr i32 %r, i64 0, i64 %zext_ln602_62" [dilithium2/poly.c:602]   --->   Operation 2690 'getelementptr' 'r_addr_498' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2691 [1/1] (0.00ns)   --->   "%or_ln601_29 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_59, i2 %trunc_ln601_58" [dilithium2/poly.c:601]   --->   Operation 2691 'bitconcatenate' 'or_ln601_29' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln601_61 = zext i3 %or_ln601_29" [dilithium2/poly.c:601]   --->   Operation 2692 'zext' 'zext_ln601_61' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln602_30 = zext i3 %trunc_ln602_29" [dilithium2/poly.c:602]   --->   Operation 2693 'zext' 'zext_ln602_30' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2694 [1/1] (1.34ns)   --->   "%sub_ln610_30 = sub i4 2, i4 %zext_ln601_61" [dilithium2/poly.c:610]   --->   Operation 2694 'sub' 'sub_ln610_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln610_30 = sext i4 %sub_ln610_30" [dilithium2/poly.c:610]   --->   Operation 2695 'sext' 'sext_ln610_30' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2696 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_30, i10 %r_addr_497" [dilithium2/poly.c:610]   --->   Operation 2696 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2697 [1/1] (1.34ns)   --->   "%sub_ln611_30 = sub i4 2, i4 %zext_ln602_30" [dilithium2/poly.c:611]   --->   Operation 2697 'sub' 'sub_ln611_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln611_30 = sext i4 %sub_ln611_30" [dilithium2/poly.c:611]   --->   Operation 2698 'sext' 'sext_ln611_30' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2699 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_30, i10 %r_addr_498" [dilithium2/poly.c:611]   --->   Operation 2699 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 124 <SV = 123> <Delay = 4.11>
ST_124 : Operation 2700 [1/1] (0.00ns)   --->   "%or_ln603_30 = or i10 %tmp, i10 244" [dilithium2/poly.c:603]   --->   Operation 2700 'or' 'or_ln603_30' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln603_62 = zext i10 %or_ln603_30" [dilithium2/poly.c:603]   --->   Operation 2701 'zext' 'zext_ln603_62' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2702 [1/1] (0.00ns)   --->   "%r_addr_499 = getelementptr i32 %r, i64 0, i64 %zext_ln603_62" [dilithium2/poly.c:603]   --->   Operation 2702 'getelementptr' 'r_addr_499' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2703 [1/1] (0.00ns)   --->   "%or_ln604_60 = or i10 %tmp, i10 245" [dilithium2/poly.c:604]   --->   Operation 2703 'or' 'or_ln604_60' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln604_94 = zext i10 %or_ln604_60" [dilithium2/poly.c:604]   --->   Operation 2704 'zext' 'zext_ln604_94' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2705 [1/1] (0.00ns)   --->   "%r_addr_500 = getelementptr i32 %r, i64 0, i64 %zext_ln604_94" [dilithium2/poly.c:604]   --->   Operation 2705 'getelementptr' 'r_addr_500' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln603_30 = zext i3 %trunc_ln603_29" [dilithium2/poly.c:603]   --->   Operation 2706 'zext' 'zext_ln603_30' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2707 [1/1] (0.00ns)   --->   "%or_ln604_29 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_30, i1 %tmp_419" [dilithium2/poly.c:604]   --->   Operation 2707 'bitconcatenate' 'or_ln604_29' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln604_61 = zext i3 %or_ln604_29" [dilithium2/poly.c:604]   --->   Operation 2708 'zext' 'zext_ln604_61' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2709 [1/1] (1.34ns)   --->   "%sub_ln612_30 = sub i4 2, i4 %zext_ln603_30" [dilithium2/poly.c:612]   --->   Operation 2709 'sub' 'sub_ln612_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln612_30 = sext i4 %sub_ln612_30" [dilithium2/poly.c:612]   --->   Operation 2710 'sext' 'sext_ln612_30' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2711 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_30, i10 %r_addr_499" [dilithium2/poly.c:612]   --->   Operation 2711 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2712 [1/1] (1.34ns)   --->   "%sub_ln613_30 = sub i4 2, i4 %zext_ln604_61" [dilithium2/poly.c:613]   --->   Operation 2712 'sub' 'sub_ln613_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln613_30 = sext i4 %sub_ln613_30" [dilithium2/poly.c:613]   --->   Operation 2713 'sext' 'sext_ln613_30' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2714 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_30, i10 %r_addr_500" [dilithium2/poly.c:613]   --->   Operation 2714 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 125 <SV = 124> <Delay = 4.11>
ST_125 : Operation 2715 [1/1] (0.00ns)   --->   "%or_ln605_30 = or i10 %tmp, i10 246" [dilithium2/poly.c:605]   --->   Operation 2715 'or' 'or_ln605_30' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln605_62 = zext i10 %or_ln605_30" [dilithium2/poly.c:605]   --->   Operation 2716 'zext' 'zext_ln605_62' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2717 [1/1] (0.00ns)   --->   "%r_addr_501 = getelementptr i32 %r, i64 0, i64 %zext_ln605_62" [dilithium2/poly.c:605]   --->   Operation 2717 'getelementptr' 'r_addr_501' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2718 [1/1] (0.00ns)   --->   "%or_ln606_30 = or i10 %tmp, i10 247" [dilithium2/poly.c:606]   --->   Operation 2718 'or' 'or_ln606_30' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln606_62 = zext i10 %or_ln606_30" [dilithium2/poly.c:606]   --->   Operation 2719 'zext' 'zext_ln606_62' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2720 [1/1] (0.00ns)   --->   "%r_addr_502 = getelementptr i32 %r, i64 0, i64 %zext_ln606_62" [dilithium2/poly.c:606]   --->   Operation 2720 'getelementptr' 'r_addr_502' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2721 [1/1] (0.00ns)   --->   "%zext_ln605_30 = zext i3 %trunc_ln605_29" [dilithium2/poly.c:605]   --->   Operation 2721 'zext' 'zext_ln605_30' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln606_30 = zext i3 %trunc_ln606_29" [dilithium2/poly.c:606]   --->   Operation 2722 'zext' 'zext_ln606_30' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2723 [1/1] (1.34ns)   --->   "%sub_ln614_30 = sub i4 2, i4 %zext_ln605_30" [dilithium2/poly.c:614]   --->   Operation 2723 'sub' 'sub_ln614_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln614_30 = sext i4 %sub_ln614_30" [dilithium2/poly.c:614]   --->   Operation 2724 'sext' 'sext_ln614_30' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2725 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_30, i10 %r_addr_501" [dilithium2/poly.c:614]   --->   Operation 2725 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2726 [1/1] (1.34ns)   --->   "%sub_ln615_30 = sub i4 2, i4 %zext_ln606_30" [dilithium2/poly.c:615]   --->   Operation 2726 'sub' 'sub_ln615_30' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln615_30 = sext i4 %sub_ln615_30" [dilithium2/poly.c:615]   --->   Operation 2727 'sext' 'sext_ln615_30' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2728 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_30, i10 %r_addr_502" [dilithium2/poly.c:615]   --->   Operation 2728 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 126 <SV = 125> <Delay = 4.11>
ST_126 : Operation 2729 [1/1] (0.00ns)   --->   "%or_ln599_30 = or i10 %tmp, i10 248" [dilithium2/poly.c:599]   --->   Operation 2729 'or' 'or_ln599_30' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln599_94 = zext i10 %or_ln599_30" [dilithium2/poly.c:599]   --->   Operation 2730 'zext' 'zext_ln599_94' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2731 [1/1] (0.00ns)   --->   "%r_addr_503 = getelementptr i32 %r, i64 0, i64 %zext_ln599_94" [dilithium2/poly.c:599]   --->   Operation 2731 'getelementptr' 'r_addr_503' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2732 [1/1] (0.00ns)   --->   "%or_ln600_31 = or i10 %tmp, i10 249" [dilithium2/poly.c:600]   --->   Operation 2732 'or' 'or_ln600_31' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln600_63 = zext i10 %or_ln600_31" [dilithium2/poly.c:600]   --->   Operation 2733 'zext' 'zext_ln600_63' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2734 [1/1] (0.00ns)   --->   "%r_addr_504 = getelementptr i32 %r, i64 0, i64 %zext_ln600_63" [dilithium2/poly.c:600]   --->   Operation 2734 'getelementptr' 'r_addr_504' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln599_62 = zext i3 %trunc_ln599_31" [dilithium2/poly.c:599]   --->   Operation 2735 'zext' 'zext_ln599_62' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln600_31 = zext i3 %trunc_ln600_31" [dilithium2/poly.c:600]   --->   Operation 2736 'zext' 'zext_ln600_31' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2737 [1/1] (1.34ns)   --->   "%sub_ln608_31 = sub i4 2, i4 %zext_ln599_62" [dilithium2/poly.c:608]   --->   Operation 2737 'sub' 'sub_ln608_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln608_31 = sext i4 %sub_ln608_31" [dilithium2/poly.c:608]   --->   Operation 2738 'sext' 'sext_ln608_31' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2739 [1/1] (2.77ns)   --->   "%store_ln608 = store i32 %sext_ln608_31, i10 %r_addr_503" [dilithium2/poly.c:608]   --->   Operation 2739 'store' 'store_ln608' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2740 [1/1] (1.34ns)   --->   "%sub_ln609_31 = sub i4 2, i4 %zext_ln600_31" [dilithium2/poly.c:609]   --->   Operation 2740 'sub' 'sub_ln609_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln609_31 = sext i4 %sub_ln609_31" [dilithium2/poly.c:609]   --->   Operation 2741 'sext' 'sext_ln609_31' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2742 [1/1] (2.77ns)   --->   "%store_ln609 = store i32 %sext_ln609_31, i10 %r_addr_504" [dilithium2/poly.c:609]   --->   Operation 2742 'store' 'store_ln609' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 127 <SV = 126> <Delay = 4.11>
ST_127 : Operation 2743 [1/1] (0.00ns)   --->   "%or_ln601_61 = or i10 %tmp, i10 250" [dilithium2/poly.c:601]   --->   Operation 2743 'or' 'or_ln601_61' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln601_95 = zext i10 %or_ln601_61" [dilithium2/poly.c:601]   --->   Operation 2744 'zext' 'zext_ln601_95' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2745 [1/1] (0.00ns)   --->   "%r_addr_505 = getelementptr i32 %r, i64 0, i64 %zext_ln601_95" [dilithium2/poly.c:601]   --->   Operation 2745 'getelementptr' 'r_addr_505' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2746 [1/1] (0.00ns)   --->   "%or_ln602_31 = or i10 %tmp, i10 251" [dilithium2/poly.c:602]   --->   Operation 2746 'or' 'or_ln602_31' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2747 [1/1] (0.00ns)   --->   "%zext_ln602_63 = zext i10 %or_ln602_31" [dilithium2/poly.c:602]   --->   Operation 2747 'zext' 'zext_ln602_63' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2748 [1/1] (0.00ns)   --->   "%r_addr_506 = getelementptr i32 %r, i64 0, i64 %zext_ln602_63" [dilithium2/poly.c:602]   --->   Operation 2748 'getelementptr' 'r_addr_506' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2749 [1/1] (0.00ns)   --->   "%or_ln601_30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln601_61, i2 %trunc_ln601_60" [dilithium2/poly.c:601]   --->   Operation 2749 'bitconcatenate' 'or_ln601_30' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln601_63 = zext i3 %or_ln601_30" [dilithium2/poly.c:601]   --->   Operation 2750 'zext' 'zext_ln601_63' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln602_31 = zext i3 %trunc_ln602_30" [dilithium2/poly.c:602]   --->   Operation 2751 'zext' 'zext_ln602_31' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2752 [1/1] (1.34ns)   --->   "%sub_ln610_31 = sub i4 2, i4 %zext_ln601_63" [dilithium2/poly.c:610]   --->   Operation 2752 'sub' 'sub_ln610_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln610_31 = sext i4 %sub_ln610_31" [dilithium2/poly.c:610]   --->   Operation 2753 'sext' 'sext_ln610_31' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2754 [1/1] (2.77ns)   --->   "%store_ln610 = store i32 %sext_ln610_31, i10 %r_addr_505" [dilithium2/poly.c:610]   --->   Operation 2754 'store' 'store_ln610' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2755 [1/1] (1.34ns)   --->   "%sub_ln611_31 = sub i4 2, i4 %zext_ln602_31" [dilithium2/poly.c:611]   --->   Operation 2755 'sub' 'sub_ln611_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln611_31 = sext i4 %sub_ln611_31" [dilithium2/poly.c:611]   --->   Operation 2756 'sext' 'sext_ln611_31' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2757 [1/1] (2.77ns)   --->   "%store_ln611 = store i32 %sext_ln611_31, i10 %r_addr_506" [dilithium2/poly.c:611]   --->   Operation 2757 'store' 'store_ln611' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 128 <SV = 127> <Delay = 4.11>
ST_128 : Operation 2758 [1/1] (0.00ns)   --->   "%or_ln603_31 = or i10 %tmp, i10 252" [dilithium2/poly.c:603]   --->   Operation 2758 'or' 'or_ln603_31' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln603_63 = zext i10 %or_ln603_31" [dilithium2/poly.c:603]   --->   Operation 2759 'zext' 'zext_ln603_63' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2760 [1/1] (0.00ns)   --->   "%r_addr_507 = getelementptr i32 %r, i64 0, i64 %zext_ln603_63" [dilithium2/poly.c:603]   --->   Operation 2760 'getelementptr' 'r_addr_507' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2761 [1/1] (0.00ns)   --->   "%or_ln604_61 = or i10 %tmp, i10 253" [dilithium2/poly.c:604]   --->   Operation 2761 'or' 'or_ln604_61' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2762 [1/1] (0.00ns)   --->   "%zext_ln604_95 = zext i10 %or_ln604_61" [dilithium2/poly.c:604]   --->   Operation 2762 'zext' 'zext_ln604_95' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2763 [1/1] (0.00ns)   --->   "%r_addr_508 = getelementptr i32 %r, i64 0, i64 %zext_ln604_95" [dilithium2/poly.c:604]   --->   Operation 2763 'getelementptr' 'r_addr_508' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln603_31 = zext i3 %trunc_ln603_30" [dilithium2/poly.c:603]   --->   Operation 2764 'zext' 'zext_ln603_31' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2765 [1/1] (0.00ns)   --->   "%or_ln604_30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln604_31, i1 %tmp_420" [dilithium2/poly.c:604]   --->   Operation 2765 'bitconcatenate' 'or_ln604_30' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln604_63 = zext i3 %or_ln604_30" [dilithium2/poly.c:604]   --->   Operation 2766 'zext' 'zext_ln604_63' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2767 [1/1] (1.34ns)   --->   "%sub_ln612_31 = sub i4 2, i4 %zext_ln603_31" [dilithium2/poly.c:612]   --->   Operation 2767 'sub' 'sub_ln612_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln612_31 = sext i4 %sub_ln612_31" [dilithium2/poly.c:612]   --->   Operation 2768 'sext' 'sext_ln612_31' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2769 [1/1] (2.77ns)   --->   "%store_ln612 = store i32 %sext_ln612_31, i10 %r_addr_507" [dilithium2/poly.c:612]   --->   Operation 2769 'store' 'store_ln612' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2770 [1/1] (1.34ns)   --->   "%sub_ln613_31 = sub i4 2, i4 %zext_ln604_63" [dilithium2/poly.c:613]   --->   Operation 2770 'sub' 'sub_ln613_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln613_31 = sext i4 %sub_ln613_31" [dilithium2/poly.c:613]   --->   Operation 2771 'sext' 'sext_ln613_31' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2772 [1/1] (2.77ns)   --->   "%store_ln613 = store i32 %sext_ln613_31, i10 %r_addr_508" [dilithium2/poly.c:613]   --->   Operation 2772 'store' 'store_ln613' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 129 <SV = 128> <Delay = 4.11>
ST_129 : Operation 2773 [1/1] (0.00ns)   --->   "%or_ln605_31 = or i10 %tmp, i10 254" [dilithium2/poly.c:605]   --->   Operation 2773 'or' 'or_ln605_31' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln605_63 = zext i10 %or_ln605_31" [dilithium2/poly.c:605]   --->   Operation 2774 'zext' 'zext_ln605_63' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2775 [1/1] (0.00ns)   --->   "%r_addr_509 = getelementptr i32 %r, i64 0, i64 %zext_ln605_63" [dilithium2/poly.c:605]   --->   Operation 2775 'getelementptr' 'r_addr_509' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2776 [1/1] (0.00ns)   --->   "%or_ln606_31 = or i10 %tmp, i10 255" [dilithium2/poly.c:606]   --->   Operation 2776 'or' 'or_ln606_31' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln606_63 = zext i10 %or_ln606_31" [dilithium2/poly.c:606]   --->   Operation 2777 'zext' 'zext_ln606_63' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2778 [1/1] (0.00ns)   --->   "%r_addr_510 = getelementptr i32 %r, i64 0, i64 %zext_ln606_63" [dilithium2/poly.c:606]   --->   Operation 2778 'getelementptr' 'r_addr_510' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2779 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 2779 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2780 [1/1] (0.00ns)   --->   "%zext_ln605_31 = zext i3 %trunc_ln605_30" [dilithium2/poly.c:605]   --->   Operation 2780 'zext' 'zext_ln605_31' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln606_31 = zext i3 %trunc_ln606_30" [dilithium2/poly.c:606]   --->   Operation 2781 'zext' 'zext_ln606_31' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2782 [1/1] (1.34ns)   --->   "%sub_ln614_31 = sub i4 2, i4 %zext_ln605_31" [dilithium2/poly.c:614]   --->   Operation 2782 'sub' 'sub_ln614_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln614_31 = sext i4 %sub_ln614_31" [dilithium2/poly.c:614]   --->   Operation 2783 'sext' 'sext_ln614_31' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2784 [1/1] (2.77ns)   --->   "%store_ln614 = store i32 %sext_ln614_31, i10 %r_addr_509" [dilithium2/poly.c:614]   --->   Operation 2784 'store' 'store_ln614' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2785 [1/1] (1.34ns)   --->   "%sub_ln615_31 = sub i4 2, i4 %zext_ln606_31" [dilithium2/poly.c:615]   --->   Operation 2785 'sub' 'sub_ln615_31' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln615_31 = sext i4 %sub_ln615_31" [dilithium2/poly.c:615]   --->   Operation 2786 'sext' 'sext_ln615_31' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2787 [1/1] (2.77ns)   --->   "%store_ln615 = store i32 %sext_ln615_31, i10 %r_addr_510" [dilithium2/poly.c:615]   --->   Operation 2787 'store' 'store_ln615' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2788 [1/1] (0.00ns)   --->   "%ret_ln627 = ret" [dilithium2/poly.c:627]   --->   Operation 2788 'ret' 'ret_ln627' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	wire read operation ('a_read') on port 'a' [5]  (0 ns)
	'add' operation ('add_ln601', dilithium2/poly.c:601) [784]  (1.75 ns)
	'getelementptr' operation ('sk_addr_416', dilithium2/poly.c:601) [786]  (0 ns)
	'load' operation ('sk_load_416', dilithium2/poly.c:601) on array 'sk' [787]  (2.77 ns)

 <State 2>: 6.89ns
The critical path consists of the following:
	'load' operation ('sk_load', dilithium2/poly.c:599) on array 'sk' [778]  (2.77 ns)
	'sub' operation ('sub_ln608', dilithium2/poly.c:608) [807]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608', dilithium2/poly.c:608 on array 'r' [809]  (2.77 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_1', dilithium2/poly.c:601) [840]  (1.75 ns)
	'getelementptr' operation ('sk_addr_418', dilithium2/poly.c:601) [842]  (0 ns)
	'load' operation ('sk_load_418', dilithium2/poly.c:601) on array 'sk' [843]  (2.77 ns)

 <State 4>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_1', dilithium2/poly.c:599) [887]  (1.75 ns)
	'getelementptr' operation ('sk_addr_2', dilithium2/poly.c:599) [889]  (0 ns)
	'load' operation ('sk_load_2', dilithium2/poly.c:599) on array 'sk' [890]  (2.77 ns)

 <State 5>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_2', dilithium2/poly.c:604) [908]  (1.75 ns)
	'getelementptr' operation ('sk_addr_421', dilithium2/poly.c:604) [910]  (0 ns)
	'load' operation ('sk_load_421', dilithium2/poly.c:604) on array 'sk' [911]  (2.77 ns)

 <State 6>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_3', dilithium2/poly.c:601) [952]  (1.75 ns)
	'getelementptr' operation ('sk_addr_422', dilithium2/poly.c:601) [954]  (0 ns)
	'load' operation ('sk_load_422', dilithium2/poly.c:601) on array 'sk' [955]  (2.77 ns)

 <State 7>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_3', dilithium2/poly.c:599) [999]  (1.75 ns)
	'getelementptr' operation ('sk_addr_4', dilithium2/poly.c:599) [1001]  (0 ns)
	'load' operation ('sk_load_4', dilithium2/poly.c:599) on array 'sk' [1002]  (2.77 ns)

 <State 8>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_4', dilithium2/poly.c:604) [1020]  (1.75 ns)
	'getelementptr' operation ('sk_addr_425', dilithium2/poly.c:604) [1022]  (0 ns)
	'load' operation ('sk_load_425', dilithium2/poly.c:604) on array 'sk' [1023]  (2.77 ns)

 <State 9>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_5', dilithium2/poly.c:601) [1064]  (1.75 ns)
	'getelementptr' operation ('sk_addr_426', dilithium2/poly.c:601) [1066]  (0 ns)
	'load' operation ('sk_load_426', dilithium2/poly.c:601) on array 'sk' [1067]  (2.77 ns)

 <State 10>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_5', dilithium2/poly.c:599) [1111]  (1.75 ns)
	'getelementptr' operation ('sk_addr_6', dilithium2/poly.c:599) [1113]  (0 ns)
	'load' operation ('sk_load_6', dilithium2/poly.c:599) on array 'sk' [1114]  (2.77 ns)

 <State 11>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_6', dilithium2/poly.c:604) [1132]  (1.75 ns)
	'getelementptr' operation ('sk_addr_429', dilithium2/poly.c:604) [1134]  (0 ns)
	'load' operation ('sk_load_429', dilithium2/poly.c:604) on array 'sk' [1135]  (2.77 ns)

 <State 12>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_7', dilithium2/poly.c:601) [1176]  (1.75 ns)
	'getelementptr' operation ('sk_addr_430', dilithium2/poly.c:601) [1178]  (0 ns)
	'load' operation ('sk_load_430', dilithium2/poly.c:601) on array 'sk' [1179]  (2.77 ns)

 <State 13>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_7', dilithium2/poly.c:599) [1223]  (1.75 ns)
	'getelementptr' operation ('sk_addr_8', dilithium2/poly.c:599) [1225]  (0 ns)
	'load' operation ('sk_load_8', dilithium2/poly.c:599) on array 'sk' [1226]  (2.77 ns)

 <State 14>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_8', dilithium2/poly.c:604) [1244]  (1.75 ns)
	'getelementptr' operation ('sk_addr_433', dilithium2/poly.c:604) [1246]  (0 ns)
	'load' operation ('sk_load_433', dilithium2/poly.c:604) on array 'sk' [1247]  (2.77 ns)

 <State 15>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_9', dilithium2/poly.c:601) [1288]  (1.75 ns)
	'getelementptr' operation ('sk_addr_434', dilithium2/poly.c:601) [1290]  (0 ns)
	'load' operation ('sk_load_434', dilithium2/poly.c:601) on array 'sk' [1291]  (2.77 ns)

 <State 16>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_9', dilithium2/poly.c:599) [1335]  (1.75 ns)
	'getelementptr' operation ('sk_addr_10', dilithium2/poly.c:599) [1337]  (0 ns)
	'load' operation ('sk_load_10', dilithium2/poly.c:599) on array 'sk' [1338]  (2.77 ns)

 <State 17>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_10', dilithium2/poly.c:604) [1356]  (1.75 ns)
	'getelementptr' operation ('sk_addr_437', dilithium2/poly.c:604) [1358]  (0 ns)
	'load' operation ('sk_load_437', dilithium2/poly.c:604) on array 'sk' [1359]  (2.77 ns)

 <State 18>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_11', dilithium2/poly.c:601) [1400]  (1.75 ns)
	'getelementptr' operation ('sk_addr_438', dilithium2/poly.c:601) [1402]  (0 ns)
	'load' operation ('sk_load_438', dilithium2/poly.c:601) on array 'sk' [1403]  (2.77 ns)

 <State 19>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_11', dilithium2/poly.c:599) [1447]  (1.75 ns)
	'getelementptr' operation ('sk_addr_12', dilithium2/poly.c:599) [1449]  (0 ns)
	'load' operation ('sk_load_12', dilithium2/poly.c:599) on array 'sk' [1450]  (2.77 ns)

 <State 20>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_12', dilithium2/poly.c:604) [1468]  (1.75 ns)
	'getelementptr' operation ('sk_addr_441', dilithium2/poly.c:604) [1470]  (0 ns)
	'load' operation ('sk_load_441', dilithium2/poly.c:604) on array 'sk' [1471]  (2.77 ns)

 <State 21>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_13', dilithium2/poly.c:601) [1512]  (1.75 ns)
	'getelementptr' operation ('sk_addr_442', dilithium2/poly.c:601) [1514]  (0 ns)
	'load' operation ('sk_load_442', dilithium2/poly.c:601) on array 'sk' [1515]  (2.77 ns)

 <State 22>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_13', dilithium2/poly.c:599) [1559]  (1.75 ns)
	'getelementptr' operation ('sk_addr_14', dilithium2/poly.c:599) [1561]  (0 ns)
	'load' operation ('sk_load_14', dilithium2/poly.c:599) on array 'sk' [1562]  (2.77 ns)

 <State 23>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_14', dilithium2/poly.c:604) [1580]  (1.75 ns)
	'getelementptr' operation ('sk_addr_445', dilithium2/poly.c:604) [1582]  (0 ns)
	'load' operation ('sk_load_445', dilithium2/poly.c:604) on array 'sk' [1583]  (2.77 ns)

 <State 24>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_15', dilithium2/poly.c:601) [1624]  (1.75 ns)
	'getelementptr' operation ('sk_addr_447', dilithium2/poly.c:601) [1626]  (0 ns)
	'load' operation ('sk_load_447', dilithium2/poly.c:601) on array 'sk' [1627]  (2.77 ns)

 <State 25>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_15', dilithium2/poly.c:599) [1671]  (1.75 ns)
	'getelementptr' operation ('sk_addr_449', dilithium2/poly.c:599) [1673]  (0 ns)
	'load' operation ('sk_load_449', dilithium2/poly.c:599) on array 'sk' [1674]  (2.77 ns)

 <State 26>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_16', dilithium2/poly.c:604) [1692]  (1.75 ns)
	'getelementptr' operation ('sk_addr_451', dilithium2/poly.c:604) [1694]  (0 ns)
	'load' operation ('sk_load_451', dilithium2/poly.c:604) on array 'sk' [1695]  (2.77 ns)

 <State 27>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_17', dilithium2/poly.c:601) [1736]  (1.75 ns)
	'getelementptr' operation ('sk_addr_452', dilithium2/poly.c:601) [1738]  (0 ns)
	'load' operation ('sk_load_452', dilithium2/poly.c:601) on array 'sk' [1739]  (2.77 ns)

 <State 28>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_17', dilithium2/poly.c:599) [1783]  (1.75 ns)
	'getelementptr' operation ('sk_addr_18', dilithium2/poly.c:599) [1785]  (0 ns)
	'load' operation ('sk_load_18', dilithium2/poly.c:599) on array 'sk' [1786]  (2.77 ns)

 <State 29>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_18', dilithium2/poly.c:604) [1804]  (1.75 ns)
	'getelementptr' operation ('sk_addr_455', dilithium2/poly.c:604) [1806]  (0 ns)
	'load' operation ('sk_load_455', dilithium2/poly.c:604) on array 'sk' [1807]  (2.77 ns)

 <State 30>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_19', dilithium2/poly.c:601) [1848]  (1.75 ns)
	'getelementptr' operation ('sk_addr_456', dilithium2/poly.c:601) [1850]  (0 ns)
	'load' operation ('sk_load_456', dilithium2/poly.c:601) on array 'sk' [1851]  (2.77 ns)

 <State 31>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_19', dilithium2/poly.c:599) [1895]  (1.75 ns)
	'getelementptr' operation ('sk_addr_20', dilithium2/poly.c:599) [1897]  (0 ns)
	'load' operation ('sk_load_20', dilithium2/poly.c:599) on array 'sk' [1898]  (2.77 ns)

 <State 32>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_20', dilithium2/poly.c:604) [1916]  (1.75 ns)
	'getelementptr' operation ('sk_addr_459', dilithium2/poly.c:604) [1918]  (0 ns)
	'load' operation ('sk_load_459', dilithium2/poly.c:604) on array 'sk' [1919]  (2.77 ns)

 <State 33>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_21', dilithium2/poly.c:601) [1960]  (1.75 ns)
	'getelementptr' operation ('sk_addr_460', dilithium2/poly.c:601) [1962]  (0 ns)
	'load' operation ('sk_load_460', dilithium2/poly.c:601) on array 'sk' [1963]  (2.77 ns)

 <State 34>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_21', dilithium2/poly.c:599) [2007]  (1.75 ns)
	'getelementptr' operation ('sk_addr_22', dilithium2/poly.c:599) [2009]  (0 ns)
	'load' operation ('sk_load_22', dilithium2/poly.c:599) on array 'sk' [2010]  (2.77 ns)

 <State 35>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_22', dilithium2/poly.c:604) [2028]  (1.75 ns)
	'getelementptr' operation ('sk_addr_463', dilithium2/poly.c:604) [2030]  (0 ns)
	'load' operation ('sk_load_463', dilithium2/poly.c:604) on array 'sk' [2031]  (2.77 ns)

 <State 36>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_23', dilithium2/poly.c:601) [2072]  (1.75 ns)
	'getelementptr' operation ('sk_addr_464', dilithium2/poly.c:601) [2074]  (0 ns)
	'load' operation ('sk_load_464', dilithium2/poly.c:601) on array 'sk' [2075]  (2.77 ns)

 <State 37>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_23', dilithium2/poly.c:599) [2119]  (1.75 ns)
	'getelementptr' operation ('sk_addr_24', dilithium2/poly.c:599) [2121]  (0 ns)
	'load' operation ('sk_load_24', dilithium2/poly.c:599) on array 'sk' [2122]  (2.77 ns)

 <State 38>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_24', dilithium2/poly.c:604) [2140]  (1.75 ns)
	'getelementptr' operation ('sk_addr_467', dilithium2/poly.c:604) [2142]  (0 ns)
	'load' operation ('sk_load_467', dilithium2/poly.c:604) on array 'sk' [2143]  (2.77 ns)

 <State 39>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_25', dilithium2/poly.c:601) [2184]  (1.75 ns)
	'getelementptr' operation ('sk_addr_468', dilithium2/poly.c:601) [2186]  (0 ns)
	'load' operation ('sk_load_468', dilithium2/poly.c:601) on array 'sk' [2187]  (2.77 ns)

 <State 40>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_25', dilithium2/poly.c:599) [2231]  (1.75 ns)
	'getelementptr' operation ('sk_addr_26', dilithium2/poly.c:599) [2233]  (0 ns)
	'load' operation ('sk_load_26', dilithium2/poly.c:599) on array 'sk' [2234]  (2.77 ns)

 <State 41>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_26', dilithium2/poly.c:604) [2252]  (1.75 ns)
	'getelementptr' operation ('sk_addr_471', dilithium2/poly.c:604) [2254]  (0 ns)
	'load' operation ('sk_load_471', dilithium2/poly.c:604) on array 'sk' [2255]  (2.77 ns)

 <State 42>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_27', dilithium2/poly.c:601) [2296]  (1.75 ns)
	'getelementptr' operation ('sk_addr_472', dilithium2/poly.c:601) [2298]  (0 ns)
	'load' operation ('sk_load_472', dilithium2/poly.c:601) on array 'sk' [2299]  (2.77 ns)

 <State 43>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_27', dilithium2/poly.c:599) [2343]  (1.75 ns)
	'getelementptr' operation ('sk_addr_28', dilithium2/poly.c:599) [2345]  (0 ns)
	'load' operation ('sk_load_28', dilithium2/poly.c:599) on array 'sk' [2346]  (2.77 ns)

 <State 44>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_28', dilithium2/poly.c:604) [2364]  (1.75 ns)
	'getelementptr' operation ('sk_addr_475', dilithium2/poly.c:604) [2366]  (0 ns)
	'load' operation ('sk_load_475', dilithium2/poly.c:604) on array 'sk' [2367]  (2.77 ns)

 <State 45>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_29', dilithium2/poly.c:601) [2408]  (1.75 ns)
	'getelementptr' operation ('sk_addr_476', dilithium2/poly.c:601) [2410]  (0 ns)
	'load' operation ('sk_load_476', dilithium2/poly.c:601) on array 'sk' [2411]  (2.77 ns)

 <State 46>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln599_29', dilithium2/poly.c:599) [2455]  (1.75 ns)
	'getelementptr' operation ('sk_addr_30', dilithium2/poly.c:599) [2457]  (0 ns)
	'load' operation ('sk_load_30', dilithium2/poly.c:599) on array 'sk' [2458]  (2.77 ns)

 <State 47>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln604_30', dilithium2/poly.c:604) [2476]  (1.75 ns)
	'getelementptr' operation ('sk_addr_479', dilithium2/poly.c:604) [2478]  (0 ns)
	'load' operation ('sk_load_479', dilithium2/poly.c:604) on array 'sk' [2479]  (2.77 ns)

 <State 48>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln601_31', dilithium2/poly.c:601) [2520]  (1.75 ns)
	'getelementptr' operation ('sk_addr_480', dilithium2/poly.c:601) [2522]  (0 ns)
	'load' operation ('sk_load_480', dilithium2/poly.c:601) on array 'sk' [2523]  (2.77 ns)

 <State 49>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_11', dilithium2/poly.c:614) [1441]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_11', dilithium2/poly.c:614 on array 'r' [1443]  (2.77 ns)

 <State 50>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_12', dilithium2/poly.c:608) [1479]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_12', dilithium2/poly.c:608 on array 'r' [1481]  (2.77 ns)

 <State 51>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_12', dilithium2/poly.c:610) [1485]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_12', dilithium2/poly.c:610 on array 'r' [1487]  (2.77 ns)

 <State 52>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_12', dilithium2/poly.c:612) [1491]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_12', dilithium2/poly.c:612 on array 'r' [1493]  (2.77 ns)

 <State 53>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_12', dilithium2/poly.c:614) [1497]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_12', dilithium2/poly.c:614 on array 'r' [1499]  (2.77 ns)

 <State 54>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_13', dilithium2/poly.c:608) [1535]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_13', dilithium2/poly.c:608 on array 'r' [1537]  (2.77 ns)

 <State 55>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_13', dilithium2/poly.c:610) [1541]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_13', dilithium2/poly.c:610 on array 'r' [1543]  (2.77 ns)

 <State 56>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_13', dilithium2/poly.c:612) [1547]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_13', dilithium2/poly.c:612 on array 'r' [1549]  (2.77 ns)

 <State 57>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_13', dilithium2/poly.c:614) [1553]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_13', dilithium2/poly.c:614 on array 'r' [1555]  (2.77 ns)

 <State 58>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_14', dilithium2/poly.c:608) [1591]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_14', dilithium2/poly.c:608 on array 'r' [1593]  (2.77 ns)

 <State 59>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_14', dilithium2/poly.c:610) [1597]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_14', dilithium2/poly.c:610 on array 'r' [1599]  (2.77 ns)

 <State 60>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_14', dilithium2/poly.c:612) [1603]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_14', dilithium2/poly.c:612 on array 'r' [1605]  (2.77 ns)

 <State 61>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_14', dilithium2/poly.c:614) [1609]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_14', dilithium2/poly.c:614 on array 'r' [1611]  (2.77 ns)

 <State 62>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_15', dilithium2/poly.c:608) [1647]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_15', dilithium2/poly.c:608 on array 'r' [1649]  (2.77 ns)

 <State 63>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_15', dilithium2/poly.c:610) [1653]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_15', dilithium2/poly.c:610 on array 'r' [1655]  (2.77 ns)

 <State 64>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_15', dilithium2/poly.c:612) [1659]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_15', dilithium2/poly.c:612 on array 'r' [1661]  (2.77 ns)

 <State 65>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_15', dilithium2/poly.c:614) [1665]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_15', dilithium2/poly.c:614 on array 'r' [1667]  (2.77 ns)

 <State 66>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_16', dilithium2/poly.c:608) [1703]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_16', dilithium2/poly.c:608 on array 'r' [1705]  (2.77 ns)

 <State 67>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_16', dilithium2/poly.c:610) [1709]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_16', dilithium2/poly.c:610 on array 'r' [1711]  (2.77 ns)

 <State 68>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_16', dilithium2/poly.c:612) [1715]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_16', dilithium2/poly.c:612 on array 'r' [1717]  (2.77 ns)

 <State 69>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_16', dilithium2/poly.c:614) [1721]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_16', dilithium2/poly.c:614 on array 'r' [1723]  (2.77 ns)

 <State 70>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_17', dilithium2/poly.c:608) [1759]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_17', dilithium2/poly.c:608 on array 'r' [1761]  (2.77 ns)

 <State 71>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_17', dilithium2/poly.c:610) [1765]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_17', dilithium2/poly.c:610 on array 'r' [1767]  (2.77 ns)

 <State 72>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_17', dilithium2/poly.c:612) [1771]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_17', dilithium2/poly.c:612 on array 'r' [1773]  (2.77 ns)

 <State 73>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_17', dilithium2/poly.c:614) [1777]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_17', dilithium2/poly.c:614 on array 'r' [1779]  (2.77 ns)

 <State 74>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_18', dilithium2/poly.c:608) [1815]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_18', dilithium2/poly.c:608 on array 'r' [1817]  (2.77 ns)

 <State 75>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_18', dilithium2/poly.c:610) [1821]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_18', dilithium2/poly.c:610 on array 'r' [1823]  (2.77 ns)

 <State 76>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_18', dilithium2/poly.c:612) [1827]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_18', dilithium2/poly.c:612 on array 'r' [1829]  (2.77 ns)

 <State 77>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_18', dilithium2/poly.c:614) [1833]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_18', dilithium2/poly.c:614 on array 'r' [1835]  (2.77 ns)

 <State 78>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_19', dilithium2/poly.c:608) [1871]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_19', dilithium2/poly.c:608 on array 'r' [1873]  (2.77 ns)

 <State 79>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_19', dilithium2/poly.c:610) [1877]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_19', dilithium2/poly.c:610 on array 'r' [1879]  (2.77 ns)

 <State 80>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_19', dilithium2/poly.c:612) [1883]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_19', dilithium2/poly.c:612 on array 'r' [1885]  (2.77 ns)

 <State 81>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_19', dilithium2/poly.c:614) [1889]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_19', dilithium2/poly.c:614 on array 'r' [1891]  (2.77 ns)

 <State 82>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_20', dilithium2/poly.c:608) [1927]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_20', dilithium2/poly.c:608 on array 'r' [1929]  (2.77 ns)

 <State 83>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_20', dilithium2/poly.c:610) [1933]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_20', dilithium2/poly.c:610 on array 'r' [1935]  (2.77 ns)

 <State 84>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_20', dilithium2/poly.c:612) [1939]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_20', dilithium2/poly.c:612 on array 'r' [1941]  (2.77 ns)

 <State 85>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_20', dilithium2/poly.c:614) [1945]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_20', dilithium2/poly.c:614 on array 'r' [1947]  (2.77 ns)

 <State 86>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_21', dilithium2/poly.c:608) [1983]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_21', dilithium2/poly.c:608 on array 'r' [1985]  (2.77 ns)

 <State 87>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_21', dilithium2/poly.c:610) [1989]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_21', dilithium2/poly.c:610 on array 'r' [1991]  (2.77 ns)

 <State 88>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_21', dilithium2/poly.c:612) [1995]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_21', dilithium2/poly.c:612 on array 'r' [1997]  (2.77 ns)

 <State 89>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_21', dilithium2/poly.c:614) [2001]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_21', dilithium2/poly.c:614 on array 'r' [2003]  (2.77 ns)

 <State 90>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_22', dilithium2/poly.c:608) [2039]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_22', dilithium2/poly.c:608 on array 'r' [2041]  (2.77 ns)

 <State 91>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_22', dilithium2/poly.c:610) [2045]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_22', dilithium2/poly.c:610 on array 'r' [2047]  (2.77 ns)

 <State 92>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_22', dilithium2/poly.c:612) [2051]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_22', dilithium2/poly.c:612 on array 'r' [2053]  (2.77 ns)

 <State 93>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_22', dilithium2/poly.c:614) [2057]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_22', dilithium2/poly.c:614 on array 'r' [2059]  (2.77 ns)

 <State 94>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_23', dilithium2/poly.c:608) [2095]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_23', dilithium2/poly.c:608 on array 'r' [2097]  (2.77 ns)

 <State 95>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_23', dilithium2/poly.c:610) [2101]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_23', dilithium2/poly.c:610 on array 'r' [2103]  (2.77 ns)

 <State 96>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_23', dilithium2/poly.c:612) [2107]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_23', dilithium2/poly.c:612 on array 'r' [2109]  (2.77 ns)

 <State 97>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_23', dilithium2/poly.c:614) [2113]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_23', dilithium2/poly.c:614 on array 'r' [2115]  (2.77 ns)

 <State 98>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_24', dilithium2/poly.c:608) [2151]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_24', dilithium2/poly.c:608 on array 'r' [2153]  (2.77 ns)

 <State 99>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_24', dilithium2/poly.c:610) [2157]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_24', dilithium2/poly.c:610 on array 'r' [2159]  (2.77 ns)

 <State 100>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_24', dilithium2/poly.c:612) [2163]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_24', dilithium2/poly.c:612 on array 'r' [2165]  (2.77 ns)

 <State 101>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_24', dilithium2/poly.c:614) [2169]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_24', dilithium2/poly.c:614 on array 'r' [2171]  (2.77 ns)

 <State 102>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_25', dilithium2/poly.c:608) [2207]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_25', dilithium2/poly.c:608 on array 'r' [2209]  (2.77 ns)

 <State 103>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_25', dilithium2/poly.c:610) [2213]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_25', dilithium2/poly.c:610 on array 'r' [2215]  (2.77 ns)

 <State 104>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_25', dilithium2/poly.c:612) [2219]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_25', dilithium2/poly.c:612 on array 'r' [2221]  (2.77 ns)

 <State 105>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_25', dilithium2/poly.c:614) [2225]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_25', dilithium2/poly.c:614 on array 'r' [2227]  (2.77 ns)

 <State 106>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_26', dilithium2/poly.c:608) [2263]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_26', dilithium2/poly.c:608 on array 'r' [2265]  (2.77 ns)

 <State 107>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_26', dilithium2/poly.c:610) [2269]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_26', dilithium2/poly.c:610 on array 'r' [2271]  (2.77 ns)

 <State 108>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_26', dilithium2/poly.c:612) [2275]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_26', dilithium2/poly.c:612 on array 'r' [2277]  (2.77 ns)

 <State 109>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_26', dilithium2/poly.c:614) [2281]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_26', dilithium2/poly.c:614 on array 'r' [2283]  (2.77 ns)

 <State 110>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_27', dilithium2/poly.c:608) [2319]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_27', dilithium2/poly.c:608 on array 'r' [2321]  (2.77 ns)

 <State 111>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_27', dilithium2/poly.c:610) [2325]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_27', dilithium2/poly.c:610 on array 'r' [2327]  (2.77 ns)

 <State 112>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_27', dilithium2/poly.c:612) [2331]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_27', dilithium2/poly.c:612 on array 'r' [2333]  (2.77 ns)

 <State 113>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_27', dilithium2/poly.c:614) [2337]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_27', dilithium2/poly.c:614 on array 'r' [2339]  (2.77 ns)

 <State 114>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_28', dilithium2/poly.c:608) [2375]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_28', dilithium2/poly.c:608 on array 'r' [2377]  (2.77 ns)

 <State 115>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_28', dilithium2/poly.c:610) [2381]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_28', dilithium2/poly.c:610 on array 'r' [2383]  (2.77 ns)

 <State 116>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_28', dilithium2/poly.c:612) [2387]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_28', dilithium2/poly.c:612 on array 'r' [2389]  (2.77 ns)

 <State 117>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_28', dilithium2/poly.c:614) [2393]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_28', dilithium2/poly.c:614 on array 'r' [2395]  (2.77 ns)

 <State 118>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_29', dilithium2/poly.c:608) [2431]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_29', dilithium2/poly.c:608 on array 'r' [2433]  (2.77 ns)

 <State 119>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_29', dilithium2/poly.c:610) [2437]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_29', dilithium2/poly.c:610 on array 'r' [2439]  (2.77 ns)

 <State 120>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_29', dilithium2/poly.c:612) [2443]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_29', dilithium2/poly.c:612 on array 'r' [2445]  (2.77 ns)

 <State 121>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_29', dilithium2/poly.c:614) [2449]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_29', dilithium2/poly.c:614 on array 'r' [2451]  (2.77 ns)

 <State 122>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_30', dilithium2/poly.c:608) [2487]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_30', dilithium2/poly.c:608 on array 'r' [2489]  (2.77 ns)

 <State 123>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_30', dilithium2/poly.c:610) [2493]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_30', dilithium2/poly.c:610 on array 'r' [2495]  (2.77 ns)

 <State 124>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_30', dilithium2/poly.c:612) [2499]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_30', dilithium2/poly.c:612 on array 'r' [2501]  (2.77 ns)

 <State 125>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_30', dilithium2/poly.c:614) [2505]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_30', dilithium2/poly.c:614 on array 'r' [2507]  (2.77 ns)

 <State 126>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln608_31', dilithium2/poly.c:608) [2543]  (1.35 ns)
	'store' operation ('store_ln608', dilithium2/poly.c:608) of variable 'sext_ln608_31', dilithium2/poly.c:608 on array 'r' [2545]  (2.77 ns)

 <State 127>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln610_31', dilithium2/poly.c:610) [2549]  (1.35 ns)
	'store' operation ('store_ln610', dilithium2/poly.c:610) of variable 'sext_ln610_31', dilithium2/poly.c:610 on array 'r' [2551]  (2.77 ns)

 <State 128>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln612_31', dilithium2/poly.c:612) [2555]  (1.35 ns)
	'store' operation ('store_ln612', dilithium2/poly.c:612) of variable 'sext_ln612_31', dilithium2/poly.c:612 on array 'r' [2557]  (2.77 ns)

 <State 129>: 4.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln614_31', dilithium2/poly.c:614) [2561]  (1.35 ns)
	'store' operation ('store_ln614', dilithium2/poly.c:614) of variable 'sext_ln614_31', dilithium2/poly.c:614 on array 'r' [2563]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
