Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May  4 21:20:13 2022
| Host         : DESKTOP-34NJM86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cordic_rtl6_timing_summary_routed.rpt -pb cordic_rtl6_timing_summary_routed.pb -rpx cordic_rtl6_timing_summary_routed.rpx -warn_on_violation
| Design       : cordic_rtl6
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                  272        0.158        0.000                      0                  272        1.145        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.056        0.000                      0                  272        0.158        0.000                      0                  272        1.145        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.905ns (59.213%)  route 1.312ns (40.787%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 7.885 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    angle_reg[11]_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.730 r  angle_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.288     8.018    angle[13]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.303     8.321 r  angle[13]_i_1/O
                         net (fo=1, routed)           0.000     8.321    angle[13]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  angle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.648     7.885    clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  angle_reg[13]/C
                         clock pessimism              0.497     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.031     8.377    angle_reg[13]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.887ns (58.419%)  route 1.343ns (41.581%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.882 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    angle_reg[11]_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.709 r  angle_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.319     8.028    angle[15]
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.306     8.334 r  angle[15]_i_1/O
                         net (fo=1, routed)           0.000     8.334    angle[15]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  angle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.645     7.882    clock_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  angle_reg[15]/C
                         clock pessimism              0.497     8.379    
                         clock uncertainty           -0.035     8.343    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.079     8.422    angle_reg[15]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 1.809ns (57.891%)  route 1.316ns (42.109%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 7.885 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    angle_reg[11]_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 r  angle_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.292     7.926    angle[14]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.302     8.228 r  angle[14]_i_1/O
                         net (fo=1, routed)           0.000     8.228    angle[14]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  angle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.648     7.885    clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  angle_reg[14]/C
                         clock pessimism              0.497     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.032     8.378    angle_reg[14]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.791ns (57.714%)  route 1.312ns (42.286%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 7.883 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.616 r  angle_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.288     7.904    angle[9]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.303     8.207 r  angle[9]_i_1/O
                         net (fo=1, routed)           0.000     8.207    angle[9]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     7.883    clock_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  angle_reg[9]/C
                         clock pessimism              0.499     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.031     8.377    angle_reg[9]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.789ns (57.708%)  route 1.311ns (42.292%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 7.885 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    angle_reg[11]_i_2_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  angle_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.287     7.905    angle[12]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.299     8.204 r  angle[12]_i_1/O
                         net (fo=1, routed)           0.000     8.204    angle[12]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  angle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.648     7.885    clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  angle_reg[12]/C
                         clock pessimism              0.497     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.031     8.377    angle_reg[12]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.773ns (57.437%)  route 1.314ns (42.563%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 7.883 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.595 r  angle_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.290     7.884    angle[11]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.306     8.190 r  angle[11]_i_1/O
                         net (fo=1, routed)           0.000     8.190    angle[11]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  angle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     7.883    clock_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  angle_reg[11]/C
                         clock pessimism              0.499     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.029     8.375    angle_reg[11]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.695ns (56.296%)  route 1.316ns (43.704%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 7.883 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.521 r  angle_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.292     7.812    angle[10]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.302     8.114 r  angle[10]_i_1/O
                         net (fo=1, routed)           0.000     8.114    angle[10]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  angle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     7.883    clock_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  angle_reg[10]/C
                         clock pessimism              0.499     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.032     8.378    angle_reg[10]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.677ns (56.045%)  route 1.315ns (43.955%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.882 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.502 r  angle_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.291     7.793    angle[5]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.303     8.096 r  angle[5]_i_1/O
                         net (fo=1, routed)           0.000     8.096    angle[5]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.645     7.882    clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  angle_reg[5]/C
                         clock pessimism              0.497     8.379    
                         clock uncertainty           -0.035     8.343    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.029     8.372    angle_reg[5]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 1.675ns (56.094%)  route 1.311ns (43.906%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 7.883 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.282    angle_reg[7]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.504 r  angle_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.287     7.791    angle[8]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.299     8.090 r  angle[8]_i_1/O
                         net (fo=1, routed)           0.000     8.090    angle[8]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  angle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     7.883    clock_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  angle_reg[8]/C
                         clock pessimism              0.499     8.382    
                         clock uncertainty           -0.035     8.346    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.031     8.377    angle_reg[8]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 i_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clock rise@3.300ns - clock rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.659ns (55.861%)  route 1.311ns (44.139%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.882 - 3.300 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.824     5.104    clock_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  i_reg_rep[0]/Q
                         net (fo=13, routed)          1.024     6.646    i[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     6.770    angle[3]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.168 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    angle_reg[3]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.481 r  angle_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.287     7.767    angle[7]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.306     8.073 r  angle[7]_i_1/O
                         net (fo=1, routed)           0.000     8.073    angle[7]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.300     3.300 r  
    AA9                                               0.000     3.300 r  clock (IN)
                         net (fo=0)                   0.000     3.300    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.174 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.237 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.645     7.882    clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  angle_reg[7]/C
                         clock pessimism              0.497     8.379    
                         clock uncertainty           -0.035     8.343    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031     8.374    angle_reg[7]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cos_frac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.611     1.536    clock_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  cos_frac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cos_frac_reg[6]/Q
                         net (fo=1, routed)           0.054     1.731    cos_frac[6]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.776 r  sin[7]_i_3/O
                         net (fo=1, routed)           0.000     1.776    sin[7]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.841 r  sin_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    sin[6]
    SLICE_X2Y26          FDRE                                         r  sin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.051    clock_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  sin_reg[6]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.683    sin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cos_frac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.287ns (84.139%)  route 0.054ns (15.861%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.611     1.536    clock_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  cos_frac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cos_frac_reg[6]/Q
                         net (fo=1, routed)           0.054     1.731    cos_frac[6]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.776 r  sin[7]_i_3/O
                         net (fo=1, routed)           0.000     1.776    sin[7]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.877 r  sin_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    sin[7]
    SLICE_X2Y26          FDRE                                         r  sin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.051    clock_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  sin_reg[7]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.683    sin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cos_frac_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.252ns (73.447%)  route 0.091ns (26.553%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.611     1.536    clock_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  cos_frac_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cos_frac_reg[5]/Q
                         net (fo=1, routed)           0.091     1.768    cos_frac[5]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  sin[7]_i_4/O
                         net (fo=1, routed)           0.000     1.813    sin[7]_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.879 r  sin_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.879    sin[5]
    SLICE_X2Y26          FDRE                                         r  sin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.051    clock_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  sin_reg[5]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.683    sin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cos_frac_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.475%)  route 0.100ns (28.525%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  cos_frac_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cos_frac_reg[14]/Q
                         net (fo=1, routed)           0.100     1.779    cos_frac[14]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  sin[15]_i_3/O
                         net (fo=1, routed)           0.000     1.824    sin[15]_i_3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.889 r  sin_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    sin[14]
    SLICE_X2Y28          FDRE                                         r  sin_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.881     2.054    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  sin_reg[14]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.686    sin_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cos_frac_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.273ns (70.963%)  route 0.112ns (29.037%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  cos_frac_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cos_frac_reg[15]/Q
                         net (fo=1, routed)           0.112     1.813    cos_frac[15]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  sin[15]_i_2/O
                         net (fo=1, routed)           0.000     1.858    sin[15]_i_2_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.922 r  sin_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    sin[15]
    SLICE_X2Y28          FDRE                                         r  sin_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.881     2.054    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  sin_reg[15]/C
                         clock pessimism             -0.482     1.573    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.707    sin_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cos_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cos_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.268ns (82.742%)  route 0.056ns (17.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.610     1.535    clock_IBUF_BUFG
    SLICE_X5Y25          FDSE                                         r  cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDSE (Prop_fdse_C_Q)         0.141     1.676 r  cos_reg[2]/Q
                         net (fo=3, routed)           0.056     1.732    cos_reg_n_0_[2]
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  cos_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    cos[3]
    SLICE_X5Y25          FDSE                                         r  cos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.876     2.049    clock_IBUF_BUFG
    SLICE_X5Y25          FDSE                                         r  cos_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X5Y25          FDSE (Hold_fdse_C_D)         0.105     1.640    cos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sin_frac_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cos_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.252ns (73.168%)  route 0.092ns (26.832%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  sin_frac_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sin_frac_reg[10]/Q
                         net (fo=1, routed)           0.092     1.771    sin_frac_reg_n_0_[10]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.045     1.816 r  cos[11]_i_3/O
                         net (fo=1, routed)           0.000     1.816    cos[11]_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.882 r  cos_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    cos[10]
    SLICE_X5Y27          FDSE                                         r  cos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.879     2.052    clock_IBUF_BUFG
    SLICE_X5Y27          FDSE                                         r  cos_reg[10]/C
                         clock pessimism             -0.502     1.551    
    SLICE_X5Y27          FDSE (Hold_fdse_C_D)         0.105     1.656    cos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cos_frac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.274ns (73.228%)  route 0.100ns (26.772%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.610     1.535    clock_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  cos_frac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  cos_frac_reg[2]/Q
                         net (fo=1, routed)           0.100     1.799    cos_frac[2]
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.844 r  sin[3]_i_4/O
                         net (fo=1, routed)           0.000     1.844    sin[3]_i_4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.909 r  sin_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    sin[2]
    SLICE_X2Y25          FDRE                                         r  sin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.050    clock_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  sin_reg[2]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.682    sin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 angle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            angle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.614     1.539    clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  angle_reg[2]/Q
                         net (fo=2, routed)           0.067     1.747    angle_reg_n_0_[2]
    SLICE_X1Y29          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.874 r  angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    angle[3]
    SLICE_X1Y29          FDRE                                         r  angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.882     2.055    clock_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  angle_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105     1.644    angle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sin_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            sin_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  sin_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  sin_reg[10]/Q
                         net (fo=6, routed)           0.079     1.781    p_1_in[6]
    SLICE_X2Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.910 r  sin_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    sin[11]
    SLICE_X2Y27          FDRE                                         r  sin_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.880     2.053    clock_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  sin_reg[11]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.134     1.672    sin_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.300       1.145      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X3Y32    angle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X3Y32    angle_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X3Y32    angle_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X0Y30    angle_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X1Y29    angle_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X1Y29    angle_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X1Y29    angle_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X3Y30    angle_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X3Y30    angle_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X5Y23    cos_frac_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y26    cos_frac_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y26    cos_frac_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y26    cos_frac_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y23    cos_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y23    cos_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y23    cos_out_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.650       1.150      SLICE_X5Y27    cos_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X5Y27    cos_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.650       1.150      SLICE_X5Y26    cos_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X0Y30    angle_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y30    angle_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y30    angle_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y30    angle_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y30    angle_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y26    cos_frac_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y26    cos_frac_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y26    cos_frac_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y23    cos_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X3Y23    cos_out_reg[2]/C



