/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I dwc_eth_10_100_mmc.bf                                     \
     -O /Users/nipo/projects/mutekh/drivers/net/dwc10100/dwc10100_mmc.h
*/

#ifndef _DWC_MMC_BFGEN_DEFS_
#define _DWC_MMC_BFGEN_DEFS_

/** Ethernet MMC control register (ETH_MMCCR) @multiple */
#define DWC_MMC_CR_ADDR                              0x00000000
/** Counter reset @multiple */
  #define DWC_MMC_CR_CR                            0x00000001
/** Counter stop rollover @multiple */
  #define DWC_MMC_CR_CSR                           0x00000002
/** Reset on read @multiple */
  #define DWC_MMC_CR_ROR                           0x00000004
/** MMC counter freeze @multiple */
  #define DWC_MMC_CR_MCF                           0x80000000

/** Ethernet MMC receive interrupt register (ETH_MMCRIR) @multiple */
#define DWC_MMC_RIR_ADDR                             0x00000004
/** Received frames CRC error status @multiple */
  #define DWC_MMC_RIR_RFCES                        0x00000020
/** Received frames alignment error status @multiple */
  #define DWC_MMC_RIR_RFAES                        0x00000040
/** Received Good Unicast Frames Status @multiple */
  #define DWC_MMC_RIR_RGUFS                        0x00020000

/** Ethernet MMC transmit interrupt register (ETH_MMCTIR) @multiple */
#define DWC_MMC_TIR_ADDR                             0x00000008
/** Transmitted good frames single collision status @multiple */
  #define DWC_MMC_TIR_TGFSCS                       0x00004000
/** Transmitted good frames more single collision status @multiple */
  #define DWC_MMC_TIR_TGFMSCS                      0x00008000
/** Transmitted good frames status @multiple */
  #define DWC_MMC_TIR_TGFS                         0x00200000

/** Ethernet MMC receive interrupt mask register (ETH_MMCRIMR) @multiple */
#define DWC_MMC_RIMR_ADDR                            0x0000000c
/** Received frame CRC error mask @multiple */
  #define DWC_MMC_RIMR_RFCEM                       0x00000020
/** Received frames alignment error mask @multiple */
  #define DWC_MMC_RIMR_RFAEM                       0x00000040
/** Received good unicast frames mask @multiple */
  #define DWC_MMC_RIMR_RGUFM                       0x00020000

/** Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR) @multiple */
#define DWC_MMC_TIMR_ADDR                            0x00000010
/** Transmitted good frames single collision mask @multiple */
  #define DWC_MMC_TIMR_TGFSCM                      0x00004000
/** Transmitted good frames more single collision mask @multiple */
  #define DWC_MMC_TIMR_TGFMSCM                     0x00008000
/** Transmitted good frames mask @multiple */
  #define DWC_MMC_TIMR_TGFM                        0x00200000

/** Ethernet MMC transmitted good frames after a single collision counter
   @multiple */
#define DWC_MMC_TGFSCCR_ADDR                         0x0000004c
/** Transmitted good frames after a single collision counter @multiple */
  #define DWC_MMC_TGFSCCR_TGFSCC(v)                ((v) << 0)
  #define DWC_MMC_TGFSCCR_TGFSCC_SET(x, v)         do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define DWC_MMC_TGFSCCR_TGFSCC_GET(x)            (((x) >> 0) & 0xffffffff)

/** Ethernet MMC transmitted good frames after more than a single collision
   @multiple */
#define DWC_MMC_TGFMSCCR_ADDR                        0x00000050
/** Transmitted good frames after more than a single collision counter @multiple
   */
  #define DWC_MMC_TGFMSCCR_TGFMSCC(v)              ((v) << 0)
  #define DWC_MMC_TGFMSCCR_TGFMSCC_SET(x, v)       do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define DWC_MMC_TGFMSCCR_TGFMSCC_GET(x)          (((x) >> 0) & 0xffffffff)

/** Ethernet MMC transmitted good frames counter register @multiple */
#define DWC_MMC_TGFCR_ADDR                           0x00000068
/** Transmitted good frames counter @multiple */
  #define DWC_MMC_TGFCR_TGFC(v)                    ((v) << 0)
  #define DWC_MMC_TGFCR_TGFC_SET(x, v)             do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define DWC_MMC_TGFCR_TGFC_GET(x)                (((x) >> 0) & 0xffffffff)

/** Ethernet MMC received frames with CRC error counter register @multiple */
#define DWC_MMC_RFCECR_ADDR                          0x00000094
/** Received frames with CRC error counter @multiple */
  #define DWC_MMC_RFCECR_RFCFC(v)                  ((v) << 0)
  #define DWC_MMC_RFCECR_RFCFC_SET(x, v)           do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define DWC_MMC_RFCECR_RFCFC_GET(x)              (((x) >> 0) & 0xffffffff)

/** Ethernet MMC received frames with alignment error counter register @multiple
   */
#define DWC_MMC_RFAECR_ADDR                          0x00000098
/** Received frames with alignment error counter @multiple */
  #define DWC_MMC_RFAECR_RFAEC(v)                  ((v) << 0)
  #define DWC_MMC_RFAECR_RFAEC_SET(x, v)           do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define DWC_MMC_RFAECR_RFAEC_GET(x)              (((x) >> 0) & 0xffffffff)

/** MMC received good unicast frames counter register @multiple */
#define DWC_MMC_RGUFCR_ADDR                          0x000000c4
/** Received good unicast frames counter @multiple */
  #define DWC_MMC_RGUFCR_RGUFC(v)                  ((v) << 0)
  #define DWC_MMC_RGUFCR_RGUFC_SET(x, v)           do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define DWC_MMC_RGUFCR_RGUFC_GET(x)              (((x) >> 0) & 0xffffffff)

#endif

