#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 24 15:06:27 2024
# Process ID: 37644
# Current directory: D:/MP V1 no data hazards.xpr/iiti_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29092 D:\MP V1 no data hazards.xpr\iiti_soc\iiti_soc.xpr
# Log file: D:/MP V1 no data hazards.xpr/iiti_soc/vivado.log
# Journal file: D:/MP V1 no data hazards.xpr/iiti_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dinesh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31088-Dinesh/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVadoFiles/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MP -notrace
couldn't read file "D:/MP": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 24 15:22:53 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00000101, instruction=00000101000000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=10000, funct7=0000010
Time=15000 | imm_data=00001010, instruction=00001010000000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=00000, funct7=0000101
Time=25000 | imm_data=00010100, instruction=00010100000000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=00000, funct7=0001010
Time=35000 | imm_data=00011110, instruction=00011110000000000000001100010011, opcode=0010011, rd=00110, funct3=000, rs1=00000, rs2=00000, funct7=0001111
Time=45000 | imm_data=00101000, instruction=00101000000000000000010000010011, opcode=0010011, rd=01000, funct3=000, rs1=00000, rs2=00000, funct7=0010100
Time=55000 | imm_data=00110010, instruction=00110010000000000000010010010011, opcode=0010011, rd=01001, funct3=000, rs1=00000, rs2=00000, funct7=0011001
Time=65000 | imm_data=00111100, instruction=00111100000000000000010110010011, opcode=0010011, rd=01011, funct3=000, rs1=00000, rs2=00000, funct7=0011110
Time=75000 | imm_data=01000110, instruction=01000110000000000000011000010011, opcode=0010011, rd=01100, funct3=000, rs1=00000, rs2=00000, funct7=0100011
Time=85000 | imm_data=00000011, instruction=00000000001000001000000110110011, opcode=0110011, rd=00011, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=95000 | imm_data=00000100, instruction=00000000011000101111001000110011, opcode=0110011, rd=00100, funct3=111, rs1=00101, rs2=00110, funct7=0000000
Time=105000 | imm_data=00000111, instruction=00000000100101000110001110110011, opcode=0110011, rd=00111, funct3=110, rs1=01000, rs2=01001, funct7=0000000
Time=115000 | imm_data=00001010, instruction=00000000110001011100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=01011, rs2=01100, funct7=0000000
Time=125000 | imm_data=00001101, instruction=00000000111101110001011010110011, opcode=0110011, rd=01101, funct3=001, rs1=01110, rs2=01111, funct7=0000000
Time=135000 | imm_data=00010000, instruction=00000001001010001101100000110011, opcode=0110011, rd=10000, funct3=101, rs1=10001, rs2=10010, funct7=0000000
Time=145000 | imm_data=00000101, instruction=00000101000010111000101100010011, opcode=0010011, rd=10110, funct3=000, rs1=10111, rs2=10000, funct7=0000010
Time=155000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 206 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 738.035 ; gain = 6.758
open_project {D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVadoFiles/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
current_project iiti_soc
current_project Github_main_1
current_project iiti_soc
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00000101, instruction=00000101000000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=10000, funct7=0000010
Time=15000 | imm_data=00001010, instruction=00001010000000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=00000, funct7=0000101
Time=25000 | imm_data=00010100, instruction=00010100000000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=00000, funct7=0001010
Time=35000 | imm_data=00011110, instruction=00011110000000000000001100010011, opcode=0010011, rd=00110, funct3=000, rs1=00000, rs2=00000, funct7=0001111
Time=45000 | imm_data=00101000, instruction=00101000000000000000010000010011, opcode=0010011, rd=01000, funct3=000, rs1=00000, rs2=00000, funct7=0010100
Time=55000 | imm_data=00110010, instruction=00110010000000000000010010010011, opcode=0010011, rd=01001, funct3=000, rs1=00000, rs2=00000, funct7=0011001
Time=65000 | imm_data=00111100, instruction=00111100000000000000010110010011, opcode=0010011, rd=01011, funct3=000, rs1=00000, rs2=00000, funct7=0011110
Time=75000 | imm_data=01000110, instruction=01000110000000000000011000010011, opcode=0010011, rd=01100, funct3=000, rs1=00000, rs2=00000, funct7=0100011
Time=85000 | imm_data=00000011, instruction=00000000001000001000000110110011, opcode=0110011, rd=00011, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=95000 | imm_data=00000100, instruction=00000000011000101111001000110011, opcode=0110011, rd=00100, funct3=111, rs1=00101, rs2=00110, funct7=0000000
Time=105000 | imm_data=00000111, instruction=00000000100101000110001110110011, opcode=0110011, rd=00111, funct3=110, rs1=01000, rs2=01001, funct7=0000000
Time=115000 | imm_data=00001010, instruction=00000000110001011100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=01011, rs2=01100, funct7=0000000
Time=125000 | imm_data=00001101, instruction=00000000111101110001011010110011, opcode=0110011, rd=01101, funct3=001, rs1=01110, rs2=01111, funct7=0000000
Time=135000 | imm_data=00010000, instruction=00000001001010001101100000110011, opcode=0110011, rd=10000, funct3=101, rs1=10001, rs2=10010, funct7=0000000
Time=145000 | imm_data=00000101, instruction=00000101000010111000101100010011, opcode=0010011, rd=10110, funct3=000, rs1=10111, rs2=10000, funct7=0000010
Time=155000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 206 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'aluSrc' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00000101, instruction=00000101000000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=10000, funct7=0000010
Time=15000 | imm_data=00001010, instruction=00001010000000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=00000, funct7=0000101
Time=25000 | imm_data=00010100, instruction=00010100000000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=00000, funct7=0001010
Time=35000 | imm_data=00011110, instruction=00011110000000000000001100010011, opcode=0010011, rd=00110, funct3=000, rs1=00000, rs2=00000, funct7=0001111
Time=45000 | imm_data=00101000, instruction=00101000000000000000010000010011, opcode=0010011, rd=01000, funct3=000, rs1=00000, rs2=00000, funct7=0010100
Time=55000 | imm_data=00110010, instruction=00110010000000000000010010010011, opcode=0010011, rd=01001, funct3=000, rs1=00000, rs2=00000, funct7=0011001
Time=65000 | imm_data=00111100, instruction=00111100000000000000010110010011, opcode=0010011, rd=01011, funct3=000, rs1=00000, rs2=00000, funct7=0011110
Time=75000 | imm_data=01000110, instruction=01000110000000000000011000010011, opcode=0010011, rd=01100, funct3=000, rs1=00000, rs2=00000, funct7=0100011
Time=85000 | imm_data=00000011, instruction=00000000001000001000000110110011, opcode=0110011, rd=00011, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=95000 | imm_data=00000100, instruction=00000000011000101111001000110011, opcode=0110011, rd=00100, funct3=111, rs1=00101, rs2=00110, funct7=0000000
Time=105000 | imm_data=00000111, instruction=00000000100101000110001110110011, opcode=0110011, rd=00111, funct3=110, rs1=01000, rs2=01001, funct7=0000000
Time=115000 | imm_data=00001010, instruction=00000000110001011100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=01011, rs2=01100, funct7=0000000
Time=125000 | imm_data=00001101, instruction=00000000111101110001011010110011, opcode=0110011, rd=01101, funct3=001, rs1=01110, rs2=01111, funct7=0000000
Time=135000 | imm_data=00010000, instruction=00000001001010001101100000110011, opcode=0110011, rd=10000, funct3=101, rs1=10001, rs2=10010, funct7=0000000
Time=145000 | imm_data=00000101, instruction=00000101000010111000101100010011, opcode=0010011, rd=10110, funct3=000, rs1=10111, rs2=10000, funct7=0000010
Time=155000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 206 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 64
current_project Github_main_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: rv_mp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 883.582 ; gain = 90.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv_mp' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:3]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:47]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'funct3' does not match port width (3) of module 'ALU_control' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:47]
WARNING: [Synth 8-689] width (4) of port connection 'Op' does not match port width (2) of module 'ALU_control' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:47]
WARNING: [Synth 8-350] instance 'Cualu' of module 'ALU_control' requires 4 connections, but only 3 given [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:47]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/data_mem.v:2]
WARNING: [Synth 8-3848] Net aluopc in module/entity rv_mp does not have driver. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rv_mp' (13#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:3]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.711 ; gain = 146.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Cualu:Op[1] to constant 0 [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:47]
WARNING: [Synth 8-3295] tying undriven pin Cualu:Op[0] to constant 0 [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:47]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[3] to constant 0 [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:48]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[2] to constant 0 [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:48]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[1] to constant 0 [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:48]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[0] to constant 0 [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.711 ; gain = 146.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.711 ; gain = 146.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 518.602
32 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 518.602
set_property top test_bench [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1320.074 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'test_bench' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1322.328 ; gain = 2.254
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1322.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (6#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (7#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (8#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (9#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ID_EX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (10#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ID_EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (11#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (13#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/EX_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (14#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/EX_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (15#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/data_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (16#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/MEM_WB.v:1]
WARNING: [Synth 8-85] always block has no event control specified [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:134]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (17#1) [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[7]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[6]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[2]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[1]
WARNING: [Synth 8-3331] design IF_ID has unconnected port pc_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.555 ; gain = 7.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.555 ; gain = 7.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.555 ; gain = 7.652
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.492 ; gain = 169.590
current_project iiti_soc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: test_bench
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1497.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'aluSrc' does not match port width (1) of module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:32]
WARNING: [Synth 8-350] instance 'CU' of module 'control_unit' requires 9 connections, but only 7 given [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:32]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
WARNING: [Synth 8-3848] Net memread in module/entity test_bench does not have driver. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:12]
WARNING: [Synth 8-3848] Net memtoreg in module/entity test_bench does not have driver. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:13]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[23]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[22]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[21]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[20]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1515.426 ; gain = 17.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin CU:clk to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:32]
WARNING: [Synth 8-3295] tying undriven pin CU:reset to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:32]
WARNING: [Synth 8-3295] tying undriven pin Dmem:memread to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:48]
WARNING: [Synth 8-3295] tying undriven pin rdm:s to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:52]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1515.426 ; gain = 17.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1515.426 ; gain = 17.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1764.730 ; gain = 266.824
32 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
current_project Github_main_1
current_project iiti_soc
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1768.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[23]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[22]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[21]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[20]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.434 ; gain = 12.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.434 ; gain = 12.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.434 ; gain = 12.859
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_project Github_main_1
current_project iiti_soc
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1933.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'funct3' does not match port width (3) of module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
WARNING: [Synth 8-689] width (4) of port connection 'Op' does not match port width (2) of module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
WARNING: [Synth 8-350] instance 'Cualu' of module 'ALU_control' requires 4 connections, but only 3 given [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
WARNING: [Synth 8-3848] Net aluopc in module/entity test_bench does not have driver. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[23]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[22]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[21]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[20]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.438 ; gain = 10.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Cualu:Op[1] to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
WARNING: [Synth 8-3295] tying undriven pin Cualu:Op[0] to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[3] to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:46]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[2] to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:46]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[1] to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:46]
WARNING: [Synth 8-3295] tying undriven pin calc:oper[0] to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:46]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.438 ; gain = 10.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.438 ; gain = 10.414
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2057.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'ALUOp' does not match port width (5) of module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[23]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[22]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[21]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[20]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2057.840 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2057.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2057.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2083.184 ; gain = 25.344
current_project Github_main_1
current_project iiti_soc
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2189.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'ALUOp' does not match port width (5) of module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[23]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[22]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[21]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[20]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.055 ; gain = 3.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.055 ; gain = 3.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.055 ; gain = 3.238
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2204.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'ALUOp' does not match port width (5) of module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.727 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.727 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.727 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2237.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'ALUOp' does not match port width (5) of module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2241.645 ; gain = 4.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2241.645 ; gain = 4.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2241.645 ; gain = 4.574
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2255.230 ; gain = 18.160
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2259.461 ; gain = 1.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:20]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:58]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2261.668 ; gain = 3.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2261.668 ; gain = 3.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2261.668 ; gain = 3.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2291.367 ; gain = 33.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=25000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=35000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=45000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=55000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=65000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=75000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=85000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=95000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=105000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=115000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=125000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=135000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=145000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=155000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=165000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=175000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=185000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=195000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=205000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
$finish called at time : 206 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=25000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=35000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=45000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=55000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=65000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=75000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=85000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=95000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=105000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=115000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=125000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=135000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=145000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=155000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=165000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=175000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=185000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=195000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=205000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=215000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=225000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=235000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=245000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=255000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=275000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=285000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=295000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 306 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=25000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=35000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=45000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=55000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=65000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=75000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=85000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=95000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=105000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=115000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=125000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=135000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=145000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=155000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=165000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=175000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=185000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=195000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=205000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=215000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=225000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=235000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=245000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=255000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=275000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=285000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=295000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 406 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top CCT [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.016 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.406 ; gain = 58.391
set_property top test_bench [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2387.773 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'test_bench' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.969 ; gain = 1.195
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2388.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
WARNING: [Synth 8-350] instance 'pccount' of module 'CCT' requires 4 connections, but only 3 given [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:30]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:59]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.004 ; gain = 0.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pccount:pcwrite to constant 0 [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:30]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.004 ; gain = 0.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.004 ; gain = 0.035
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2398.949 ; gain = 9.980
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:59]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.949 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2404.727 ; gain = 5.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
$finish called at time : 406 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
$finish called at time : 406 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open {D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v} w ]
add_files {{D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2404.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instr_register' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_register' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'inst_out' does not match port width (1) of module 'instr_register' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:34]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:62]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (14#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[31]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[30]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[29]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[28]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[27]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[26]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[25]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[24]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[23]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[22]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[21]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[20]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[19]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[18]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[17]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[16]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[15]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[14]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[13]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[12]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[11]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[10]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[9]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[8]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[7]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[6]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[5]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[4]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[3]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[2]
WARNING: [Synth 8-3331] design instr_register has unconnected port instruction[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2404.996 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2404.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2404.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2970.211 ; gain = 565.215
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2972.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instr_register' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_register' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:62]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (14#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.078 ; gain = 1.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.078 ; gain = 1.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.078 ; gain = 1.793
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2983.992 ; gain = 11.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=20000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=70000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=120000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=170000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=220000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=270000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=320000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=370000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
$finish called at time : 406 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=20000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=70000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=120000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=170000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=220000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=270000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=320000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=370000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=410000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=420000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=460000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=470000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=510000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=520000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=560000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=570000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=610000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=620000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=660000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=670000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=710000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=720000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=760000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=770000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=810000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=820000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=860000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=870000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=910000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=920000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=960000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=970000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=20000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=70000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=120000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=170000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=220000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=270000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=320000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=370000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=410000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=420000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=460000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=470000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=510000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=520000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=560000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=570000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=610000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=620000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=660000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=670000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=710000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=720000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=760000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=770000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=810000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=820000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=860000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=870000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=910000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=920000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=960000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=970000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=20000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=70000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=120000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=170000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=220000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=270000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=320000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=370000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=410000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=420000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=460000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=470000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=510000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=520000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=560000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=570000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=610000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=620000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=660000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=670000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=710000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=720000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=760000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=770000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=810000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=820000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=860000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=870000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=910000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=920000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=960000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=970000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
current_project Github_main_1
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/rv_mp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ca50e98818124d409130d20655c43327 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/IITI -notrace
couldn't read file "D:/IITI": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 24 16:51:01 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time=0 | imm_data=xxxxxxxx, instruction=00000000010100000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=5000 | imm_data=00000000, instruction=00000000010100000000000010010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=15000 | imm_data=00000101, instruction=11111111001000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=00101, funct7=0000000
Time=25000 | imm_data=11110010, instruction=00000000111100000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10010, funct7=1111111
Time=35000 | imm_data=00001111, instruction=00000001001000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=45000 | imm_data=00010010, instruction=00000001010000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=10010, funct7=0000000
Time=55000 | imm_data=00010100, instruction=00000001100100000000001100010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011001, instruction=00000010100000000000001110010011, opcode=0010011, rd=00110, funct3=000, rs1=00000, rs2=11001, funct7=0000000
Time=75000 | imm_data=00101000, instruction=11111111010000000000010000010011, opcode=0010011, rd=00111, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=85000 | imm_data=11110100, instruction=00000001111000000000010010010011, opcode=0010011, rd=01000, funct3=000, rs1=00000, rs2=10100, funct7=1111111
Time=95000 | imm_data=00011110, instruction=00000011001000000000010100010011, opcode=0010011, rd=01001, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=105000 | imm_data=00110010, instruction=00000000000100010000010110110011, opcode=0010011, rd=01010, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=115000 | imm_data=00001011, instruction=00000000010000011000011110110011, opcode=0110011, rd=01011, funct3=000, rs1=00010, rs2=00001, funct7=0000000
Time=125000 | imm_data=00001111, instruction=00000000010000011111011000110011, opcode=0110011, rd=01111, funct3=000, rs1=00011, rs2=00100, funct7=0000000
Time=135000 | imm_data=00001100, instruction=00000000011000101110011010110011, opcode=0110011, rd=01100, funct3=111, rs1=00011, rs2=00100, funct7=0000000
Time=145000 | imm_data=00001101, instruction=00000000011101001100100000110011, opcode=0110011, rd=01101, funct3=110, rs1=00101, rs2=00110, funct7=0000000
Time=155000 | imm_data=00010000, instruction=00000000101001010000100110010011, opcode=0110011, rd=10000, funct3=100, rs1=01001, rs2=00111, funct7=0000000
Time=165000 | imm_data=00001010, instruction=00000000100000011111100100010011, opcode=0010011, rd=10011, funct3=000, rs1=01010, rs2=01010, funct7=0000000
Time=175000 | imm_data=00001000, instruction=00000001010000001100101000010011, opcode=0010011, rd=10010, funct3=111, rs1=00011, rs2=01000, funct7=0000000
Time=185000 | imm_data=00010100, instruction=00000000001101111001101010010011, opcode=0010011, rd=10100, funct3=100, rs1=00001, rs2=10100, funct7=0000000
Time=195000 | imm_data=00000011, instruction=00000000011101010101101100010011, opcode=0010011, rd=10101, funct3=001, rs1=01111, rs2=00011, funct7=0000000
Time=205000 | imm_data=00000111, instruction=01000000011001100101101110010011, opcode=0010011, rd=10110, funct3=101, rs1=01010, rs2=00111, funct7=0000000
Time=215000 | imm_data=00000110, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=10111, funct3=101, rs1=01100, rs2=00110, funct7=0100000
Time=225000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 306 ns : File "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v" Line 140
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ca50e98818124d409130d20655c43327 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=xxxxxxxx, instruction=00000000010100000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=5000 | imm_data=00000000, instruction=00000000010100000000000010010011, opcode=0000000, rd=00000, funct3=000, rs1=00000, rs2=00000, funct7=0000000
Time=15000 | imm_data=00000101, instruction=11111111001000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=00101, funct7=0000000
Time=25000 | imm_data=11110010, instruction=00000000111100000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10010, funct7=1111111
Time=35000 | imm_data=00001111, instruction=00000001001000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=45000 | imm_data=00010010, instruction=00000001010000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=10010, funct7=0000000
Time=55000 | imm_data=00010100, instruction=00000001100100000000001100010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011001, instruction=00000010100000000000001110010011, opcode=0010011, rd=00110, funct3=000, rs1=00000, rs2=11001, funct7=0000000
Time=75000 | imm_data=00101000, instruction=11111111010000000000010000010011, opcode=0010011, rd=00111, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=85000 | imm_data=11110100, instruction=00000001111000000000010010010011, opcode=0010011, rd=01000, funct3=000, rs1=00000, rs2=10100, funct7=1111111
Time=95000 | imm_data=00011110, instruction=00000011001000000000010100010011, opcode=0010011, rd=01001, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=105000 | imm_data=00110010, instruction=00000000000100010000010110110011, opcode=0010011, rd=01010, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=115000 | imm_data=00001011, instruction=00000000010000011000011110110011, opcode=0110011, rd=01011, funct3=000, rs1=00010, rs2=00001, funct7=0000000
Time=125000 | imm_data=00001111, instruction=00000000010000011111011000110011, opcode=0110011, rd=01111, funct3=000, rs1=00011, rs2=00100, funct7=0000000
Time=135000 | imm_data=00001100, instruction=00000000011000101110011010110011, opcode=0110011, rd=01100, funct3=111, rs1=00011, rs2=00100, funct7=0000000
Time=145000 | imm_data=00001101, instruction=00000000011101001100100000110011, opcode=0110011, rd=01101, funct3=110, rs1=00101, rs2=00110, funct7=0000000
Time=155000 | imm_data=00010000, instruction=00000000101001010000100110010011, opcode=0110011, rd=10000, funct3=100, rs1=01001, rs2=00111, funct7=0000000
Time=165000 | imm_data=00001010, instruction=00000000100000011111100100010011, opcode=0010011, rd=10011, funct3=000, rs1=01010, rs2=01010, funct7=0000000
Time=175000 | imm_data=00001000, instruction=00000001010000001100101000010011, opcode=0010011, rd=10010, funct3=111, rs1=00011, rs2=01000, funct7=0000000
Time=185000 | imm_data=00010100, instruction=00000000001101111001101010010011, opcode=0010011, rd=10100, funct3=100, rs1=00001, rs2=10100, funct7=0000000
Time=195000 | imm_data=00000011, instruction=00000000011101010101101100010011, opcode=0010011, rd=10101, funct3=001, rs1=01111, rs2=00011, funct7=0000000
Time=205000 | imm_data=00000111, instruction=01000000011001100101101110010011, opcode=0010011, rd=10110, funct3=101, rs1=01010, rs2=00111, funct7=0000000
Time=215000 | imm_data=00000110, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=10111, funct3=101, rs1=01100, rs2=00110, funct7=0100000
Time=225000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 306 ns : File "D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.srcs/sources_1/imports/8bit_MP-main/test_bench.v" Line 140
current_project iiti_soc
close_design
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=20000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=70000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=120000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=170000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=220000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=270000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=320000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=370000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=410000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=420000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=460000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=470000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=510000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=520000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=560000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=570000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=610000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=620000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=660000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=670000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=710000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=720000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=760000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=770000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=810000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=820000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=860000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=870000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=910000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=920000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=960000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=970000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1010000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1020000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1060000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1070000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1110000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1120000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1160000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1170000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1210000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1220000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1260000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1270000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1310000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1320000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1360000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1370000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1410000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1420000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=20000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=70000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=120000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=170000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=220000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=270000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=320000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=370000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=410000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=420000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=460000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=470000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=510000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=520000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=560000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=570000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=610000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=620000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=660000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=670000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=710000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=720000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=760000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=770000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=810000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=820000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=860000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=870000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=910000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=920000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=960000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=970000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1010000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1020000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1060000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1070000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1110000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1120000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1160000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1170000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1210000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1220000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1260000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1270000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1310000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1320000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1360000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1370000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1410000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1420000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1426 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=10000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=60000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=110000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=160000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=210000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=260000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=310000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=360000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=410000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=460000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=510000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=560000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=610000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=660000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=710000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=760000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=810000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=860000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=910000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=960000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1010000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1060000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1110000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1160000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1210000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1260000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1310000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1360000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1410000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1426 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2983.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=25000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=75000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=125000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=175000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=225000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=275000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=325000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=375000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=425000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=475000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=525000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=575000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=625000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=675000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=725000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=775000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=825000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=875000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=925000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=975000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1025000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1075000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1125000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1175000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1225000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1275000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1325000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1375000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1425000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=25000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=75000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=125000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=175000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=225000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=275000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=325000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=375000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=425000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=475000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=525000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=575000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=625000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=675000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=725000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=775000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=825000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=875000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=925000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=975000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1025000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1075000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1125000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1175000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1225000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1275000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1325000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1375000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1425000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1430 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=15000 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=65000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=75000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=115000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=125000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=165000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=175000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=215000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=225000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=265000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=275000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=315000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=325000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=365000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=375000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=425000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=465000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=475000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=515000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=525000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=565000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=575000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=615000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=625000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=665000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=675000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=715000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=725000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=775000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=815000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=825000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=875000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=915000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=925000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=975000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1025000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1075000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1115000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1125000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1165000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1175000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1215000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1225000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1265000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1275000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1315000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1325000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1365000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1375000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1415000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1425000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
$finish called at time : 1435 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: test_bench
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2983.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_bench' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
INFO: [Synth 8-6157] synthesizing module 'CCT' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'PC_addr' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr' (2#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:46]
INFO: [Synth 8-6155] done synthesizing module 'CCT' (3#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruc_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruc_mem' (4#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'instr_register' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_register' (5#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_splitter' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_splitter' (6#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
	Parameter FETCH bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter MEMORY bound to: 3'b011 
	Parameter WRITEBACK bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (7#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (8#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_data' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_data' (9#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (10#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (12#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:63]
INFO: [Synth 8-6155] done synthesizing module 'test_bench' (14#1) [D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port address[6]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[31]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[30]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[29]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[28]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[19]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[18]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[17]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[16]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[15]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[14]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[13]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[12]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[4]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[3]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[2]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[1]
WARNING: [Synth 8-3331] design imm_data has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2983.992 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2983.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2983.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2983.992 ; gain = 0.000
33 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=15000 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=65000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=75000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=115000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=125000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=165000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=175000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=215000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=225000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=265000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=275000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=315000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=325000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=365000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=375000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=425000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=465000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=475000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=515000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=525000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=565000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=575000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=615000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=625000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=665000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=675000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=715000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=725000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=775000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=815000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=825000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=875000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=915000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=925000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=975000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1025000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1075000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1115000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1125000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1165000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1175000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1215000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1225000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1265000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1275000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1315000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1325000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1365000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1375000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1415000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1425000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
$finish called at time : 1435 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2983.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=15000 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=65000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=75000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=115000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=125000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=165000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=175000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=215000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=225000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=265000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=275000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=315000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=325000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=365000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=375000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=425000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=465000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=475000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=515000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=525000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=565000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=575000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=615000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=625000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=665000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=675000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=715000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=725000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=775000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=815000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=825000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=875000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=915000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=925000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=975000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1025000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1075000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1115000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1125000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1165000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1175000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1215000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1225000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1265000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1275000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1315000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1325000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1365000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1375000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1415000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1425000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
$finish called at time : 1435 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instr_register
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
Time=15000 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=65000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=75000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=115000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=125000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=165000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=175000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=215000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=225000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=265000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=275000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=315000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=325000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=365000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=375000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=425000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=465000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=475000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=515000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=525000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=565000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=575000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=615000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=625000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=665000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=675000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=715000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=725000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=775000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=815000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=825000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=875000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=915000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=925000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=975000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1025000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1075000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1115000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1125000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1165000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1175000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1215000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1225000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1265000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1275000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1315000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1325000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1365000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1375000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1415000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1425000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1465000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1475000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1515 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=65000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=115000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=165000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=215000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=265000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=315000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=365000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=465000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=515000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=565000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=615000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=665000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=715000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=815000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=915000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1115000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1165000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1215000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1265000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1315000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1365000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1415000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1465000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1515 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2983.992 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=15000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=65000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=115000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=165000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=215000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=265000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=315000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=365000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=465000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=515000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=565000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=615000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=665000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=715000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=815000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=915000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1115000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1165000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1215000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1265000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1315000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1365000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1415000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1510 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc82aad96f874ff39ba67d0e2f8fbe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Time=0 | imm_data=00001010, instruction=00000000101000000000000010010011, opcode=0010011, rd=00001, funct3=000, rs1=00000, rs2=01010, funct7=0000000
Time=65000 | imm_data=00010100, instruction=00000001010000000000000100010011, opcode=0010011, rd=00010, funct3=000, rs1=00000, rs2=10100, funct7=0000000
Time=115000 | imm_data=00011110, instruction=00000001111000000000000110010011, opcode=0010011, rd=00011, funct3=000, rs1=00000, rs2=11110, funct7=0000000
Time=165000 | imm_data=00101000, instruction=00000010100000000000001000010011, opcode=0010011, rd=00100, funct3=000, rs1=00000, rs2=01000, funct7=0000001
Time=215000 | imm_data=00110010, instruction=00000011001000000000001010010011, opcode=0010011, rd=00101, funct3=000, rs1=00000, rs2=10010, funct7=0000001
Time=265000 | imm_data=00000110, instruction=00000000001000001000001100110011, opcode=0110011, rd=00110, funct3=000, rs1=00001, rs2=00010, funct7=0000000
Time=315000 | imm_data=00000111, instruction=01000000001100100000001110110011, opcode=0110011, rd=00111, funct3=000, rs1=00100, rs2=00011, funct7=0100000
Time=365000 | imm_data=00001000, instruction=00000000001000001111010000110011, opcode=0110011, rd=01000, funct3=111, rs1=00001, rs2=00010, funct7=0000000
Time=415000 | imm_data=00001001, instruction=00000000001000001110010010110011, opcode=0110011, rd=01001, funct3=110, rs1=00001, rs2=00010, funct7=0000000
Time=465000 | imm_data=00001010, instruction=00000000001100001100010100110011, opcode=0110011, rd=01010, funct3=100, rs1=00001, rs2=00011, funct7=0000000
Time=515000 | imm_data=00001011, instruction=00000000000000001001010110110011, opcode=0110011, rd=01011, funct3=001, rs1=00001, rs2=00000, funct7=0000000
Time=565000 | imm_data=00001100, instruction=00000000000100011101011000110011, opcode=0110011, rd=01100, funct3=101, rs1=00011, rs2=00001, funct7=0000000
Time=615000 | imm_data=00001101, instruction=00000000001000001010011010110011, opcode=0110011, rd=01101, funct3=010, rs1=00001, rs2=00010, funct7=0000000
Time=665000 | imm_data=00001111, instruction=00000000111100011010011100010011, opcode=0010011, rd=01110, funct3=010, rs1=00011, rs2=01111, funct7=0000000
Time=715000 | imm_data=00101111, instruction=00000010001000001000011110110011, opcode=0110011, rd=01111, funct3=000, rs1=00001, rs2=00010, funct7=0000001
Time=765000 | imm_data=00110000, instruction=00000010001000001001100000110011, opcode=0110011, rd=10000, funct3=001, rs1=00001, rs2=00010, funct7=0000001
Time=815000 | imm_data=00110001, instruction=00000010001100001011100010110011, opcode=0110011, rd=10001, funct3=011, rs1=00001, rs2=00011, funct7=0000001
Time=865000 | imm_data=00110010, instruction=00000010001100010010100100110011, opcode=0110011, rd=10010, funct3=010, rs1=00010, rs2=00011, funct7=0000001
Time=915000 | imm_data=00110011, instruction=00000010000100011100100110110011, opcode=0110011, rd=10011, funct3=100, rs1=00011, rs2=00001, funct7=0000001
Time=965000 | imm_data=00110100, instruction=00000010000100011101101000110011, opcode=0110011, rd=10100, funct3=101, rs1=00011, rs2=00001, funct7=0000001
Time=1015000 | imm_data=00110101, instruction=00000010000100011110101010110011, opcode=0110011, rd=10101, funct3=110, rs1=00011, rs2=00001, funct7=0000001
Time=1065000 | imm_data=00110110, instruction=00000010000100011111101100110011, opcode=0110011, rd=10110, funct3=111, rs1=00011, rs2=00001, funct7=0000001
Time=1115000 | imm_data=00001111, instruction=00000000111100000000101110010011, opcode=0010011, rd=10111, funct3=000, rs1=00000, rs2=01111, funct7=0000000
Time=1165000 | imm_data=00001010, instruction=00000000101010111111110000010011, opcode=0010011, rd=11000, funct3=111, rs1=10111, rs2=01010, funct7=0000000
Time=1215000 | imm_data=00010100, instruction=00000001010010111110110010010011, opcode=0010011, rd=11001, funct3=110, rs1=10111, rs2=10100, funct7=0000000
Time=1265000 | imm_data=00011110, instruction=00000001111010111100110100010011, opcode=0010011, rd=11010, funct3=100, rs1=10111, rs2=11110, funct7=0000000
Time=1315000 | imm_data=00000010, instruction=00000000001010111001110110010011, opcode=0010011, rd=11011, funct3=001, rs1=10111, rs2=00010, funct7=0000000
Time=1365000 | imm_data=00000001, instruction=00000000000110111101111000010011, opcode=0010011, rd=11100, funct3=101, rs1=10111, rs2=00001, funct7=0000000
Time=1415000 | imm_data=00010100, instruction=00000001010010111010111010010011, opcode=0010011, rd=11101, funct3=010, rs1=10111, rs2=10100, funct7=0000000
Time=1465000 | imm_data=00000000, instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, opcode=xxxxxxx, rd=xxxxx, funct3=xxx, rs1=xxxxx, rs2=xxxxx, funct7=xxxxxxx
$finish called at time : 1515 ns : File "D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" Line 71
archive_project {D:/MP V1 no data hazards.xpr/non-pipelined microprocessor code.xpr.zip} -temp_dir {D:/MP V1 no data hazards.xpr/iiti_soc/.Xil/Vivado-37644-Dinesh} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/MP V1 no data hazards.xpr/iiti_soc/.Xil/Vivado-37644-Dinesh' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
