<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - File</title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/file.css">

<!--script type="text/javascript" src=".js/.stickyheader.js"></script-->  

</head>


<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = fileHTMLlayout>

<div class='fileSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> File Summary of /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='fileSummaryTable'>
<tr>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='50px'> File ID </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='60px'> Modules Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='100px'> Total Instances Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Lines</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Statements</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Statement Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Statement Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Branch Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Branch Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Condition Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Condition Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Toggle Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Toggle Coverage </td>
</tr>
<tr>
<td class='fileSummaryTable'>4</td>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>16</td>
<td class='fileSummaryTable'>17</td>
<td class='fileSummaryTable'>100</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileLineCovContainer'>
<input type='checkbox' id='checkbox_file_linecov' onclick="checkdisplay('checkbox_file_linecov', 'file_linecov');
openFileContent('button_file_linecov');">
<span class='fileLineCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>87.5</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileBranchCovContainer'>
<input type='checkbox' id='checkbox_file_branchcov' onclick="checkdisplay('checkbox_file_branchcov', 'file_branchcov');
openFileContent('button_file_branchcov');">
<span class='fileBranchCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>100</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileCondCovContainer'>
<input type='checkbox' id='checkbox_file_condcov' onclick="checkdisplay('checkbox_file_condcov', 'file_condcov');
openFileContent('button_file_condcov');">
<span class='fileCondCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>0</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileToggleCovContainer'>
<input type='checkbox' id='checkbox_file_togglecov' onclick="checkdisplay('checkbox_file_togglecov', 'file_togglecov');
openFileContent('button_file_togglecov');">
<span class='fileToggleCovCheckmark'> </span> </label>
</td>
</tr>
</table>
</font>
</div>
<hr>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_linecov'>
<button class='fileCollapsible' id='button_file_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of File 4 : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv</button> 
<div class='fileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'> Statement Coverage Summary for File : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>17</td>
<td class='fileScoreTable' bgcolor='#98FF98'>17</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//--------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>//-- Module: apb_mem</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//-- Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>//--  This module implements a simple APB (Advanced Peripheral Bus) slave device.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//--  It features a state machine to handle APB transfers (IDLE, SETUP, ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//--  and an internal 32-word (32-bit each) memory for read/write operations.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//--  The module responds to APB signals and manages the PREADY signal.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//--------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module apb_mem(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    //--------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Interface Ports</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>    //--------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PCLK,     // APB clock</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PRESETn,  // APB active-low reset</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PSEL,     // APB select</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PENABLE,  // APB enable</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PWRITE,   // APB write/read control</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] PADDR,    // APB address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] PWDATA,   // APB write data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ 3:0] PSTRB,    // APB byte write strobe</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ 2:0] PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        PREADY,   // APB ready signal</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] PRDATA,   // APB read data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        PSLVERR   // APB slave error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] mem [0:256];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>  logic [1:0] apb_st;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>  const logic [1:0] SETUP=0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>  const logic [1:0] W_ENABLE=1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>  const logic [1:0] R_ENABLE=2;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>  always @(posedge PCLK or negedge PRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegreen'>    if (PRESETn==0) begin</pre> </td>
<td class='lineTable'>330</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegreen'>      apb_st &lt=0;</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegreen'>      PRDATA &lt=0;</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegreen'>      PREADY &lt=1;</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegreen'>      for(int i=0;i&lt256;i++) mem[i]=i;</pre> </td>
<td class='lineTable'>512</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegreen'>      case (apb_st)</pre> </td>
<td class='lineTable'>328</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegreen'>          PRDATA &lt= 0;</pre> </td>
<td class='lineTable'>248</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegreen'>          if (PSEL && !PENABLE) begin</pre> </td>
<td class='lineTable'>248</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegreen'>            if (PWRITE) begin</pre> </td>
<td class='lineTable'>79</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegreen'>              apb_st &lt= W_ENABLE;</pre> </td>
<td class='lineTable'>44</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>            else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegreen'>              apb_st &lt= R_ENABLE;</pre> </td>
<td class='lineTable'>35</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegreen'>              PRDATA &lt= mem[PADDR];</pre> </td>
<td class='lineTable'>35</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>          end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>        W_ENABLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegreen'>          if (PSEL && PENABLE && PWRITE) begin</pre> </td>
<td class='lineTable'>44</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegreen'>            mem[PADDR] &lt= PWDATA;</pre> </td>
<td class='lineTable'>44</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>          end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegreen'>          apb_st &lt= SETUP;</pre> </td>
<td class='lineTable'>44</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>        R_ENABLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegreen'>          apb_st &lt= SETUP;</pre> </td>
<td class='lineTable'>35</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>      endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>/*</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>  always @(posedge clock)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>  begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    `uvm_info("", $sformatf("DUT received cmd=%b, addr=%d, data=%d",</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>                            cmd, addr, data), UVM_MEDIUM)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>*/</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_branchcov'>
<button class='fileBranchCollapsible' id='button_file_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of File 4 : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv</button> 
<div class='fileBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for File : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>8</td>
<td class='fileScoreTable'>7</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#98FF98'>87.5</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//--------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>//-- Module: apb_mem</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//-- Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>//--  This module implements a simple APB (Advanced Peripheral Bus) slave device.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//--  It features a state machine to handle APB transfers (IDLE, SETUP, ACCESS)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//--  and an internal 32-word (32-bit each) memory for read/write operations.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//--  The module responds to APB signals and manages the PREADY signal.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//--------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module apb_mem(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    //--------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    // APB Interface Ports</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>    //--------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PCLK,     // APB clock</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PRESETn,  // APB active-low reset</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PSEL,     // APB select</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PENABLE,  // APB enable</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        PWRITE,   // APB write/read control</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] PADDR,    // APB address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] PWDATA,   // APB write data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ 3:0] PSTRB,    // APB byte write strobe</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [ 2:0] PPROT,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        PREADY,   // APB ready signal</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] PRDATA,   // APB read data</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        PSLVERR   // APB slave error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>  logic [31:0] mem [0:256];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>  logic [1:0] apb_st;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>  const logic [1:0] SETUP=0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>  const logic [1:0] W_ENABLE=1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>  const logic [1:0] R_ENABLE=2;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>  always @(posedge PCLK or negedge PRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegreen'>    if (PRESETn==0) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>330</td>
<td class='lineTable'>2T 328F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>      apb_st &lt=0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>      PRDATA &lt=0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>      PREADY &lt=1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>      for(int i=0;i&lt256;i++) mem[i]=i;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>      case (apb_st)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING DEFAULT </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>        SETUP: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>          PRDATA &lt= 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>          if (PSEL && !PENABLE) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 169</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegreen'>            if (PWRITE) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>79</td>
<td class='lineTable'>44T 35F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>              apb_st &lt= W_ENABLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegreen'>            else begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>35</td>
<td class='lineTable'>35T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>              apb_st &lt= R_ENABLE;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>              PRDATA &lt= mem[PADDR];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>          end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>        W_ENABLE: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegreen'>          if (PSEL && PENABLE && PWRITE) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>44</td>
<td class='lineTable'>44T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>            mem[PADDR] &lt= PWDATA;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>          end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>          apb_st &lt= SETUP;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegreen'>        R_ENABLE: begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>35T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>          apb_st &lt= SETUP;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>      endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>/*</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>  always @(posedge clock)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>  begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    `uvm_info("", $sformatf("DUT received cmd=%b, addr=%d, data=%d",</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>                            cmd, addr, data), UVM_MEDIUM)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>  end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>*/</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_condcov'>
<button class='fileCondCollapsible' id='button_file_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of File 4 : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv</button> 
<div class='fileCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for File : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegreen'>(PRESETn == 0)__TRUE</pre> </td>
<td class='lineTable'>82 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(PRESETn == 0)__FALSE</pre> </td>
<td class='lineTable'>496 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegreen'>(!PENABLE)__TRUE</pre> </td>
<td class='lineTable'>334 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(!PENABLE)__FALSE</pre> </td>
<td class='lineTable'>2 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_togglecov'>
<button class='fileToggleCollapsible' id='button_file_togglecov'> <font size='4' color=#9999bb> &#8376; </font>
 Toggle Coverage of File 4 : /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv</button> 
<div class='fileToggleContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Toggles in File 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
</div>
</div>
</div>

<script type='text/javascript' src='jsCodeCov/fileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
</body>
</html>
