[["A Model and an Architecture for a Relational Knowledge Base.", ["Haruo Yokota", "Hidenori Itoh"], "https://dl.acm.org/citation.cfm?id=17357", 8], ["Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine.", ["Makoto Amamiya", "Masaru Takesue", "Ryuzo Hasegawa", "Hirohide Mikami"], "https://dl.acm.org/citation.cfm?id=17358", 10], ["A New String Search Hardware Architecture for VLSI.", ["K. Takahashi", "H. Yamada", "H. Nagai", "K. Matsumi"], "https://dl.acm.org/citation.cfm?id=17359", 8], ["Parallel Algorithms and Architectures for Rule-Based Systems.", ["Anoop Gupta", "Charles Forgy", "Allen Newell", "Robert G. Wedig"], "https://dl.acm.org/citation.cfm?id=17360", 10], ["Concert: Design of a Multiprocessor Development System.", ["Robert H. Halstead Jr.", "Thomas L. Anderson", "Randy B. Osborne", "Thomas L. Sterling"], "https://dl.acm.org/citation.cfm?id=17361", 9], ["Memory Requirements for Balanced Computer Architectures.", ["H. T. Kung"], "https://dl.acm.org/citation.cfm?id=17362", 6], ["Graph Allocation in Static Dataflow Systems.", ["Yang-Chang Hong", "Thomas H. Payne", "Le Baron O. Ferguson"], "https://dl.acm.org/citation.cfm?id=17363", 10], ["Software Implementation of a Recursive Fault Tolerance Algorithm on a Network of Computers.", ["Prathima Agrawal", "Rakesh Agrawal"], "https://dl.acm.org/citation.cfm?id=17364", 8], ["Microprogrammable Processor for Object-Oriented Architecture.", ["Tohru Nojiri", "Shumpei Kawasaki", "Kousuke Sakoda"], "https://dl.acm.org/citation.cfm?id=17365", 8], ["An Instruction Fetch Unit for a Graph Reduction Machine.", ["Shreekant S. Thakkar", "William E. Hostmann"], "https://dl.acm.org/citation.cfm?id=17366", 10], ["Fast Object-Oriented Procedure Calls: Lessons from the Intel 432.", ["Edward F. Gehringer", "Robert P. Colwell"], "https://dl.acm.org/citation.cfm?id=17367", 10], ["On Coupling Many Small Systems for Transaction Processing.", ["Daniel M. Dias", "Balakrishna R. Iyer", "Philip S. Yu"], "https://dl.acm.org/citation.cfm?id=17368", 7], ["Performance Measurement of Paging Behavior in Multiprogramming Systems.", ["Mohammad Malkawi", "Janak H. Patel"], "https://dl.acm.org/citation.cfm?id=17369", 8], ["ATUM: A New Technique for Capturing Address Traces Using Microcode.", ["Anant Agarwal", "Richard L. Sites", "Mark Horowitz"], "https://dl.acm.org/citation.cfm?id=17370", 9], ["Experimenting With EPILOG: Some Results and Preliminary Conclusions.", ["Michael J. Wise"], "https://dl.acm.org/citation.cfm?id=17371", 10], ["A Unification Processor Based on a Uniformly Structured Cellular Hardware.", ["Yasuro Shobatake", "Hideo Aiso"], "https://dl.acm.org/citation.cfm?id=17372", 9], ["The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D.", ["Noriyoshi Ito", "Masatoshi Sato", "Eiji Kuno", "Kazuaki Rokusawa"], "https://dl.acm.org/citation.cfm?id=17373", 8], ["An Efficient Routing Control Unit for the SIGMA Network E(4).", ["Andre Seznec"], "https://dl.acm.org/citation.cfm?id=17374", 11], ["REYSM, A High Performance, Low Power Multi-Microprocessor Bus.", ["Jean-Daniel Nicoud", "K. Skala"], "https://dl.acm.org/citation.cfm?id=17375", 6], ["The Extra Stage Gamma Network.", ["Kyungsook Y. Lee", "Wael Hegazy"], "https://dl.acm.org/citation.cfm?id=17376", 8], ["Evaluation of the FACOM ALPHA Lisp Machine.", ["Masanobu Yuhara", "Akira Hattori", "Masashi Niwa", "Mitsuhiro Kishimoto", "Hiromu Hayashi"], "https://dl.acm.org/citation.cfm?id=17377", 7], ["An Architecture for Efficient Lisp List Access.", ["Andrew R. Pleszkun", "Matthew Thazhuthaveetil"], "https://dl.acm.org/citation.cfm?id=17378", 8], ["A Functional Level Simulation Engine of MAN-YO: A Special Purpose Parallel Machine for Logic Design Automation.", ["Toshiyuki Nakata", "Nobuhiko Koike"], "https://dl.acm.org/citation.cfm?id=17380", 7], ["Exploiting Parallelism in a Switch-Level Simulation Machine.", ["Edward H. Frank"], "https://dl.acm.org/citation.cfm?id=17381", 7], ["A Hardware Accelerator for Speech Recognition Algorithms.", ["Thomas S. Anantharaman", "Roberto Bisiani"], "https://dl.acm.org/citation.cfm?id=17382", 8], ["Evaluation of a Prototype Data Flow Processor of the SIGMA-1 for Scientific Computations.", ["Toshio Shimada", "Kei Hiraki", "Kenji Nishida", "Satoshi Sekiguchi"], "https://dl.acm.org/citation.cfm?id=17383", 9], ["Stored Data Structures on the Manchester Dataflow Machine.", ["John Sargeant", "Chris C. Kirkham"], "https://dl.acm.org/citation.cfm?id=17384", 8], ["A Salable Dataflow Structure Store.", ["K. Kawakami", "John R. Gurd"], "https://dl.acm.org/citation.cfm?id=17385", 8], ["AT2=O(N log4 N), T=O(log N) Fast Fourier Transform in a Light Connected 3-Dimensional VLSI.", ["Makoto Hasegawa", "Yoshiharu Shigei"], "https://dl.acm.org/citation.cfm?id=17386", 9], ["Modular Architecture for High Performance Implementation of FFT Algorithm.", ["Krzysztof Sapiecha", "R. Jarocki"], "https://dl.acm.org/citation.cfm?id=17387", 10], ["Computing Size-Independent Matrix Problems on Systolic Array Processors.", ["Juan J. Navarro", "Jose M. Llaberia", "Mateo Valero"], "https://dl.acm.org/citation.cfm?id=17388", 8], ["A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines.", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiyuki Nakata", "Shinji Yuasa", "Hiroshi Hagiwara"], "https://dl.acm.org/citation.cfm?id=17389", 10], ["VLSI Oriented Asynchronous Architecture.", ["Masaharu Hirayama"], "https://dl.acm.org/citation.cfm?id=17390", 7], ["HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality.", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://dl.acm.org/citation.cfm?id=17391", 10], ["On Design of Rotary Array Communication and Wavefront-Driven Algorithms for Solving Large-Scale Band-Limited Matrix Equations.", ["Kenji Onaga", "Takahiro Takechi"], "https://dl.acm.org/citation.cfm?id=17392", 8], ["A Computer Architecture for Dynamic Finite Element Analysis.", ["Leonard M. Napolitano Jr."], "https://dl.acm.org/citation.cfm?id=17393", 8], ["Performance Evaluation of Vector Accesses in Parallel Memories Using a Skewed Storage Scheme.", ["David T. Harper III", "J. Robert Jump"], "https://dl.acm.org/citation.cfm?id=17394", 5], ["Pseudo MIMD Array Processor - AAP2.", ["Toshio Kondo", "Toshio Tsuchiya", "Yoshihiro Kitamura", "Yoshi Sugiyama", "Takashi Kimura", "Takayoshi Nakashima"], "https://dl.acm.org/citation.cfm?id=17395", 8], ["Scan Line Array Processors for Image Computation.", ["Allan L. Fisher"], "https://dl.acm.org/citation.cfm?id=17396", 8], ["Warp Architecture and Implementation.", ["Marco Annaratone", "Emmanuel A. Arnould", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Onat Menzilcioglu", "Ken Sarocky", "Jon A. Webb"], "https://dl.acm.org/citation.cfm?id=17397", 11], ["An In-Cache Address Translation Mechanism.", ["David A. Wood", "Susan J. Eggers", "Garth A. Gibson", "Mark D. Hill", "Joan M. Pendleton", "Scott A. Ritchie", "George S. Taylor", "Randy H. Katz", "David A. Patterson"], "https://dl.acm.org/citation.cfm?id=17398", 8], ["Software-Controlled Caches in the VMP Multiprocessor.", ["David R. Cheriton", "Gert Slavenburg", "Patrick D. Boyle"], "https://dl.acm.org/citation.cfm?id=17399", 9], ["On the Use of Registers vs. Cache to Minimize Memory Traffic.", ["James R. Goodman", "Wei-Chung Hsu"], "https://dl.acm.org/citation.cfm?id=17400", 9], ["Highly Concurrent Scalar Processing.", ["Peter Y.-T. Hsu", "Edward S. Davidson"], "https://dl.acm.org/citation.cfm?id=17401", 10], ["Reducing the Cost of Branches.", ["Scott McFarling", "John L. Hennessy"], "https://dl.acm.org/citation.cfm?id=17402", 8], ["Optimal Pipelining in Supercomputers.", ["Steven R. Kunkel", "James E. Smith"], "https://dl.acm.org/citation.cfm?id=17403", 8], ["A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus.", ["Paul Sweazey", "Alan Jay Smith"], "https://dl.acm.org/citation.cfm?id=17404", 10], ["Multiprocessor Cache Synchronization: Issues, Innovations, Evolution.", ["Philip Bitar", "Alvin M. Despain"], "https://dl.acm.org/citation.cfm?id=17405", 10], ["Memory Access Buffering in Multiprocessors.", ["Michel Dubois", "Christoph Scheurich", "Faye A. Briggs"], "https://dl.acm.org/citation.cfm?id=17406", 9], ["Evaluation of the SPUR Lisp Architecture.", ["George S. Taylor", "Paul N. Hilfinger", "James R. Larus", "David A. Patterson", "Benjamin G. Zorn"], "https://dl.acm.org/citation.cfm?id=17379", 9]]