{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477909086723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477909086724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:48:06 2016 " "Processing started: Mon Oct 31 15:48:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477909086724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909086724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909086725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477909086916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "types.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/types.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-basic " "Found design unit 1: datapath-basic" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101372 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-basic " "Found design unit 1: mux4-basic" {  } { { "mux4.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101373 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-basic " "Found design unit 1: sign_extender-basic" {  } { { "sign_extender.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101374 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-basic " "Found design unit 1: mux8-basic" {  } { { "mux8.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-basic " "Found design unit 1: priority_encoder-basic" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101375 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_testbench-basic " "Found design unit 1: memory_testbench-basic" {  } { { "memory_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101376 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_testbench " "Found entity 1: memory_testbench" {  } { { "memory_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-basic " "Found design unit 1: microprocessor-basic" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101376 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16_testbench-basic " "Found design unit 1: register16_testbench-basic" {  } { { "register16_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register16_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101377 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16_testbench " "Found entity 1: register16_testbench" {  } { { "register16_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register16_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_testbench-basic " "Found design unit 1: register_file_testbench-basic" {  } { { "register_file_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101378 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_testbench " "Found entity 1: register_file_testbench" {  } { { "register_file_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file general_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_register-basic " "Found design unit 1: general_register-basic" {  } { { "general_register.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/general_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101378 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_register " "Found entity 1: general_register" {  } { { "general_register.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/general_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_testbench-basic " "Found design unit 1: alu_testbench-basic" {  } { { "alu_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101379 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-basic " "Found design unit 1: mux2-basic" {  } { { "mux2.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101379 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-basic " "Found design unit 1: alu-basic" {  } { { "alu.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101380 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-basic " "Found design unit 1: register_file-basic" {  } { { "register_file.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101381 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101381 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_testbench-basic " "Found design unit 1: sign_extender_testbench-basic" {  } { { "sign_extender_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101382 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_testbench " "Found entity 1: sign_extender_testbench" {  } { { "sign_extender_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder_testbench-basic " "Found design unit 1: priority_encoder_testbench-basic" {  } { { "priority_encoder_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101383 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_testbench " "Found entity 1: priority_encoder_testbench" {  } { { "priority_encoder_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uP-Behave " "Found design unit 1: uP-Behave" {  } { { "uP.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/uP.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101384 ""} { "Info" "ISGN_ENTITY_NAME" "1 uP " "Found entity 1: uP" {  } { { "uP.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/uP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477909101471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP uP:control_path " "Elaborating entity \"uP\" for hierarchy \"uP:control_path\"" {  } { { "microprocessor.vhd" "control_path" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "microprocessor.vhd" "data_path" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101477 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] datapath.vhd(179) " "Inferred latch for \"a3\[0\]\" at datapath.vhd(179)" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101478 "|microprocessor|datapath:data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] datapath.vhd(179) " "Inferred latch for \"a3\[1\]\" at datapath.vhd(179)" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101478 "|microprocessor|datapath:data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] datapath.vhd(179) " "Inferred latch for \"a3\[2\]\" at datapath.vhd(179)" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101478 "|microprocessor|datapath:data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:alu_block\"" {  } { { "datapath.vhd" "alu_block" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register datapath:data_path\|general_register:T1 " "Elaborating entity \"general_register\" for hierarchy \"datapath:data_path\|general_register:T1\"" {  } { { "datapath.vhd" "T1" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register datapath:data_path\|general_register:T5 " "Elaborating entity \"general_register\" for hierarchy \"datapath:data_path\|general_register:T5\"" {  } { { "datapath.vhd" "T5" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:data_path\|mux4:MUX_1 " "Elaborating entity \"mux4\" for hierarchy \"datapath:data_path\|mux4:MUX_1\"" {  } { { "datapath.vhd" "MUX_1" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 datapath:data_path\|mux8:MUX_3 " "Elaborating entity \"mux8\" for hierarchy \"datapath:data_path\|mux8:MUX_3\"" {  } { { "datapath.vhd" "MUX_3" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:data_path\|mux2:MUX_6 " "Elaborating entity \"mux2\" for hierarchy \"datapath:data_path\|mux2:MUX_6\"" {  } { { "datapath.vhd" "MUX_6" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:data_path\|mux2:MUX_7 " "Elaborating entity \"mux2\" for hierarchy \"datapath:data_path\|mux2:MUX_7\"" {  } { { "datapath.vhd" "MUX_7" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:data_path\|mux2:MUX_8 " "Elaborating entity \"mux2\" for hierarchy \"datapath:data_path\|mux2:MUX_8\"" {  } { { "datapath.vhd" "MUX_8" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender datapath:data_path\|sign_extender:SE9 " "Elaborating entity \"sign_extender\" for hierarchy \"datapath:data_path\|sign_extender:SE9\"" {  } { { "datapath.vhd" "SE9" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender datapath:data_path\|sign_extender:SE6 " "Elaborating entity \"sign_extender\" for hierarchy \"datapath:data_path\|sign_extender:SE6\"" {  } { { "datapath.vhd" "SE6" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder datapath:data_path\|priority_encoder:PE " "Elaborating entity \"priority_encoder\" for hierarchy \"datapath:data_path\|priority_encoder:PE\"" {  } { { "datapath.vhd" "PE" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o priority_encoder.vhd(19) " "VHDL Process Statement warning at priority_encoder.vhd(19): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 "|microprocessor|datapath:data_path|priority_encoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig priority_encoder.vhd(19) " "VHDL Process Statement warning at priority_encoder.vhd(19): inferring latch(es) for signal or variable \"sig\", which holds its previous value in one or more paths through the process" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 "|microprocessor|datapath:data_path|priority_encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig priority_encoder.vhd(19) " "Inferred latch for \"sig\" at priority_encoder.vhd(19)" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 "|microprocessor|datapath:data_path|priority_encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] priority_encoder.vhd(19) " "Inferred latch for \"o\[0\]\" at priority_encoder.vhd(19)" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 "|microprocessor|datapath:data_path|priority_encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] priority_encoder.vhd(19) " "Inferred latch for \"o\[1\]\" at priority_encoder.vhd(19)" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 "|microprocessor|datapath:data_path|priority_encoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] priority_encoder.vhd(19) " "Inferred latch for \"o\[2\]\" at priority_encoder.vhd(19)" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101499 "|microprocessor|datapath:data_path|priority_encoder:PE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:data_path\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:data_path\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909101571 ""}  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477909101571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9p3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9p3 " "Found entity 1: altsyncram_n9p3" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909101627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909101627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9p3 datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated " "Elaborating entity \"altsyncram_n9p3\" for hierarchy \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909101628 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:data_path\|register_file:reg_file\|registers " "RAM logic \"datapath:data_path\|register_file:reg_file\|registers\" is uninferred due to inappropriate RAM size" {  } { { "register_file.vhd" "registers" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1477909101902 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1477909101902 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[12\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[13\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[14\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[15\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[8\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[9\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[10\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[11\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102047 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1477909102047 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1477909102047 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477909102213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477909102302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909102302 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102343 "|microprocessor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909102343 "|microprocessor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477909102343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477909102343 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477909102343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477909102343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477909102356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:48:22 2016 " "Processing ended: Mon Oct 31 15:48:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477909102356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477909102356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477909102356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909102356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1477909103242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477909103243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:48:22 2016 " "Processing started: Mon Oct 31 15:48:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477909103243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477909103243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477909103243 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477909103302 ""}
{ "Info" "0" "" "Project  = microprocessor" {  } {  } 0 0 "Project  = microprocessor" 0 0 "Fitter" 0 0 1477909103303 ""}
{ "Info" "0" "" "Revision = microprocessor" {  } {  } 0 0 "Revision = microprocessor" 0 0 "Fitter" 0 0 1477909103303 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477909103353 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocessor EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"microprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477909103357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477909103391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477909103391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477909103573 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477909103578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477909103645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477909103645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477909103645 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477909103645 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477909103648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477909103648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477909103648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477909103648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aman/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477909103648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477909103648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477909103650 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1477909103849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477909103960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477909103960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1477909103961 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1477909103961 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477909103962 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1477909103962 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477909103963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477909103965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477909103965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477909103965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477909103966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477909103967 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1477909103967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1477909103967 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477909103967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477909103967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477909103967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477909103967 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1477909103969 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1477909103969 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1477909103969 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477909103969 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1477909103969 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1477909103969 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477909103974 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1477909103978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477909104858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477909104887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477909104904 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477909105010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477909105010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477909105188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477909106123 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477909106123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1477909106163 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1477909106163 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477909106163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477909106163 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1477909106286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477909106290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477909106441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477909106441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477909106798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477909107108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/output_files/microprocessor.fit.smsg " "Generated suppressed messages file /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/output_files/microprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477909107227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1391 " "Peak virtual memory: 1391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477909107420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:48:27 2016 " "Processing ended: Mon Oct 31 15:48:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477909107420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477909107420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477909107420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477909107420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1477909108365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477909108366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:48:28 2016 " "Processing started: Mon Oct 31 15:48:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477909108366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1477909108366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1477909108366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1477909109242 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1477909109272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477909109374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:48:29 2016 " "Processing ended: Mon Oct 31 15:48:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477909109374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477909109374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477909109374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1477909109374 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1477909109504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1477909110243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477909110244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:48:29 2016 " "Processing started: Mon Oct 31 15:48:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477909110244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microprocessor -c microprocessor " "Command: quartus_sta microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1477909110325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110643 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110643 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110644 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110644 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110644 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1477909110645 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477909110649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110653 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477909110656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909110676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111080 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111081 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111081 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111084 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477909111086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111156 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111156 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111158 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111508 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477909111523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:48:31 2016 " "Processing ended: Mon Oct 31 15:48:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477909111523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477909111523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477909111523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909111523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477909112468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477909112469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:48:32 2016 " "Processing started: Mon Oct 31 15:48:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477909112469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477909112469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477909112470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_6_1200mv_85c_slow.vho /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_6_1200mv_85c_slow.vho in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_6_1200mv_0c_slow.vho /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_6_1200mv_0c_slow.vho in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_min_1200mv_0c_fast.vho /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_min_1200mv_0c_fast.vho in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor.vho /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor.vho in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_6_1200mv_85c_vhd_slow.sdo /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_6_1200mv_85c_vhd_slow.sdo in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_6_1200mv_0c_vhd_slow.sdo /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_6_1200mv_0c_vhd_slow.sdo in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_min_1200mv_0c_vhd_fast.sdo /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_min_1200mv_0c_vhd_fast.sdo in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessor_vhd.sdo /home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/ simulation " "Generated file microprocessor_vhd.sdo in folder \"/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477909112890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1308 " "Peak virtual memory: 1308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477909112912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:48:32 2016 " "Processing ended: Mon Oct 31 15:48:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477909112912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477909112912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477909112912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477909112912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477909113033 ""}
