<html><body><samp><pre>
<!@TC:1454609965>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1454609965> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1454609965> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_26MHZ_1MHZ.v"
Verilog syntax check successful!
Selecting top level module clock_div_26MHZ_1MHZ
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_26MHZ_1MHZ.v:13:7:13:27:@N:CG364:@XP_MSG">clock_div_26MHZ_1MHZ.v(13)</a><!@TM:1454609965> | Synthesizing module clock_div_26MHZ_1MHZ


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 04 11:19:25 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1454609965> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 04 11:19:25 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 04 11:19:25 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1454609966> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\clock_div_26MHZ_1MHZ_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 04 11:19:26 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\clock_div_26MHZ_1MHZ_scck.rpt:@XP_FILE">clock_div_26MHZ_1MHZ_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\clock_div_26MHZ_1MHZ_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1454609967> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1454609967> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                 Requested     Requested     Clock        Clock              
Clock                                 Frequency     Period        Type         Group              
--------------------------------------------------------------------------------------------------
clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
==================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_26mhz_1mhz.v:23:0:23:6:@W:MT530:@XP_MSG">clock_div_26mhz_1mhz.v(23)</a><!@TM:1454609967> | Found inferred clock clock_div_26MHZ_1MHZ|CLK_26MHZ_IN which controls 18 sequential elements including counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1454609967> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\clock_div_26MHZ_1MHZ.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 04 11:19:27 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1454609968> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1454609968> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_26mhz_1mhz.v:32:19:32:29:@N:MF238:@XP_MSG">clock_div_26mhz_1mhz.v(32)</a><!@TM:1454609968> | Found 17-bit incrementor, 'un5_counter[16:0]'

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1454609968> | Promoting Net CLK_26MHZ_IN_c on CLKBUF  CLK_26MHZ_IN_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLK_26MHZ_IN@|E:clk_out@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_26MHZ_IN        port                   18         clk_out        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\clock_div_26MHZ_1MHZ_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1454609968> | Found inferred clock clock_div_26MHZ_1MHZ|CLK_26MHZ_IN with period 10.00ns. Please declare a user-defined clock on object "p:CLK_26MHZ_IN"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Feb 04 11:19:28 2016
#


Top view:               clock_div_26MHZ_1MHZ
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1454609968> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1454609968> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: 2.724

                                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     100.0 MHz     137.4 MHz     10.000        7.276         2.724     inferred     Inferred_clkgroup_0
========================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_div_26MHZ_1MHZ|CLK_26MHZ_IN  clock_div_26MHZ_1MHZ|CLK_26MHZ_IN  |  10.000      2.724  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: clock_div_26MHZ_1MHZ|CLK_26MHZ_IN</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                Starting                                                                 Arrival          
Instance        Reference                             Type       Pin     Net             Time        Slack
                Clock                                                                                     
----------------------------------------------------------------------------------------------------------
counter[1]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[1]      0.797       2.724
counter[2]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[2]      0.797       2.756
counter[0]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1P1     Q       counter[0]      0.797       2.773
counter[4]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[4]      0.797       2.818
counter[5]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[5]      0.797       2.850
counter[3]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[3]      0.797       2.868
counter[6]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[6]      0.797       3.168
counter[8]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[8]      0.797       3.368
counter[15]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[15]     0.797       3.437
counter[7]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     Q       counter[7]      0.797       3.475
==========================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                Starting                                                                  Required          
Instance        Reference                             Type       Pin     Net              Time         Slack
                Clock                                                                                       
------------------------------------------------------------------------------------------------------------
counter[12]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       I_35             9.417        2.724
clk_out         clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1P1     D       clk_out_RNO      9.417        2.870
counter[11]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       I_32             9.417        2.901
counter[13]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       I_37             9.417        2.901
counter[14]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       I_40             9.417        2.901
counter[15]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       I_43             9.417        2.901
counter[16]     clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       I_46             9.417        2.901
counter[1]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       counter_3[1]     9.417        2.909
counter[2]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       counter_3[2]     9.417        2.909
counter[3]      clock_div_26MHZ_1MHZ|CLK_26MHZ_IN     DFN1C1     D       counter_3[3]     9.417        2.909
============================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\clock_div_26MHZ_1MHZ.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\clock_div_26MHZ_1MHZ.srs:fp:18292:19762:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      6.694
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.724

    Number of logic level(s):                4
    Starting point:                          counter[1] / Q
    Ending point:                            counter[12] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|CLK_26MHZ_IN [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|CLK_26MHZ_IN [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
counter[1]                          DFN1C1     Q        Out     0.797     0.797       -         
counter[1]                          Net        -        -       0.927     -           5         
un5_counter.I_10                    AND3       B        In      -         1.724       -         
un5_counter.I_10                    AND3       Y        Out     0.656     2.380       -         
un5_counter.U1\.DWACT_FINC_E[0]     Net        -        -       1.106     -           7         
un5_counter.I_30                    AND3       A        In      -         3.487       -         
un5_counter.I_30                    AND3       Y        Out     0.502     3.989       -         
un5_counter.U1\.DWACT_FINC_E[6]     Net        -        -       1.032     -           6         
un5_counter.I_34                    NOR2B      B        In      -         5.021       -         
un5_counter.I_34                    NOR2B      Y        Out     0.679     5.699       -         
un5_counter.N_6                     Net        -        -       0.233     -           1         
un5_counter.I_35                    XOR2       A        In      -         5.932       -         
un5_counter.I_35                    XOR2       Y        Out     0.528     6.460       -         
I_35                                Net        -        -       0.233     -           1         
counter[12]                         DFN1C1     D        In      -         6.694       -         
================================================================================================
Total path delay (propagation time + setup) of 7.276 is 3.744(51.5%) logic and 3.532(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport17>Report for cell clock_div_26MHZ_1MHZ.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2     4      1.0        4.0
              AND3    18      1.0       18.0
              AO1B     1      1.0        1.0
             AOI1B     3      1.0        3.0
              AX1C     1      1.0        1.0
               GND     1      0.0        0.0
              NOR2     4      1.0        4.0
             NOR2A     1      1.0        1.0
             NOR2B     4      1.0        4.0
             NOR3A     2      1.0        2.0
             NOR3B     1      1.0        1.0
             NOR3C     2      1.0        2.0
               VCC     1      0.0        0.0
              XOR2    16      1.0       16.0


            DFN1C1    16      1.0       16.0
            DFN1P1     2      1.0        2.0
                   -----          ----------
             TOTAL    77                75.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     1
            OUTBUF     1
                   -----
             TOTAL     3


Core Cells         : 75 of 24576 (0%)
IO Cells           : 3

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 04 11:19:28 2016

###########################################################]

</pre></samp></body></html>
