VHDL implementation of a 4-bit Synchronous Greycode Counter as a finite state machine
