Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 20:59:06 2024
| Host         : DESKTOP-HH8TCLA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task3_control_sets_placed.rpt
| Design       : task3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            8 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              88 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------+------------------+----------------+
|  rf_inst/Clk_CPU |                                 | seg_display/rstn |                1 |              2 |
|  rf_inst/Clk_CPU | rf_inst/registers[5][2]_i_1_n_0 | seg_display/rstn |                2 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers[4][2]_i_1_n_0 | seg_display/rstn |                2 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers[6][2]_i_1_n_0 | seg_display/rstn |                1 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers[0][2]_i_1_n_0 | seg_display/rstn |                1 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers[2][2]_i_1_n_0 | seg_display/rstn |                2 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers[1][2]_i_1_n_0 | seg_display/rstn |                1 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers               | seg_display/rstn |                1 |              3 |
|  rf_inst/Clk_CPU | rf_inst/registers[3][2]_i_1_n_0 | seg_display/rstn |                1 |              3 |
|  seg7_clk_BUFG   |                                 | seg_display/rstn |                9 |             35 |
|  clk_IBUF_BUFG   |                                 | seg_display/rstn |               14 |             51 |
+------------------+---------------------------------+------------------+------------------+----------------+


