-- generated by newgenasym Wed Jan 30 11:51:41 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity HOLE_MT is
    port (    
	\1\:       INOUT  STD_LOGIC);
end HOLE_MT;
