
;; Function void __tcf_2() (__tcf_2, funcdef_no=6108, decl_uid=80894, symbol_order=3645)

(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 83 [ D.83037 ])
        (mem/f/c:SI (reg/f:SI 84) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83037 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 14)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (int_list:REG_BR_PROB 2165 (nil))
 -> 14)
;;  succ:       4 [78.3%]  (FALLTHRU)
;;              6 [21.6%] 

;; basic block 4, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 83 [ D.83037 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(call_insn 11 10 14 4 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
(code_label 14 11 15 6 1 "" [1 uses])
(note 15 14 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function int printf(const char*, ...) (_ZL6printfPKcz, funcdef_no=417, decl_uid=944, symbol_order=134)

(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 86 [ __format ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:297 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __format+0 S4 A32])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (parallel [
            (set (reg:SI 87)
                (plus:SI (reg/f:SI 16 argp)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 220 {*addsi_1}
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 84 [ __local_argv ])
        (reg:SI 87)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/v/f:SI 84 [ __local_argv ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __format ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 02668200 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 11 10 12 2 (set (reg/v:SI 83 [ __retval ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 90 {*movsi_internal}
     (nil))
(insn 12 11 16 2 (set (reg:SI 85 [ <retval> ])
        (reg/v:SI 83 [ __retval ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:302 90 {*movsi_internal}
     (nil))
(insn 16 12 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 85 [ <retval> ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 90 {*movsi_internal}
     (nil))
(insn 17 16 0 2 (use (reg/i:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void __tcf_0() (__tcf_0, funcdef_no=6103, decl_uid=80872, symbol_order=3640)

(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn/j 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 032bbc80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 644 {*sibcall}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

(barrier 7 6 0)

;; Function long long unsigned int qpow(long long unsigned int, long long unsigned int) (_Z4qpowyy, funcdef_no=5705, decl_uid=72664, symbol_order=3171)

(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:DI 86 [ a ])
        (mem/c:DI (reg/f:SI 16 argp) [34 a+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v:DI 87 [ b ])
        (mem/c:DI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [34 b+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 89 {*movdi_internal}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (parallel [
            (set (reg:SI 88)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 54)
;;  succ:       4 [91.0%]  (FALLTHRU)
;;              9 [9.0%] 

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
(note 12 11 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 12 37 4 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              7 [91.0%]  (DFS_BACK)
(code_label 37 5 13 5 16 "" [1 uses])
(note 13 37 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 5 (parallel [
            (set (subreg:SI (reg:DI 89 [ D.83044 ]) 0)
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (nil))
(insn 15 14 16 5 (parallel [
            (set (subreg:SI (reg:DI 89 [ D.83044 ]) 4)
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (nil))
(insn 16 15 17 5 (parallel [
            (set (reg:SI 90)
                (ior:SI (subreg:SI (reg:DI 89 [ D.83044 ]) 4)
                    (subreg:SI (reg:DI 89 [ D.83044 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 388 {*iorsi_1}
     (nil))
(insn 17 16 18 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 18 17 19 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 27)
;;  succ:       6 [50.0%]  (FALLTHRU)
;;              7 [50.0%] 

;; basic block 6, loop depth 1, count 0, freq 4550, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [50.0%]  (FALLTHRU)
(note 19 18 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 6 (parallel [
            (set (reg:SI 91)
                (mult:SI (subreg:SI (reg/v:DI 83 [ re ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 21 20 22 6 (parallel [
            (set (reg:SI 92)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 83 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 22 21 23 6 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg:SI 91)
                    (reg:SI 92)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (nil))
(insn 23 22 24 6 (parallel [
            (set (reg/v:DI 83 [ re ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 83 [ re ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (nil))
(insn 24 23 25 6 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (subreg:SI (reg/v:DI 83 [ re ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (nil))
(insn 25 24 26 6 (set (subreg:SI (reg/v:DI 83 [ re ]) 4)
        (reg:SI 94)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 26 25 27 6 (set (reg/v:DI 83 [ re ])
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:27 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 83 [ re ])
            (reg/v:DI 86 [ a ]))
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [50.0%] 
;;              6 [100.0%]  (FALLTHRU)
(code_label 27 26 28 7 15 "" [1 uses])
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 7 (parallel [
            (set (reg:SI 95)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (nil))
(insn 30 29 31 7 (parallel [
            (set (reg:SI 96)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (nil))
(insn 31 30 32 7 (parallel [
            (set (reg:SI 97)
                (plus:SI (reg:SI 95)
                    (reg:SI 96)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (nil))
(insn 32 31 33 7 (parallel [
            (set (reg/v:DI 86 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (nil))
(insn 33 32 34 7 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 97)
                    (subreg:SI (reg/v:DI 86 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (nil))
(insn 34 33 35 7 (set (subreg:SI (reg/v:DI 86 [ a ]) 4)
        (reg:SI 98)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 35 34 36 7 (set (reg/v:DI 86 [ a ])
        (reg/v:DI 86 [ a ])) D:\LHX\7.5 contest\t1.cpp:28 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 86 [ a ])
            (reg/v:DI 86 [ a ]))
        (nil)))
(insn 36 35 38 7 (parallel [
            (set (reg/v:DI 87 [ b ])
                (lshiftrt:DI (reg/v:DI 87 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (nil))
(insn 38 36 39 7 (parallel [
            (set (reg:SI 99)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (nil))
(insn 39 38 40 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 40 39 50 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 37)
;;  succ:       5 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       7 [9.0%]  (FALLTHRU)
(note 50 40 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 51 50 52 8 (set (pc)
        (label_ref 41)) 636 {jump}
     (nil)
 -> 41)
;;  succ:       10 [100.0%] 

(barrier 52 51 54)
;; basic block 9, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
(code_label 54 52 53 9 17 "" [1 uses])
(note 53 54 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 53 41 9 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 9, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              8 [100.0%] 
(code_label 41 6 42 10 14 "" [1 uses])
(note 42 41 43 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 47 10 (set (reg:DI 85 [ <retval> ])
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:30 89 {*movdi_internal}
     (nil))
(insn 47 43 48 10 (set (reg/i:DI 0 ax)
        (reg:DI 85 [ <retval> ])) D:\LHX\7.5 contest\t1.cpp:31 89 {*movdi_internal}
     (nil))
(insn 48 47 0 10 (use (reg/i:DI 0 ax)) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_, funcdef_no=5879, decl_uid=75856, symbol_order=3371)

(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 115 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 116 [ __args#0 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __args#0+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (nil))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 117 [ D.83069 ])
                (ashiftrt:SI (reg:SI 111 [ D.83069 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 111 [ D.83069 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 17 16 18 2 (set (reg:SI 102 [ D.83070 ])
        (reg:SI 117 [ D.83069 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 102 [ D.83070 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 95)
;;  succ:       8 [50.0%] 
;;              4 [50.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (parallel [
            (set (reg/v:SI 105 [ __len ])
                (plus:SI (reg:SI 102 [ D.83070 ])
                    (reg:SI 102 [ D.83070 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 220 {*addsi_1}
     (nil))
(insn 22 21 23 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 102 [ D.83070 ])
            (reg/v:SI 105 [ __len ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 99)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 99)
;;  succ:       9 [100.0%] 
;;              5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 105 [ __len ])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 27 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 103)
;;  succ:       10 [100.0%] 
;;              6 (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (parallel [
            (set (reg:SI 104 [ D.83065 ])
                (ashift:SI (reg/v:SI 105 [ __len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (nil))
(insn 29 28 30 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ __len ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 30 29 91 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 596 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 107)
;;  succ:       7 (FALLTHRU)
;;              12 [100.0%] 

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 (FALLTHRU)
(note 91 30 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 92 91 93 7 (set (pc)
        (label_ref 31)) 636 {jump}
     (nil)
 -> 31)
;;  succ:       11 [100.0%] 

(barrier 93 92 95)
;; basic block 8, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
(code_label 95 93 94 8 31 "" [1 uses])
(note 94 95 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 94 96 8 (set (reg:SI 104 [ D.83065 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 90 {*movsi_internal}
     (nil))
(jump_insn 96 7 97 8 (set (pc)
        (label_ref 31)) 636 {jump}
     (nil)
 -> 31)
;;  succ:       11 [100.0%] 

(barrier 97 96 99)
;; basic block 9, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%] 
(code_label 99 97 98 9 32 "" [1 uses])
(note 98 99 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 98 100 9 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
(jump_insn 100 6 101 9 (set (pc)
        (label_ref 31)) 636 {jump}
     (nil)
 -> 31)
;;  succ:       11 [100.0%] 

(barrier 101 100 103)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
(code_label 103 101 102 10 33 "" [1 uses])
(note 102 103 5 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 5 102 31 10 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 90 {*movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 261, maybe hot
;; Invalid sum of incoming frequencies 900, should be 261
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              7 [100.0%] 
;;              8 [100.0%] 
;;              9 [100.0%] 
(code_label 31 5 32 11 24 "" [3 uses])
(note 32 31 33 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 11 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 104 [ D.83065 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 34 33 35 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 35 34 36 11 (set (reg/v/f:SI 91 [ __new_finish ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 36 35 37 11 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 37 36 38 11 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 38 37 39 11 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (nil))
(insn 39 38 104 11 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(jump_insn 104 39 105 11 (set (pc)
        (label_ref 40)) 636 {jump}
     (nil)
 -> 40)
;;  succ:       13 [100.0%] 

(barrier 105 104 107)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%] 
(code_label 107 105 106 12 34 "" [1 uses])
(note 106 107 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 106 9 12 (set (reg/f:SI 109 [ D.83071 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
(insn 9 8 40 12 (set (reg/v/f:SI 91 [ __new_finish ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 90 {*movsi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 261, should be 900
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              11 [100.0%] 
(code_label 40 9 41 13 25 "" [1 uses])
(note 41 40 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 13 (parallel [
            (set (reg/f:SI 87 [ D.83066 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 111 [ D.83069 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:417 220 {*addsi_1}
     (nil))
(insn 43 42 44 13 (set (reg:SI 94 [ D.83069 ])
        (mem:SI (reg/v/f:SI 116 [ __args#0 ]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (nil))
(insn 44 43 45 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 87 [ D.83066 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 45 44 46 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (int_list:REG_BR_PROB 1500 (nil))
 -> 48)
;;  succ:       14 [85.0%]  (FALLTHRU)
;;              15 [15.0%] 

;; basic block 14, loop depth 0, count 0, freq 765, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [85.0%]  (FALLTHRU)
(note 46 45 47 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 14 (set (mem:SI (reg/f:SI 87 [ D.83066 ]) [21 *_9+0 S4 A32])
        (reg:SI 94 [ D.83069 ])) 90 {*movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)

;; basic block 15, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [15.0%] 
;;              14 [100.0%]  (FALLTHRU)
(code_label 48 47 49 15 26 "" [1 uses])
(note 49 48 50 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (reg/f:SI 98 [ D.83068 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 51 50 52 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 76)
;;  succ:       16 [91.0%]  (FALLTHRU)
;;              21 [9.0%] 

;; basic block 16, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [91.0%]  (FALLTHRU)
(note 52 51 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 10 16 (set (reg:SI 92 [ ivtmp.296 ])
        (reg/f:SI 93 [ D.83068 ])) 90 {*movsi_internal}
     (nil))
(insn 10 53 64 16 (set (reg/v/f:SI 97 [ __new_finish ])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 90 {*movsi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 17, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              19 [91.0%]  (DFS_BACK)
(code_label 64 10 54 17 29 "" [1 uses])
(note 54 64 55 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 17 (set (reg:SI 95 [ D.83069 ])
        (mem:SI (reg:SI 92 [ ivtmp.296 ]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 90 {*movsi_internal}
     (nil))
(insn 56 55 57 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 97 [ __new_finish ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 57 56 58 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 596 {*jcc_1}
     (int_list:REG_BR_PROB 1500 (nil))
 -> 60)
;;  succ:       18 [85.0%]  (FALLTHRU)
;;              19 [15.0%] 

;; basic block 18, loop depth 1, count 0, freq 7735, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL)
;;  pred:       17 [85.0%]  (FALLTHRU)
(note 58 57 59 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 18 (set (mem:SI (reg/v/f:SI 97 [ __new_finish ]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 95 [ D.83069 ])) 90 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL)
;;  pred:       17 [15.0%] 
;;              18 [100.0%]  (FALLTHRU)
(code_label 60 59 61 19 28 "" [1 uses])
(note 61 60 62 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 19 (parallel [
            (set (reg/v/f:SI 97 [ __new_finish ])
                (plus:SI (reg/v/f:SI 97 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 220 {*addsi_1}
     (nil))
(insn 63 62 65 19 (parallel [
            (set (reg:SI 92 [ ivtmp.296 ])
                (plus:SI (reg:SI 92 [ ivtmp.296 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(insn 65 63 66 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 98 [ D.83068 ])
            (reg:SI 92 [ ivtmp.296 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 7 {*cmpsi_1}
     (nil))
(jump_insn 66 65 67 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 64)
;;  succ:       17 [91.0%]  (DFS_BACK)
;;              20 [9.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL)
;;  pred:       19 [9.0%]  (FALLTHRU)
(note 67 66 68 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 20 (parallel [
            (set (reg:SI 118 [ D.83066 ])
                (plus:SI (reg/f:SI 93 [ D.83068 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(insn 69 68 70 20 (parallel [
            (set (reg:SI 119 [ D.83067 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg:SI 118 [ D.83066 ])))
            (clobber (reg:CC 17 flags))
        ]) 263 {*subsi_1}
     (nil))
(insn 70 69 71 20 (parallel [
            (set (reg:SI 120 [ D.83067 ])
                (lshiftrt:SI (reg:SI 119 [ D.83067 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 529 {*lshrsi3_1}
     (expr_list:REG_EQUAL (udiv:SI (reg:SI 119 [ D.83067 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 71 70 72 20 (parallel [
            (set (reg:SI 121 [ D.83064 ])
                (plus:SI (reg:SI 120 [ D.83067 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(insn 72 71 73 20 (parallel [
            (set (reg:SI 85 [ D.83064 ])
                (ashift:SI (reg:SI 121 [ D.83064 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 496 {*ashlsi3_1}
     (nil))
(insn 73 72 74 20 (parallel [
            (set (reg/v/f:SI 113 [ __new_finish ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 85 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(insn 74 73 75 20 (parallel [
            (set (reg:SI 122 [ D.83064 ])
                (plus:SI (reg:SI 85 [ D.83064 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(insn 75 74 76 20 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 122 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              15 [9.0%] 
(code_label 76 75 77 21 27 "" [1 uses])
(note 77 76 78 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 79 78 80 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (int_list:REG_BR_PROB 2165 (nil))
 -> 83)
;;  succ:       22 [78.3%]  (FALLTHRU)
;;              23 [21.6%] 

;; basic block 22, loop depth 0, count 0, freq 705, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL)
;;  pred:       21 [78.3%]  (FALLTHRU)
(note 80 79 81 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 22 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 93 [ D.83068 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(call_insn 82 81 83 22 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 22, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              21 [21.6%] 
(code_label 83 82 84 23 30 "" [1 uses])
(note 84 83 85 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 23 (set (mem/f:SI (reg/f:SI 115 [ this ]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 90 {*movsi_internal}
     (nil))
(insn 86 85 87 23 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 109 [ D.83071 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 90 {*movsi_internal}
     (nil))
(insn 87 86 88 23 (parallel [
            (set (reg:SI 123)
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 104 [ D.83065 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 220 {*addsi_1}
     (nil))
(insn 88 87 0 23 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 123)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 90 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/v/f:SI 91 [ __new_finish ])
            (reg:SI 104 [ D.83065 ]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (_ZNSt6vectorIiSaIiEE9push_backERKi, funcdef_no=5790, decl_uid=72197, symbol_order=3279)

(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 87 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 88 [ __x ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 83 [ D.83074 ])
        (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 7 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 596 {*jcc_1}
     (int_list:REG_BR_PROB 672 (nil))
 -> 22)
;;  succ:       4 [93.3%]  (FALLTHRU)
;;              7 [6.7%] 

;; basic block 4, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [93.3%]  (FALLTHRU)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg:SI 86 [ D.83075 ])
        (mem:SI (reg/v/f:SI 88 [ __x ]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 90 {*movsi_internal}
     (nil))
(insn 12 11 13 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 13 12 14 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 596 {*jcc_1}
     (int_list:REG_BR_PROB 1014 (nil))
 -> 16)
;;  succ:       5 [89.9%]  (FALLTHRU)
;;              6 [10.1%] 

;; basic block 5, loop depth 0, count 0, freq 8382, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [89.9%]  (FALLTHRU)
(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 5 (set (mem:SI (reg/f:SI 83 [ D.83074 ]) [21 *_4+0 S4 A32])
        (reg:SI 86 [ D.83075 ])) 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [10.1%] 
(code_label 16 15 17 6 49 "" [1 uses])
(note 17 16 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 6 (parallel [
            (set (reg:SI 89)
                (plus:SI (reg/f:SI 83 [ D.83074 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 220 {*addsi_1}
     (nil))
(insn 19 18 20 6 (set (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg:SI 89)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 90 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 83 [ D.83074 ])
            (const_int 4 [0x4]))
        (nil)))
(jump_insn 20 19 21 6 (set (pc)
        (label_ref:SI 31)) 636 {jump}
     (nil)
 -> 31)
;;  succ:       9 [100.0%] 

(barrier 21 20 22)
;; basic block 7, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [6.7%] 
(code_label 22 21 23 7 48 "" [1 uses])
(note 23 22 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 7 (set (mem:SI (reg/f:SI 16 argp) [0  S4 A32])
        (reg/v/f:SI 88 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (nil))
(insn 25 24 26 7 (set (reg:SI 2 cx)
        (reg/f:SI 87 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 90 {*movsi_internal}
     (nil))
(call_insn/j 26 25 28 7 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 647 {*sibcall_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 16 argp) [0  S4 A32]))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

(barrier 28 26 31)
;; basic block 9, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%] 
(code_label 31 28 32 9 47 "" [1 uses])
(note 32 31 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E, funcdef_no=5921, decl_uid=70302, symbol_order=3414)

(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 85 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ __x ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 12)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 12)
;;  succ:       5 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [9.0%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 10 9 11 4 (set (pc)
        (label_ref 31)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 636 {jump}
     (nil)
 -> 31)
;;  succ:       8 [100.0%] 

(barrier 11 10 12)
;; basic block 5, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [91.0%] 
(code_label 12 11 13 5 57 "" [1 uses])
(note 13 12 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              6 [91.0%]  (DFS_BACK)
(code_label 24 13 14 6 58 "" [1 uses])
(note 14 24 15 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 6 (set (reg/f:SI 87)
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(insn 16 15 17 6 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 87)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(insn 17 16 18 6 (set (reg:SI 2 cx)
        (reg/f:SI 85 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 90 {*movsi_internal}
     (nil))
(call_insn 18 17 19 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 646 {*call_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 19 18 20 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 20 19 21 6 (set (reg/v/f:SI 84 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 21 20 22 6 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 86 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(call_insn 22 21 23 6 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 23 22 25 6 (set (reg/v/f:SI 86 [ __x ])
        (reg/v/f:SI 84 [ __x ])) 90 {*movsi_internal}
     (nil))
(insn 25 23 26 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 84 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 30 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 24)
;;  succ:       6 [91.0%]  (DFS_BACK)
;;              7 [9.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [9.0%]  (FALLTHRU)
(note 30 26 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       8 [100.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%] 
;;              7 [100.0%]  (FALLTHRU)
(code_label 31 30 32 8 56 "" [1 uses])
(note 32 31 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void __tcf_1() (__tcf_1, funcdef_no=6107, decl_uid=80892, symbol_order=3644)

(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) 90 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 85)
        (mem/f/c:SI (plus:SI (reg/f:SI 84)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 85)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 90 {*movsi_internal}
     (nil))
(call_insn 9 8 10 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 646 {*call_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 10 9 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_, funcdef_no=5998, decl_uid=70242, symbol_order=3498)

(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 93 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 94 [ __k ])
        (mem/f/c:SI (reg/f:SI 16 argp) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 16 argp) [6 __k+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 86 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 86 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 20)
;;  succ:       5 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [9.0%]  (FALLTHRU)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (parallel [
            (set (reg/f:SI 86 [ __j ])
                (plus:SI (reg/f:SI 93 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 220 {*addsi_1}
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref 47)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 636 {jump}
     (nil)
 -> 47)
;;  succ:       15 [100.0%] 

(barrier 19 18 20)
;; basic block 5, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [91.0%] 
(code_label 20 19 21 5 66 "" [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 91 5 (set (reg:DI 87 [ D.83085 ])
        (mem:DI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(jump_insn 91 22 92 5 (set (pc)
        (label_ref 41)) 636 {jump}
     (nil)
 -> 41)
;;  succ:       7 [100.0%] 

(barrier 92 91 94)
;; basic block 6, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (DFS_BACK)
(code_label 94 92 93 6 77 "" [1 uses])
(note 93 94 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 93 41 6 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 84 [ __j ])) 90 {*movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%] 
(code_label 41 5 23 7 71 "" [1 uses])
(note 23 41 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 7 (set (reg:DI 89 [ D.83085 ])
        (mem:DI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 25 24 26 7 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 26 25 99 7 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;;  succ:       12 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)

;; basic block 8, loop depth 1, count 0, freq 4550, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
(note 99 26 27 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 27 99 28 8 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 28 27 100 8 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 105)
;;  succ:       11 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 2275, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
(note 100 28 29 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 29 100 30 9 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 0)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 101 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;;  succ:       12 [50.0%] 
;;              10 [50.0%]  (FALLTHRU)

;; basic block 10, loop depth 1, count 0, freq 1138, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
(note 101 30 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       11 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 1, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 3413, should be 4550
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              8 [50.0%] 
(code_label 105 101 32 11 79 "" [1 uses])
(note 32 105 33 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 6 11 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 6 33 34 11 (set (reg/v:QI 83 [ __comp ])
        (const_int 1 [0x1])) 93 {*movqi_internal}
     (nil))
(jump_insn 34 6 35 11 (set (pc)
        (label_ref 39)) 636 {jump}
     (nil)
 -> 39)
;;  succ:       13 [100.0%] 

(barrier 35 34 36)
;; basic block 12, loop depth 1, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 5688, should be 4550
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%] 
;;              9 [50.0%] 
(code_label 36 35 37 12 68 "" [2 uses])
(note 37 36 38 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 7 12 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 7 38 39 12 (set (reg/v:QI 83 [ __comp ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 93 {*movqi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%] 
;;              12 [100.0%]  (FALLTHRU)
(code_label 39 7 40 13 70 "" [1 uses])
(note 40 39 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 42 40 43 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 84 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 43 42 44 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 94)
;;  succ:       6 [91.0%]  (DFS_BACK)
;;              14 [9.0%]  (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%]  (FALLTHRU)
(note 44 43 45 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 83 [ __comp ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 46 45 47 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 596 {*jcc_1}
     (int_list:REG_BR_PROB 5495 (nil))
 -> 98)
;;  succ:       15 [45.0%]  (FALLTHRU)
;;              18 [55.0%] 

;; basic block 15, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [45.0%]  (FALLTHRU)
;;              4 [100.0%] 
(code_label 47 46 48 15 67 "" [1 uses])
(note 48 47 49 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 15 (set (reg/f:SI 85 [ D.83084 ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 50 49 51 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 85 [ D.83084 ])
            (reg/f:SI 86 [ __j ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 7 {*cmpsi_1}
     (nil))
(jump_insn 51 50 52 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 596 {*jcc_1}
     (int_list:REG_BR_PROB 8986 (nil))
 -> 57)
;;  succ:       16 [10.1%]  (FALLTHRU)
;;              17 [89.9%] 

;; basic block 16, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [10.1%]  (FALLTHRU)
(note 52 51 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 16 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (nil))
(insn 54 53 55 16 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (reg/f:SI 85 [ D.83084 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 90 {*movsi_internal}
     (nil))
(jump_insn 55 54 56 16 (set (pc)
        (label_ref 82)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 636 {jump}
     (nil)
 -> 82)
;;  succ:       25 [100.0%] 

(barrier 56 55 57)
;; basic block 17, loop depth 0, count 0, freq 404, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [89.9%] 
(code_label 57 56 58 17 73 "" [1 uses])
(note 58 57 59 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 17 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 60 59 61 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 61 60 62 17 (set (reg/f:SI 88 [ __j ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(insn 62 61 63 17 (set (reg:DI 87 [ D.83085 ])
        (mem:DI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 63 62 9 17 (set (reg:DI 89 [ D.83085 ])
        (mem:DI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 9 63 10 17 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(insn 10 9 95 17 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 88 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(jump_insn 95 10 96 17 (set (pc)
        (label_ref 64)) 636 {jump}
     (nil)
 -> 64)
;;  succ:       19 [100.0%] 

(barrier 96 95 98)
;; basic block 18, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [55.0%] 
(code_label 98 96 97 18 78 "" [1 uses])
(note 97 98 8 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 8 97 64 18 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) 90 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              17 [100.0%] 
(code_label 64 8 65 19 72 "" [1 uses])
(note 65 64 66 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 19 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (nil))
(jump_insn 67 66 102 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;;  succ:       24 [50.0%] 
;;              20 [50.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [50.0%]  (FALLTHRU)
(note 102 67 68 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 68 102 69 20 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (nil))
(jump_insn 69 68 103 20 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 106)
;;  succ:       23 [50.0%] 
;;              21 [50.0%]  (FALLTHRU)

;; basic block 21, loop depth 0, count 0, freq 214, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [50.0%]  (FALLTHRU)
(note 103 69 70 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 70 103 71 21 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 0)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 7 {*cmpsi_1}
     (nil))
(jump_insn 71 70 104 21 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;;  succ:       24 [50.0%] 
;;              22 [50.0%]  (FALLTHRU)

;; basic block 22, loop depth 0, count 0, freq 107, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
(note 104 71 106 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       23 [100.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 333, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              20 [50.0%] 
(code_label 106 104 73 23 80 "" [1 uses])
(note 73 106 74 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 23 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (nil))
(insn 75 74 76 23 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (reg/f:SI 90 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 90 {*movsi_internal}
     (nil))
(jump_insn 76 75 77 23 (set (pc)
        (label_ref 82)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 636 {jump}
     (nil)
 -> 82)
;;  succ:       25 [100.0%] 

(barrier 77 76 78)
;; basic block 24, loop depth 0, count 0, freq 521, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL)
;;  pred:       19 [50.0%] 
;;              21 [50.0%] 
(code_label 78 77 79 24 75 "" [2 uses])
(note 79 78 80 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 24 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (nil))
(insn 81 80 82 24 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 90 {*movsi_internal}
     (nil))
;;  succ:       25 [100.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 24, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 [100.0%] 
;;              23 [100.0%] 
;;              24 [100.0%]  (FALLTHRU)
(code_label 82 81 83 25 74 "" [2 uses])
(note 83 82 84 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 88 25 (set (reg:DI 92 [ <retval> ])
        (reg:DI 91 [ D.81357 ])) 89 {*movdi_internal}
     (nil))
(insn 88 84 89 25 (set (reg/i:DI 0 ax)
        (reg:DI 92 [ <retval> ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 89 {*movdi_internal}
     (nil))
(insn 89 88 0 25 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_, funcdef_no=5939, decl_uid=70248, symbol_order=3443)

(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:SI 101 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 102 [ __position ])
        (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 16 argp) [36 __position+0 S4 A32])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 103 [ __k ])
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 90 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/f:SI 96 [ D.83093 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:270 90 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:SI 104 [ D.83088 ])
                (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 220 {*addsi_1}
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 96 [ D.83093 ])
            (reg:SI 104 [ D.83088 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 7 {*cmpsi_1}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 596 {*jcc_1}
     (int_list:REG_BR_PROB 8500 (nil))
 -> 28)
;;  succ:       4 [15.0%]  (FALLTHRU)
;;              10 [85.0%] 

;; basic block 4, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [15.0%]  (FALLTHRU)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              23 [50.0%] 

;; basic block 5, loop depth 0, count 0, freq 750, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:SI 85 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 90 {*movsi_internal}
     (nil))
(insn 17 16 18 5 (set (reg:DI 105)
        (mem:DI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 89 {*movdi_internal}
     (nil))
(insn 18 17 19 5 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 4)
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (nil))
(jump_insn 19 18 146 5 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       39 [50.0%] 
;;              6 [50.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
(note 146 19 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 146 21 6 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 4)
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (nil))
(jump_insn 21 20 147 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
(note 147 21 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 22 147 23 7 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 0)
            (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 7 {*cmpsi_1}
     (nil))
(jump_insn 23 22 148 7 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       39 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 94, maybe hot
;;  prev block 7, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
(note 148 23 25 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 148 26 8 (set (pc)
        (label_ref 74)) 636 {jump}
     (nil)
 -> 74)
;;  succ:       23 [100.0%] 

(barrier 26 25 28)
;; basic block 10, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 8, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%] 
(code_label 28 26 29 10 89 "" [1 uses])
(note 29 28 30 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 10 (set (reg:DI 88 [ D.83091 ])
        (mem:DI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 31 30 32 10 (set (reg:DI 89 [ D.83091 ])
        (mem:DI (plus:SI (reg/f:SI 96 [ D.83093 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 32 31 33 10 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 33 32 149 10 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 83)
;;  succ:       24 [50.0%] 
;;              11 [50.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 4250, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
(note 149 33 34 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 34 149 35 11 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 35 34 150 11 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 161)
;;  succ:       14 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
(note 150 35 36 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 36 150 37 12 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 7 {*cmpsi_1}
     (nil))
(jump_insn 37 36 151 12 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 83)
;;  succ:       24 [50.0%] 
;;              13 [50.0%]  (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 1063, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
(note 151 37 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 3188, should be 4250
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              11 [50.0%] 
(code_label 161 151 39 14 104 "" [1 uses])
(note 39 161 40 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 14 (set (reg/f:SI 90 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 90 {*movsi_internal}
     (nil))
(insn 41 40 42 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 90 [ D.83090 ])
            (reg/f:SI 96 [ D.83093 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 7 {*cmpsi_1}
     (nil))
(jump_insn 42 41 43 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 596 {*jcc_1}
     (int_list:REG_BR_PROB 8986 (nil))
 -> 48)
;;  succ:       15 [10.1%]  (FALLTHRU)
;;              16 [89.9%] 

;; basic block 15, loop depth 0, count 0, freq 431, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [10.1%]  (FALLTHRU)
(note 43 42 44 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 15 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 90 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (nil))
(insn 45 44 46 15 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 90 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 90 {*movsi_internal}
     (nil))
(jump_insn 46 45 47 15 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 47 46 48)
;; basic block 16, loop depth 0, count 0, freq 3819, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [89.9%] 
(code_label 48 47 49 16 95 "" [1 uses])
(note 49 48 50 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 16 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(call_insn/i 51 50 52 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 16 (set (reg/f:SI 97 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 90 {*movsi_internal}
     (nil))
(insn 53 52 54 16 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (nil))
(jump_insn 54 53 152 16 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              17 [50.0%]  (FALLTHRU)

;; basic block 17, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
(note 152 54 55 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 55 152 56 17 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (nil))
(jump_insn 56 55 153 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 162)
;;  succ:       20 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)

;; basic block 18, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
(note 153 56 57 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 57 153 58 18 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 7 {*cmpsi_1}
     (nil))
(jump_insn 58 57 154 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
(note 154 58 162 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;  succ:       20 [100.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 3028, maybe hot
;; Invalid sum of incoming frequencies 1433, should be 3028
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              17 [50.0%] 
(code_label 162 154 60 20 105 "" [1 uses])
(note 60 162 61 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 62 61 63 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 596 {*jcc_1}
     (int_list:REG_BR_PROB 8500 (nil))
 -> 68)
;;  succ:       21 [15.0%]  (FALLTHRU)
;;              22 [85.0%] 

;; basic block 21, loop depth 0, count 0, freq 454, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [15.0%]  (FALLTHRU)
(note 63 62 64 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 21 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (nil))
(insn 65 64 66 21 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 97 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 90 {*movsi_internal}
     (nil))
(jump_insn 66 65 67 21 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 67 66 68)
;; basic block 22, loop depth 0, count 0, freq 2574, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [85.0%] 
(code_label 68 67 69 22 98 "" [1 uses])
(note 69 68 70 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 22 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 90 {*movsi_internal}
     (nil))
(insn 71 70 72 22 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 90 {*movsi_internal}
     (nil))
(jump_insn 72 71 73 22 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 73 72 74)
;; basic block 23, loop depth 0, count 0, freq 2311, maybe hot
;; Invalid sum of incoming frequencies 4614, should be 2311
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL)
;;  pred:       8 [100.0%] 
;;              4 [50.0%] 
;;              16 [50.0%] 
;;              18 [50.0%] 
;;              30 [50.0%] 
;;              32 [50.0%] 
;;              6 [50.0%] 
(code_label 74 73 75 23 90 "" [7 uses])
(note 75 74 76 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 23 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v/f:SI 103 [ __k ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (nil))
(insn 77 76 78 23 (set (reg:SI 2 cx)
        (reg/f:SI 101 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 90 {*movsi_internal}
     (nil))
(call_insn 78 77 79 23 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 653 {*call_value_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 79 78 80 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 80 79 81 23 (set (reg:DI 99 [ D.81243 ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 89 {*movdi_internal}
     (nil))
(jump_insn 81 80 82 23 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 82 81 83)
;; basic block 24, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 5313, should be 4250
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;;              12 [50.0%] 
(code_label 83 82 84 24 93 "" [2 uses])
(note 84 83 85 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 24 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (nil))
(jump_insn 86 85 155 24 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 127)
;;  succ:       37 [50.0%] 
;;              25 [50.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
(note 155 86 87 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 87 155 88 25 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (nil))
(jump_insn 88 87 156 25 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 163)
;;  succ:       28 [50.0%] 
;;              26 [50.0%]  (FALLTHRU)

;; basic block 26, loop depth 0, count 0, freq 1063, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%]  (FALLTHRU)
(note 156 88 89 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 89 156 90 26 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 7 {*cmpsi_1}
     (nil))
(jump_insn 90 89 157 26 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 127)
;;  succ:       37 [50.0%] 
;;              27 [50.0%]  (FALLTHRU)

;; basic block 27, loop depth 0, count 0, freq 532, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%]  (FALLTHRU)
(note 157 90 163 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;  succ:       28 [100.0%]  (FALLTHRU)

;; basic block 28, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 1595, should be 2125
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              25 [50.0%] 
(code_label 163 157 92 28 106 "" [1 uses])
(note 92 163 93 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 28 (set (reg/f:SI 93 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 90 {*movsi_internal}
     (nil))
(insn 94 93 95 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83090 ])
            (reg/f:SI 96 [ D.83093 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 7 {*cmpsi_1}
     (nil))
(jump_insn 95 94 96 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 596 {*jcc_1}
     (int_list:REG_BR_PROB 8986 (nil))
 -> 101)
;;  succ:       29 [10.1%]  (FALLTHRU)
;;              30 [89.9%] 

;; basic block 29, loop depth 0, count 0, freq 215, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL)
;;  pred:       28 [10.1%]  (FALLTHRU)
(note 96 95 97 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 29 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 90 {*movsi_internal}
     (nil))
(insn 98 97 99 29 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 93 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 90 {*movsi_internal}
     (nil))
(jump_insn 99 98 100 29 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 100 99 101)
;; basic block 30, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [89.9%] 
(code_label 101 100 102 30 101 "" [1 uses])
(note 102 101 103 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 30 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (nil))
(call_insn/i 104 103 105 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 105 104 106 30 (set (reg/f:SI 98 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 90 {*movsi_internal}
     (nil))
(insn 106 105 107 30 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (nil))
(jump_insn 107 106 158 30 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              31 [50.0%]  (FALLTHRU)

;; basic block 31, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%]  (FALLTHRU)
(note 158 107 108 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 108 158 109 31 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (nil))
(jump_insn 109 108 159 31 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 164)
;;  succ:       34 [50.0%] 
;;              32 [50.0%]  (FALLTHRU)

;; basic block 32, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%]  (FALLTHRU)
(note 159 109 110 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 110 159 111 32 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 7 {*cmpsi_1}
     (nil))
(jump_insn 111 110 160 32 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              33 [50.0%]  (FALLTHRU)

;; basic block 33, loop depth 0, count 0, freq 239, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 [50.0%]  (FALLTHRU)
(note 160 111 164 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;  succ:       34 [100.0%]  (FALLTHRU)

;; basic block 34, loop depth 0, count 0, freq 1514, maybe hot
;; Invalid sum of incoming frequencies 717, should be 1514
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              31 [50.0%] 
(code_label 164 160 113 34 107 "" [1 uses])
(note 113 164 114 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 96 [ D.83093 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 115 114 116 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 596 {*jcc_1}
     (int_list:REG_BR_PROB 8500 (nil))
 -> 121)
;;  succ:       35 [15.0%]  (FALLTHRU)
;;              36 [85.0%] 

;; basic block 35, loop depth 0, count 0, freq 227, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL)
;;  pred:       34 [15.0%]  (FALLTHRU)
(note 116 115 117 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 35 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (nil))
(insn 118 117 119 35 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 90 {*movsi_internal}
     (nil))
(jump_insn 119 118 120 35 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 120 119 121)
;; basic block 36, loop depth 0, count 0, freq 1287, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL)
;;  pred:       34 [85.0%] 
(code_label 121 120 122 36 103 "" [1 uses])
(note 122 121 123 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 124 36 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 90 {*movsi_internal}
     (nil))
(insn 124 123 125 36 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 90 {*movsi_internal}
     (nil))
(jump_insn 125 124 126 36 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 126 125 127)
;; basic block 37, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 2657, should be 2125
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL)
;;  pred:       24 [50.0%] 
;;              26 [50.0%] 
(code_label 127 126 128 37 99 "" [2 uses])
(note 128 127 129 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 37 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (nil))
(insn 130 129 131 37 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 90 {*movsi_internal}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)

;; basic block 38, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL)
;;  pred:       39 [100.0%] 
;;              23 [100.0%] 
;;              21 [100.0%] 
;;              35 [100.0%] 
;;              37 [100.0%]  (FALLTHRU)
;;              29 [100.0%] 
;;              22 [100.0%] 
;;              36 [100.0%] 
;;              15 [100.0%] 
(code_label 131 130 132 38 96 "" [8 uses])
(note 132 131 133 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 38 (set (reg:DI 100 [ <retval> ])
        (reg:DI 99 [ D.81243 ])) 89 {*movdi_internal}
     (nil))
(jump_insn 134 133 135 38 (set (pc)
        (label_ref 142)) 636 {jump}
     (nil)
 -> 142)
;;  succ:       40 [100.0%] 

(barrier 135 134 136)
;; basic block 39, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [50.0%] 
;;              7 [50.0%] 
(code_label 136 135 137 39 91 "" [2 uses])
(note 137 136 138 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 39 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (nil))
(insn 139 138 140 39 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 85 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 90 {*movsi_internal}
     (nil))
(jump_insn 140 139 141 39 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 636 {jump}
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 141 140 142)
;; basic block 40, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 39, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       38 [100.0%] 
(code_label 142 141 145 40 88 "" [1 uses])
(note 145 142 143 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 143 145 144 40 (set (reg/i:DI 0 ax)
        (reg:DI 100 [ <retval> ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 89 {*movdi_internal}
     (nil))
(insn 144 143 0 40 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function int main() (main, funcdef_no=5706, decl_uid=72670, symbol_order=3172) (executed once)

(note 1 0 51 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 51 1 851 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 851 51 2 2 (set (reg:SI 426)
        (reg:SI 2 cx)) 90 {*movsi_internal}
     (nil))
(note 2 851 3 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 3 2 53 2 (call (mem:QI (symbol_ref:SI ("__main") [flags 0x43]) [0  S1 A8])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:32 641 {*call}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (nil))
(call_insn 53 3 54 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 54 53 55 2 (set (reg:SI 149 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 55 54 56 2 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 149 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 56 55 57 2 (parallel [
            (set (reg:QI 261 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 149 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (nil))
(insn 57 56 58 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 261 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (nil))
(jump_insn 58 57 59 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 780)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 780)
;;  succ:       4 [91.0%]  (FALLTHRU)
;;              145 [9.0%] 

;; basic block 4, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
(note 59 58 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 59 69 4 (set (reg/v:DI 164 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 89 {*movdi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              7 [91.0%]  (DFS_BACK)
(code_label 69 4 60 5 117 "" [1 uses])
(note 60 69 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(jump_insn 62 61 63 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) D:\LHX\7.5 contest\t1.cpp:13 596 {*jcc_1}
     (int_list:REG_BR_PROB 7200 (nil))
 -> 64)
;;  succ:       6 [28.0%]  (FALLTHRU)
;;              7 [72.0%] 

;; basic block 6, loop depth 1, count 0, freq 26, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [28.0%]  (FALLTHRU)
(note 63 62 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 63 64 6 (set (reg/v:DI 164 [ flag ])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [72.0%] 
;;              6 [100.0%]  (FALLTHRU)
(code_label 64 5 65 7 116 "" [1 uses])
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(call_insn 66 65 67 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 67 66 68 7 (set (reg:SI 150 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (nil))
(insn 68 67 70 7 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 150 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 70 68 71 7 (parallel [
            (set (reg:QI 262 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 150 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (nil))
(insn 71 70 72 7 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 262 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (nil))
(jump_insn 72 71 75 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 69)
;;  succ:       5 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       7 [9.0%]  (FALLTHRU)
(note 75 72 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 73 75 74 8 (set (pc)
        (label_ref 748)) D:\LHX\7.5 contest\t1.cpp:12 636 {jump}
     (nil)
 -> 748)
;;  succ:       146 [100.0%] 

(barrier 74 73 88)
;; basic block 9, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       146 [100.0%] 
;;              9 [91.0%]  (DFS_BACK)
(code_label 88 74 76 9 118 "" [2 uses])
(note 76 88 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 9 (parallel [
            (set (reg:DI 263 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (nil))
(insn 78 77 79 9 (parallel [
            (set (reg:DI 264 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (nil))
(insn 79 78 80 9 (parallel [
            (set (reg:DI 265 [ D.83229 ])
                (plus:DI (reg:DI 263 [ D.83229 ])
                    (reg:DI 264 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (nil))
(insn 80 79 81 9 (clobber (reg:DI 266 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 81 80 82 9 (set (reg:SI 267)
        (sign_extend:SI (reg/v:QI 151 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (nil))
(insn 82 81 83 9 (parallel [
            (set (reg:DI 266 [ D.83229 ])
                (sign_extend:DI (reg:SI 267)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (nil))
(insn 83 82 84 9 (parallel [
            (set (reg:DI 158 [ D.83229 ])
                (plus:DI (reg:DI 265 [ D.83229 ])
                    (reg:DI 266 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (nil))
(insn 84 83 85 9 (parallel [
            (set (reg/v:DI 159 [ re ])
                (plus:DI (reg:DI 158 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (nil))
(call_insn 85 84 86 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 86 85 87 9 (set (reg:SI 160 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 87 86 89 9 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 160 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 89 87 90 9 (parallel [
            (set (reg:QI 268 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 160 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (nil))
(insn 90 89 91 9 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 268 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 88)
;;  succ:       9 [91.0%]  (DFS_BACK)
;;              10 [9.0%]  (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 [9.0%]  (FALLTHRU)
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (parallel [
            (set (reg:SI 269)
                (mult:SI (subreg:SI (reg/v:DI 164 [ flag ]) 4)
                    (subreg:SI (reg/v:DI 159 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (nil))
(insn 94 93 95 10 (parallel [
            (set (reg:SI 270)
                (mult:SI (subreg:SI (reg/v:DI 159 [ re ]) 4)
                    (subreg:SI (reg/v:DI 164 [ flag ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (nil))
(insn 95 94 96 10 (parallel [
            (set (reg:SI 271)
                (plus:SI (reg:SI 269)
                    (reg:SI 270)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (nil))
(insn 96 95 97 10 (parallel [
            (set (reg:DI 272 [ D.83229 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 164 [ flag ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 159 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (nil))
(insn 97 96 98 10 (parallel [
            (set (reg:SI 273)
                (plus:SI (reg:SI 271)
                    (subreg:SI (reg:DI 272 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (nil))
(insn 98 97 99 10 (set (subreg:SI (reg:DI 272 [ D.83229 ]) 4)
        (reg:SI 273)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (nil))
(insn 99 98 100 10 (set (reg:DI 272 [ D.83229 ])
        (reg:DI 272 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:17 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 164 [ flag ])
            (reg/v:DI 159 [ re ]))
        (nil)))
(insn 100 99 101 10 (set (reg:SI 85 [ D.83218 ])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (nil))
(insn 101 100 102 10 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (reg:SI 85 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:37 90 {*movsi_internal}
     (nil))
(insn 102 101 103 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 85 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 103 102 781 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 756)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (int_list:REG_BR_PROB 100 (nil))
 -> 756)
;;  succ:       11 [99.0%]  (FALLTHRU)
;;              149 [1.0%] 

;; basic block 11, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [99.0%]  (FALLTHRU)
(note 781 103 7 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 7 781 156 11 (set (reg/v:SI 87 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              19 [99.0%]  (DFS_BACK)
(code_label 156 7 104 12 124 "" [1 uses])
(note 104 156 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 105 104 106 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 648 {*call_value}
     (nil)
    (nil))
(insn 106 105 107 12 (set (reg:SI 84 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 90 {*movsi_internal}
     (nil))
(insn 107 106 108 12 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 84 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 93 {*movqi_internal}
     (nil))
(insn 108 107 109 12 (parallel [
            (set (reg:QI 274 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 84 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (nil))
(insn 109 108 110 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 274 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (nil))
(jump_insn 110 109 111 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 783)
;;  succ:       13 [91.0%]  (FALLTHRU)
;;              147 [9.0%] 

;; basic block 13, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [91.0%]  (FALLTHRU)
(note 111 110 8 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 8 111 121 13 (set (reg/v:DI 180 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 89 {*movdi_internal}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 14, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              16 [91.0%]  (DFS_BACK)
(code_label 121 8 112 14 122 "" [1 uses])
(note 112 121 113 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 5 {*cmpqi_1}
     (nil))
(jump_insn 114 113 115 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) D:\LHX\7.5 contest\t1.cpp:13 596 {*jcc_1}
     (int_list:REG_BR_PROB 7200 (nil))
 -> 116)
;;  succ:       15 [28.0%]  (FALLTHRU)
;;              16 [72.0%] 

;; basic block 15, loop depth 2, count 0, freq 2548, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [28.0%]  (FALLTHRU)
(note 115 114 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 115 116 15 (set (reg/v:DI 180 [ flag ])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)

;; basic block 16, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [72.0%] 
;;              15 [100.0%]  (FALLTHRU)
(code_label 116 9 117 16 121 "" [1 uses])
(note 117 116 118 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(call_insn 118 117 119 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 648 {*call_value}
     (nil)
    (nil))
(insn 119 118 120 16 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 90 {*movsi_internal}
     (nil))
(insn 120 119 122 16 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 93 {*movqi_internal}
     (nil))
(insn 122 120 123 16 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 224 {*addqi_1}
     (nil))
(insn 123 122 124 16 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 5 {*cmpqi_1}
     (nil))
(jump_insn 124 123 127 16 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 121)
;;  succ:       14 [91.0%]  (DFS_BACK)
;;              17 [9.0%]  (FALLTHRU)

;; basic block 17, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 [9.0%]  (FALLTHRU)
(note 127 124 125 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 125 127 126 17 (set (pc)
        (label_ref 752)) D:\LHX\7.5 contest\t1.cpp:12 636 {jump}
     (nil)
 -> 752)
;;  succ:       148 [100.0%] 

(barrier 126 125 140)
;; basic block 18, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL)
;;  pred:       148 [100.0%] 
;;              18 [91.0%]  (DFS_BACK)
(code_label 140 126 128 18 123 "" [2 uses])
(note 128 140 129 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 18 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (nil))
(insn 130 129 131 18 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 488 {*ashldi3_doubleword}
     (nil))
(insn 131 130 132 18 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (nil))
(insn 132 131 133 18 (clobber (reg:DI 279 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 133 132 134 18 (set (reg:SI 280)
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 148 {extendqisi2}
     (nil))
(insn 134 133 135 18 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 143 {extendsidi2_1}
     (nil))
(insn 135 134 136 18 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (nil))
(insn 136 135 137 18 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 215 {*adddi3_doubleword}
     (nil))
(call_insn 137 136 138 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 648 {*call_value}
     (nil)
    (nil))
(insn 138 137 139 18 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 90 {*movsi_internal}
     (nil))
(insn 139 138 141 18 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 93 {*movqi_internal}
     (nil))
(insn 141 139 142 18 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 224 {*addqi_1}
     (nil))
(insn 142 141 143 18 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 5 {*cmpqi_1}
     (nil))
(jump_insn 143 142 144 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 140)
;;  succ:       18 [91.0%]  (DFS_BACK)
;;              19 [9.0%]  (FALLTHRU)

;; basic block 19, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL)
;;  pred:       18 [9.0%]  (FALLTHRU)
(note 144 143 145 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 19 (set (reg/f:SI 282)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 146 145 147 19 (parallel [
            (set (reg:SI 283)
                (mult:SI (subreg:SI (reg/v:DI 180 [ flag ]) 4)
                    (subreg:SI (reg/v:DI 175 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (nil))
(insn 147 146 148 19 (parallel [
            (set (reg:SI 284)
                (mult:SI (subreg:SI (reg/v:DI 175 [ re ]) 4)
                    (subreg:SI (reg/v:DI 180 [ flag ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 306 {*mulsi3_1}
     (nil))
(insn 148 147 149 19 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 283)
                    (reg:SI 284)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (nil))
(insn 149 148 150 19 (parallel [
            (set (reg:DI 286 [ D.83229 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 180 [ flag ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 175 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 323 {*umulsidi3_1}
     (nil))
(insn 150 149 151 19 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 285)
                    (subreg:SI (reg:DI 286 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 220 {*addsi_1}
     (nil))
(insn 151 150 152 19 (set (subreg:SI (reg:DI 286 [ D.83229 ]) 4)
        (reg:SI 287)) D:\LHX\7.5 contest\t1.cpp:17 90 {*movsi_internal}
     (nil))
(insn 152 151 153 19 (set (reg:DI 286 [ D.83229 ])
        (reg:DI 286 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:17 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 180 [ flag ])
            (reg/v:DI 175 [ re ]))
        (nil)))
(insn 153 152 154 19 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 87 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 282)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 286 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 154 153 155 19 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 220 {*addsi_1}
     (nil))
(insn 155 154 157 19 (set (reg/v:SI 247 [ i ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
(insn 157 155 158 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 247 [ i ])
            (reg/v:SI 87 [ i ]))) D:\LHX\7.5 contest\t1.cpp:38 7 {*cmpsi_1}
     (nil))
(jump_insn 158 157 159 19 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 596 {*jcc_1}
     (int_list:REG_BR_PROB 9900 (nil))
 -> 156)
;;  succ:       12 [99.0%]  (DFS_BACK)
;;              20 [1.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [1.0%]  (FALLTHRU)
(note 159 158 11 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 11 159 160 20 (set (reg/v:SI 251 [ i ])
        (reg/v:SI 247 [ i ])) 90 {*movsi_internal}
     (nil))
(insn 160 11 161 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 251 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 161 160 162 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (int_list:REG_BR_PROB 100 (nil))
 -> 210)
;;  succ:       21 [99.0%]  (FALLTHRU)
;;              25 [1.0%] 

;; basic block 21, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [99.0%]  (FALLTHRU)
(note 162 161 163 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 12 21 (parallel [
            (set (reg:SI 240 [ D.83218 ])
                (plus:SI (reg/v:SI 251 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 220 {*addsi_1}
     (nil))
(insn 12 163 184 21 (set (reg/v:SI 94 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:39 90 {*movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)

;; basic block 22, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL)
;;  pred:       21 [100.0%]  (FALLTHRU)
;;              22 [99.0%]  (DFS_BACK)
(code_label 184 12 164 22 126 "" [1 uses])
(note 164 184 165 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 22 (set (reg:SI 95 [ D.83219 ])
        (reg/v:SI 94 [ i ])) 90 {*movsi_internal}
     (nil))
(insn 166 165 167 22 (set (reg/f:SI 288)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 167 166 168 22 (set (reg/f:SI 289)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 168 167 169 22 (set (reg:SI 291)
        (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 289)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 169 168 170 22 (parallel [
            (set (reg:DI 290 [ D.83220 ])
                (sign_extend:DI (reg:SI 291)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:40 143 {extendsidi2_1}
     (nil))
(insn 170 169 171 22 (set (reg/f:SI 292)
        (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                (const_int -8 [0xfffffffffffffff8])))) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 171 170 172 22 (set (reg:SI 294)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 292))
                (const_int 4 [0x4])) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 172 171 173 22 (parallel [
            (set (reg:SI 293)
                (mult:SI (reg:SI 294)
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (nil))
(insn 173 172 174 22 (set (reg:SI 296)
        (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 174 173 175 22 (parallel [
            (set (reg:SI 295)
                (mult:SI (reg:SI 296)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 306 {*mulsi3_1}
     (nil))
(insn 175 174 176 22 (parallel [
            (set (reg:SI 297)
                (plus:SI (reg:SI 293)
                    (reg:SI 295)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (nil))
(insn 176 175 177 22 (set (reg:SI 299)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 177 176 178 22 (parallel [
            (set (reg:DI 298 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                                    (const_int 8 [0x8]))
                                (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 299))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 323 {*umulsidi3_1}
     (nil))
(insn 178 177 179 22 (parallel [
            (set (reg:SI 300)
                (plus:SI (reg:SI 297)
                    (subreg:SI (reg:DI 298 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 220 {*addsi_1}
     (nil))
(insn 179 178 180 22 (set (subreg:SI (reg:DI 298 [ D.83220 ]) 4)
        (reg:SI 300)) D:\LHX\7.5 contest\t1.cpp:40 90 {*movsi_internal}
     (nil))
(insn 180 179 181 22 (set (reg:DI 298 [ D.83220 ])
        (reg:DI 298 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:40 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (mem:DI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S8 A64])
            (const_int 19260817 [0x125e591]))
        (nil)))
(insn 181 180 182 22 (parallel [
            (set (reg:DI 301)
                (plus:DI (reg:DI 290 [ D.83220 ])
                    (reg:DI 298 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 215 {*adddi3_doubleword}
     (nil))
(insn 182 181 183 22 (set (mem:DI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 288)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 301)) D:\LHX\7.5 contest\t1.cpp:40 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg:DI 290 [ D.83220 ])
            (reg:DI 298 [ D.83220 ]))
        (nil)))
(insn 183 182 185 22 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 220 {*addsi_1}
     (nil))
(insn 185 183 186 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ i ])
            (reg:SI 240 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:39 7 {*cmpsi_1}
     (nil))
(jump_insn 186 185 784 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 184)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 596 {*jcc_1}
     (int_list:REG_BR_PROB 9900 (nil))
 -> 184)
;;  succ:       22 [99.0%]  (DFS_BACK)
;;              23 [1.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [1.0%]  (FALLTHRU)
(note 784 186 13 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 13 784 207 23 (set (reg/v:SI 101 [ i ])
        (reg/v:SI 247 [ i ])) D:\LHX\7.5 contest\t1.cpp:38 90 {*movsi_internal}
     (nil))
;;  succ:       24 [100.0%]  (FALLTHRU)

;; basic block 24, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL)
;;  pred:       23 [100.0%]  (FALLTHRU)
;;              24 [99.0%]  (DFS_BACK)
(code_label 207 13 187 24 127 "" [1 uses])
(note 187 207 188 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 189 24 (set (reg:SI 246 [ D.83219 ])
        (reg/v:SI 101 [ i ])) 90 {*movsi_internal}
     (nil))
(insn 189 188 190 24 (set (reg/f:SI 302)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 190 189 191 24 (set (reg/f:SI 303)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 191 190 192 24 (set (reg:SI 305)
        (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 303)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 192 191 193 24 (parallel [
            (set (reg:DI 304 [ D.83220 ])
                (sign_extend:DI (reg:SI 305)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:43 143 {extendsidi2_1}
     (nil))
(insn 193 192 194 24 (set (reg/f:SI 306)
        (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                (const_int 8 [0x8])))) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 194 193 195 24 (set (reg:SI 308)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 306))
                (const_int 4 [0x4])) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 195 194 196 24 (parallel [
            (set (reg:SI 307)
                (mult:SI (reg:SI 308)
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (nil))
(insn 196 195 197 24 (set (reg:SI 310)
        (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 197 196 198 24 (parallel [
            (set (reg:SI 309)
                (mult:SI (reg:SI 310)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 306 {*mulsi3_1}
     (nil))
(insn 198 197 199 24 (parallel [
            (set (reg:SI 311)
                (plus:SI (reg:SI 307)
                    (reg:SI 309)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (nil))
(insn 199 198 200 24 (set (reg:SI 313)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 200 199 201 24 (parallel [
            (set (reg:DI 312 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                                    (const_int 8 [0x8]))
                                (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 313))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 323 {*umulsidi3_1}
     (nil))
(insn 201 200 202 24 (parallel [
            (set (reg:SI 314)
                (plus:SI (reg:SI 311)
                    (subreg:SI (reg:DI 312 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 220 {*addsi_1}
     (nil))
(insn 202 201 203 24 (set (subreg:SI (reg:DI 312 [ D.83220 ]) 4)
        (reg:SI 314)) D:\LHX\7.5 contest\t1.cpp:43 90 {*movsi_internal}
     (nil))
(insn 203 202 204 24 (set (reg:DI 312 [ D.83220 ])
        (reg:DI 312 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:43 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (mem:DI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S8 A64])
            (const_int 19260817 [0x125e591]))
        (nil)))
(insn 204 203 205 24 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg:DI 304 [ D.83220 ])
                    (reg:DI 312 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 215 {*adddi3_doubleword}
     (nil))
(insn 205 204 206 24 (set (mem:DI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 302)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 315)) D:\LHX\7.5 contest\t1.cpp:43 89 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg:DI 304 [ D.83220 ])
            (reg:DI 312 [ D.83220 ]))
        (nil)))
(insn 206 205 208 24 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg/v:SI 101 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 220 {*addsi_1}
     (nil))
(insn 208 206 209 24 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 101 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 209 208 210 24 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 596 {*jcc_1}
     (int_list:REG_BR_PROB 9900 (nil))
 -> 207)
;;  succ:       24 [99.0%]  (DFS_BACK)
;;              25 [1.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL)
;;  pred:       24 [1.0%]  (FALLTHRU)
;;              20 [1.0%] 
(code_label 210 209 211 25 125 "" [1 uses])
(note 211 210 212 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 25 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 213 212 214 25 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 247 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 214 213 759 25 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 219)
;;  succ:       27 [91.0%] 
;;              26 [9.0%]  (FALLTHRU)

;; basic block 26, loop depth 0, count 0, freq 1
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL)
;;  pred:       25 [9.0%]  (FALLTHRU)
;;              149 [100.0%] 
(code_label 759 214 215 26 184 "" [1 uses])
(note 215 759 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 26 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(jump_insn 217 216 218 26 (set (pc)
        (label_ref 617)) 636 {jump}
     (nil)
 -> 617)
;;  succ:       126 [100.0%] 

(barrier 218 217 219)
;; basic block 27, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [91.0%] 
(code_label 219 218 220 27 128 "" [1 uses])
(note 220 219 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 14 27 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 14 221 15 27 (set (reg:SI 102 [ D.83218 ])
        (reg/v:SI 247 [ i ])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 15 14 614 27 (set (reg:SI 125 [ D.83218 ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU)

;; basic block 28, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              125 [91.0%]  (DFS_BACK)
(code_label 614 15 222 28 172 "" [1 uses])
(note 222 614 223 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 223 222 224 28 (parallel [
            (set (reg:SI 317 [ D.83218 ])
                (div:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (set (reg:SI 318)
                (mod:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 338 {*divmodsi4}
     (nil))
(insn 224 223 225 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 317 [ D.83218 ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:46 7 {*cmpsi_1}
     (nil))
(jump_insn 225 224 226 28 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 596 {*jcc_1}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 608)
;;  succ:       125 [71.0%] 
;;              29 [29.0%]  (FALLTHRU)

;; basic block 29, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [29.0%]  (FALLTHRU)
(note 226 225 227 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 29 (set (reg/f:SI 319)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) 90 {*movsi_internal}
     (nil))
(insn 228 227 229 29 (set (reg/f:SI 320)
        (mem/f/c:SI (plus:SI (reg/f:SI 319)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(insn 229 228 230 29 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 320)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(insn 230 229 231 29 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 90 {*movsi_internal}
     (nil))
(call_insn 231 230 232 29 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 646 {*call_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 232 231 233 29 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 233 232 234 29 (set (reg/f:SI 321)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
(insn 234 233 235 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 321)
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 90 {*movsi_internal}
     (nil))
(insn 235 234 236 29 (set (reg/f:SI 322)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
(insn 236 235 237 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 322)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 90 {*movsi_internal}
     (nil))
(insn 237 236 238 29 (set (reg/f:SI 323)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
(insn 238 237 239 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 323)
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 90 {*movsi_internal}
     (nil))
(insn 239 238 240 29 (set (reg/f:SI 324)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
(insn 240 239 241 29 (set (mem/c:SI (plus:SI (reg/f:SI 324)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 90 {*movsi_internal}
     (nil))
(insn 241 240 242 29 (set (reg:SI 106 [ D.83218 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
(insn 242 241 243 29 (parallel [
            (set (reg/v:DI 104 [ b ])
                (sign_extend:DI (reg:SI 106 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:47 143 {extendsidi2_1}
     (nil))
(insn 243 242 244 29 (parallel [
            (set (reg:SI 325)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (nil))
(insn 244 243 245 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 325)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 245 244 246 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 789)
;;  succ:       30 [91.0%]  (FALLTHRU)
;;              35 [9.0%] 

;; basic block 30, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [91.0%]  (FALLTHRU)
(note 246 245 16 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 16 246 17 30 (set (reg/v:DI 135 [ a ])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
(insn 17 16 271 30 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 89 {*movdi_internal}
     (nil))
;;  succ:       31 [100.0%]  (FALLTHRU)

;; basic block 31, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL)
;;  pred:       30 [100.0%]  (FALLTHRU)
;;              33 [91.0%]  (DFS_BACK)
(code_label 271 17 247 31 133 "" [1 uses])
(note 247 271 248 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 249 31 (parallel [
            (set (subreg:SI (reg:DI 326 [ D.83220 ]) 0)
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (nil))
(insn 249 248 250 31 (parallel [
            (set (subreg:SI (reg:DI 326 [ D.83220 ]) 4)
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 370 {*andsi_1}
     (nil))
(insn 250 249 251 31 (parallel [
            (set (reg:SI 327)
                (ior:SI (subreg:SI (reg:DI 326 [ D.83220 ]) 4)
                    (subreg:SI (reg:DI 326 [ D.83220 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 388 {*iorsi_1}
     (nil))
(insn 251 250 252 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 327)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 252 251 253 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 261)
;;  succ:       32 [50.0%]  (FALLTHRU)
;;              33 [50.0%] 

;; basic block 32, loop depth 2, count 0, freq 135, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL)
;;  pred:       31 [50.0%]  (FALLTHRU)
(note 253 252 254 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 32 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 255 254 256 32 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 306 {*mulsi3_1}
     (nil))
(insn 256 255 257 32 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (nil))
(insn 257 256 258 32 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 323 {*umulsidi3_1}
     (nil))
(insn 258 257 259 32 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 220 {*addsi_1}
     (nil))
(insn 259 258 260 32 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 90 {*movsi_internal}
     (nil))
(insn 260 259 261 32 (set (reg/v:DI 136 [ tmod ])
        (reg/v:DI 136 [ tmod ])) D:\LHX\7.5 contest\t1.cpp:27 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 136 [ tmod ])
            (reg/v:DI 135 [ a ]))
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU)

;; basic block 33, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL)
;;  pred:       31 [50.0%] 
;;              32 [100.0%]  (FALLTHRU)
(code_label 261 260 262 33 132 "" [1 uses])
(note 262 261 263 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 33 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (nil))
(insn 264 263 265 33 (parallel [
            (set (reg:SI 333)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 306 {*mulsi3_1}
     (nil))
(insn 265 264 266 33 (parallel [
            (set (reg:SI 334)
                (plus:SI (reg:SI 332)
                    (reg:SI 333)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (nil))
(insn 266 265 267 33 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 323 {*umulsidi3_1}
     (nil))
(insn 267 266 268 33 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 220 {*addsi_1}
     (nil))
(insn 268 267 269 33 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 90 {*movsi_internal}
     (nil))
(insn 269 268 270 33 (set (reg/v:DI 135 [ a ])
        (reg/v:DI 135 [ a ])) D:\LHX\7.5 contest\t1.cpp:28 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 135 [ a ])
            (reg/v:DI 135 [ a ]))
        (nil)))
(insn 270 269 272 33 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 516 {*lshrdi3_doubleword}
     (nil))
(insn 272 270 273 33 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 388 {*iorsi_1}
     (nil))
(insn 273 272 274 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 274 273 785 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 271)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 271)
;;  succ:       31 [91.0%]  (DFS_BACK)
;;              34 [9.0%]  (FALLTHRU)

;; basic block 34, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL)
;;  pred:       33 [9.0%]  (FALLTHRU)
(note 785 274 786 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(jump_insn 786 785 787 34 (set (pc)
        (label_ref 275)) 636 {jump}
     (nil)
 -> 275)
;;  succ:       36 [100.0%] 

(barrier 787 786 789)
;; basic block 35, loop depth 1, count 0, freq 2
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [9.0%] 
(code_label 789 787 788 35 188 "" [1 uses])
(note 788 789 18 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 18 788 275 35 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 89 {*movdi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)

;; basic block 36, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              34 [100.0%] 
(code_label 275 18 276 36 131 "" [1 uses])
(note 276 275 277 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 277 276 278 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 278 277 279 36 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 791)
;;  succ:       37 [91.0%]  (FALLTHRU)
;;              120 [9.0%] 

;; basic block 37, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%]  (FALLTHRU)
(note 279 278 19 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 19 279 20 37 (set (reg:SI 122 [ D.83218 ])
        (reg:SI 106 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 20 19 21 37 (set (reg/f:SI 189 [ __i$_M_node ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 21 20 22 37 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 22 21 575 37 (set (reg/v:SI 123 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)

;; basic block 38, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              119 [100.0%]  (DFS_BACK)
(code_label 575 22 280 38 170 "" [1 uses])
(note 280 575 281 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 281 280 282 38 (set (reg/f:SI 337)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 282 281 283 38 (set (reg/f:SI 338)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 283 282 284 38 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (nil))
(insn 284 283 285 38 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (reg/f:SI 338)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 285 284 286 38 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (nil))
(insn 286 285 287 38 (set (reg:SI 343)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 339)
                        (const_int 8 [0x8]))
                    (reg/f:SI 338))
                (const_int 4 [0x4])) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 287 286 288 38 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 306 {*mulsi3_1}
     (nil))
(insn 288 287 289 38 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (nil))
(insn 289 288 290 38 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (reg/f:SI 338)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 323 {*umulsidi3_1}
     (nil))
(insn 290 289 291 38 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 220 {*addsi_1}
     (nil))
(insn 291 290 292 38 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 90 {*movsi_internal}
     (nil))
(insn 292 291 293 38 (set (reg:DI 345 [ D.83220 ])
        (reg:DI 345 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:50 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 136 [ tmod ])
            (mem:DI (plus:SI (mult:SI (reg:SI 339)
                        (const_int 8 [0x8]))
                    (reg/f:SI 338)) [34 pre S8 A64]))
        (nil)))
(insn 293 292 294 38 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 337)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 89 {*movdi_internal}
     (nil))
(insn 294 293 295 38 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 259 {*subdi3_doubleword}
     (expr_list:REG_EQUAL (minus:DI (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 337)) [34 pre S8 A64])
            (reg:DI 345 [ D.83220 ]))
        (nil)))
(insn 295 294 296 38 (set (reg/f:SI 348)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 296 295 297 38 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (reg/f:SI 348)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (nil))
(insn 297 296 298 38 (set (reg/f:SI 349)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 298 297 299 38 (parallel [
            (set (reg:SI 350)
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 122 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (nil))
(insn 299 298 300 38 (set (reg:DI 115 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg:SI 350)
                    (const_int 8 [0x8]))
                (reg/f:SI 349)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (nil))
(insn 300 299 301 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 301 300 302 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 793)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 793)
;;  succ:       39 [91.0%]  (FALLTHRU)
;;              131 [9.0%] 

;; basic block 39, loop depth 2, count 0, freq 245, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [91.0%]  (FALLTHRU)
(note 302 301 23 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 23 302 320 39 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)

;; basic block 40, loop depth 3, count 0, freq 2725, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;;              46 [91.0%]  (DFS_BACK)
(code_label 320 23 303 40 139 "" [1 uses])
(note 303 320 304 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 40 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 305 304 818 40 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 315)
;;  succ:       45 [50.0%] 
;;              41 [50.0%]  (FALLTHRU)

;; basic block 41, loop depth 3, count 0, freq 1363, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [50.0%]  (FALLTHRU)
(note 818 305 306 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 306 818 307 41 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 307 306 819 41 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 852)
;;  succ:       44 [50.0%] 
;;              42 [50.0%]  (FALLTHRU)

;; basic block 42, loop depth 3, count 0, freq 682, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 [50.0%]  (FALLTHRU)
(note 819 307 308 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 308 819 309 42 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 820 42 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 315)
;;  succ:       45 [50.0%] 
;;              43 [50.0%]  (FALLTHRU)

;; basic block 43, loop depth 3, count 0, freq 341, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%]  (FALLTHRU)
(note 820 309 852 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;;  succ:       44 [100.0%]  (FALLTHRU)

;; basic block 44, loop depth 3, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1023, should be 1363
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL)
;;  pred:       43 [100.0%]  (FALLTHRU)
;;              41 [50.0%] 
(code_label 852 820 311 44 198 "" [1 uses])
(note 311 852 312 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 24 44 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 24 312 25 44 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 25 24 313 44 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
(jump_insn 313 25 314 44 (set (pc)
        (label_ref 318)) 636 {jump}
     (nil)
 -> 318)
;;  succ:       46 [100.0%] 

(barrier 314 313 315)
;; basic block 45, loop depth 3, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1704, should be 1363
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL)
;;  pred:       40 [50.0%] 
;;              42 [50.0%] 
(code_label 315 314 316 45 136 "" [2 uses])
(note 316 315 317 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 45 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       46 [100.0%]  (FALLTHRU)

;; basic block 46, loop depth 3, count 0, freq 2725, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL)
;;  pred:       44 [100.0%] 
;;              45 [100.0%]  (FALLTHRU)
(code_label 318 317 319 46 138 "" [1 uses])
(note 319 318 321 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 321 319 322 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 322 321 323 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 320)
;;  succ:       40 [91.0%]  (DFS_BACK)
;;              47 [9.0%]  (FALLTHRU)

;; basic block 47, loop depth 2, count 0, freq 245, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 [9.0%]  (FALLTHRU)
(note 323 322 26 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 26 323 324 47 (set (reg/f:SI 248 [ __i$_M_node ])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 324 26 325 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 248 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 325 324 326 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 797)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 671 (nil))
 -> 797)
;;  succ:       132 [6.7%] 
;;              48 [93.3%]  (FALLTHRU)

;; basic block 48, loop depth 2, count 0, freq 229, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 [93.3%]  (FALLTHRU)
(note 326 325 327 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 48 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 328 327 821 48 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;;  succ:       133 [50.0%] 
;;              49 [50.0%]  (FALLTHRU)

;; basic block 49, loop depth 2, count 0, freq 115, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%]  (FALLTHRU)
(note 821 328 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 329 821 330 49 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 330 329 822 49 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 381)
;;  succ:       64 [50.0%] 
;;              50 [50.0%]  (FALLTHRU)

;; basic block 50, loop depth 2, count 0, freq 58, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 [50.0%]  (FALLTHRU)
(note 822 330 331 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 331 822 332 50 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 332 331 823 50 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;;  succ:       133 [50.0%] 
;;              51 [50.0%]  (FALLTHRU)

;; basic block 51, loop depth 2, count 0, freq 29, maybe hot
;;  prev block 50, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 [50.0%]  (FALLTHRU)
(note 823 332 334 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(jump_insn 334 823 335 51 (set (pc)
        (label_ref 381)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 636 {jump}
     (nil)
 -> 381)
;;  succ:       64 [100.0%] 

(barrier 335 334 678)
;; basic block 53, loop depth 2, count 0, freq 18, maybe hot
;; Invalid sum of incoming frequencies 122, should be 18
;;  prev block 51, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       133 [78.4%] 
(code_label 678 335 337 53 176 "" [1 uses])
(note 337 678 338 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 191 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (nil))
(insn 339 338 340 53 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (nil))
(insn 340 339 341 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 341 340 824 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 507 (nil))
 -> 801)
;;  succ:       60 [5.1%] 
;;              54 [94.9%]  (FALLTHRU)

;; basic block 54, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL)
;;  pred:       53 [94.9%]  (FALLTHRU)
(note 824 341 342 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 342 824 343 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 192 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 343 342 344 54 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (nil))
(insn 344 343 345 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 345 344 346 54 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 534 (nil))
 -> 801)
;;  succ:       60 [5.3%] 
;;              55 [94.7%]  (FALLTHRU)

;; basic block 55, loop depth 2, count 0, freq 16, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [94.7%]  (FALLTHRU)
(note 346 345 347 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 347 346 348 55 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 348 347 349 55 (set (reg:DI 355)
        (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 89 {*movdi_internal}
     (nil))
(insn 349 348 350 55 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 4)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 350 349 825 55 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;;  succ:       61 [50.0%] 
;;              56 [50.0%]  (FALLTHRU)

;; basic block 56, loop depth 2, count 0, freq 8, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55 [50.0%]  (FALLTHRU)
(note 825 350 351 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 351 825 352 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 4)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 352 351 826 56 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 355)
;;  succ:       58 [50.0%] 
;;              57 [50.0%]  (FALLTHRU)

;; basic block 57, loop depth 2, count 0, freq 4
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [50.0%]  (FALLTHRU)
(note 826 352 353 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 353 826 354 57 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 0)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 354 353 355 57 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;;  succ:       61 [50.0%] 
;;              58 [50.0%]  (FALLTHRU)

;; basic block 58, loop depth 2, count 0, freq 6, maybe hot
;;  prev block 57, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [50.0%] 
;;              57 [50.0%]  (FALLTHRU)
(code_label 355 354 827 58 144 "" [1 uses])
(note 827 355 356 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 356 827 798 58 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(jump_insn 798 356 799 58 (set (pc)
        (label_ref 358)) 636 {jump}
     (nil)
 -> 358)
;;  succ:       61 [100.0%] 

(barrier 799 798 801)
;; basic block 60, loop depth 2, count 0, freq 2
;;  prev block 58, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [5.3%] 
;;              53 [5.1%] 
(code_label 801 799 800 60 192 "" [2 uses])
(note 800 801 27 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 27 800 358 60 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       61 [100.0%]  (FALLTHRU)

;; basic block 61, loop depth 2, count 0, freq 82, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60 [100.0%]  (FALLTHRU)
;;              58 [100.0%] 
;;              55 [50.0%] 
;;              57 [50.0%] 
(code_label 358 27 359 61 142 "" [3 uses])
(note 359 358 360 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 61 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 361 360 362 61 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 192 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 362 361 363 61 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 363 362 364 61 (set (reg:SI 356)
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (nil))
(insn 364 363 365 61 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 356)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (nil))
(call_insn 365 364 366 61 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 366 365 367 61 (set (reg/f:SI 357)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 367 366 371 61 (set (reg/f:SI 358)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 371 367 372 61 (set (reg:SI 362)
        (mem/c:SI (plus:SI (reg/f:SI 358)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 372 371 373 61 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 358)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 373 372 374 61 (set (mem/c:SI (plus:SI (reg/f:SI 357)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(jump_insn 374 373 375 61 (set (pc)
        (label_ref:SI 381)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 636 {jump}
     (nil)
 -> 381)
;;  succ:       64 [100.0%] 

(barrier 375 374 681)
;; basic block 62, loop depth 2, count 0, freq 23, maybe hot
;;  prev block 61, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       134 [100.0%] 
(code_label 681 375 376 62 177 "" [1 uses])
(note 376 681 377 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 377 376 378 62 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(call_insn 378 377 28 62 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 28 378 381 62 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 191 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;  succ:       64 [100.0%]  (FALLTHRU)

;; basic block 64, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 62, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;;              51 [100.0%] 
;;              49 [50.0%] 
;;              61 [100.0%] 
(code_label 381 28 382 64 141 "" [3 uses])
(note 382 381 383 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 384 383 385 64 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 721)
;;  succ:       65 [29.0%]  (FALLTHRU)
;;              118 [71.0%] 

;; basic block 65, loop depth 2, count 0, freq 78, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64 [29.0%]  (FALLTHRU)
(note 385 384 386 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 65 (parallel [
            (set (reg:SI 363)
                (mult:SI (subreg:SI (reg:DI 115 [ D.83220 ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (nil))
(insn 387 386 388 65 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg:DI 115 [ D.83220 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 306 {*mulsi3_1}
     (nil))
(insn 388 387 389 65 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (nil))
(insn 389 388 390 65 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg:DI 115 [ D.83220 ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 323 {*umulsidi3_1}
     (nil))
(insn 390 389 391 65 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 220 {*addsi_1}
     (nil))
(insn 391 390 392 65 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 90 {*movsi_internal}
     (nil))
(insn 392 391 393 65 (set (reg:DI 366 [ D.83220 ])
        (reg:DI 366 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:51 89 {*movdi_internal}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 115 [ D.83220 ])
            (reg/v:DI 136 [ tmod ]))
        (nil)))
(insn 393 392 394 65 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 259 {*subdi3_doubleword}
     (nil))
(insn 394 393 395 65 (set (reg/f:SI 368)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) 90 {*movsi_internal}
     (nil))
(insn 395 394 396 65 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 368)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 396 395 397 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 397 396 398 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 803)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 803)
;;  succ:       66 [91.0%]  (FALLTHRU)
;;              135 [9.0%] 

;; basic block 66, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 [91.0%]  (FALLTHRU)
(note 398 397 29 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 29 398 416 66 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
;;  succ:       67 [100.0%]  (FALLTHRU)

;; basic block 67, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       66 [100.0%]  (FALLTHRU)
;;              73 [91.0%]  (DFS_BACK)
(code_label 416 29 399 67 151 "" [1 uses])
(note 399 416 400 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 67 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 401 400 829 67 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 411)
;;  succ:       72 [50.0%] 
;;              68 [50.0%]  (FALLTHRU)

;; basic block 68, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67 [50.0%]  (FALLTHRU)
(note 829 401 402 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 402 829 403 68 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 403 402 830 68 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 853)
;;  succ:       71 [50.0%] 
;;              69 [50.0%]  (FALLTHRU)

;; basic block 69, loop depth 3, count 0, freq 198, maybe hot
;;  prev block 68, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68 [50.0%]  (FALLTHRU)
(note 830 403 404 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 404 830 405 69 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 405 404 831 69 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 411)
;;  succ:       72 [50.0%] 
;;              70 [50.0%]  (FALLTHRU)

;; basic block 70, loop depth 3, count 0, freq 99, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69 [50.0%]  (FALLTHRU)
(note 831 405 853 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
;;  succ:       71 [100.0%]  (FALLTHRU)

;; basic block 71, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL)
;;  pred:       70 [100.0%]  (FALLTHRU)
;;              68 [50.0%] 
(code_label 853 831 407 71 199 "" [1 uses])
(note 407 853 408 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 408 407 30 71 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 30 408 31 71 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 31 30 409 71 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
(jump_insn 409 31 410 71 (set (pc)
        (label_ref 414)) 636 {jump}
     (nil)
 -> 414)
;;  succ:       73 [100.0%] 

(barrier 410 409 411)
;; basic block 72, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL)
;;  pred:       67 [50.0%] 
;;              69 [50.0%] 
(code_label 411 410 412 72 148 "" [2 uses])
(note 412 411 413 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 72 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       73 [100.0%]  (FALLTHRU)

;; basic block 73, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL)
;;  pred:       71 [100.0%] 
;;              72 [100.0%]  (FALLTHRU)
(code_label 414 413 415 73 150 "" [1 uses])
(note 415 414 417 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 418 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 418 417 419 73 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 416)
;;  succ:       67 [91.0%]  (DFS_BACK)
;;              74 [9.0%]  (FALLTHRU)

;; basic block 74, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73 [9.0%]  (FALLTHRU)
(note 419 418 32 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 32 419 420 74 (set (reg/f:SI 249 [ __i$_M_node ])
        (reg/f:SI 186 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 420 32 421 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 249 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 421 420 422 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 807)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 662 (nil))
 -> 807)
;;  succ:       136 [6.6%] 
;;              75 [93.4%]  (FALLTHRU)

;; basic block 75, loop depth 2, count 0, freq 66, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 [93.4%]  (FALLTHRU)
(note 422 421 423 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 75 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 424 423 832 75 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;;  succ:       137 [50.0%] 
;;              76 [50.0%]  (FALLTHRU)

;; basic block 76, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75 [50.0%]  (FALLTHRU)
(note 832 424 425 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 425 832 426 76 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 426 425 833 76 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 767)
;;  succ:       151 [50.0%] 
;;              77 [50.0%]  (FALLTHRU)

;; basic block 77, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 [50.0%]  (FALLTHRU)
(note 833 426 427 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 427 833 428 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 428 427 834 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;;  succ:       137 [50.0%] 
;;              78 [50.0%]  (FALLTHRU)

;; basic block 78, loop depth 2, count 0, freq 9, maybe hot
;;  prev block 77, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%]  (FALLTHRU)
(note 834 428 430 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(jump_insn 430 834 431 78 (set (pc)
        (label_ref 767)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 636 {jump}
     (nil)
 -> 767)
;;  succ:       151 [100.0%] 

(barrier 431 430 702)
;; basic block 80, loop depth 2, count 0, freq 5
;;  prev block 78, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       137 [78.4%] 
(code_label 702 431 433 80 178 "" [1 uses])
(note 433 702 434 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 434 433 435 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 206 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (nil))
(insn 435 434 436 80 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (nil))
(insn 436 435 437 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 437 436 835 80 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 507 (nil))
 -> 811)
;;  succ:       87 [5.1%] 
;;              81 [94.9%]  (FALLTHRU)

;; basic block 81, loop depth 2, count 0, freq 5
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL)
;;  pred:       80 [94.9%]  (FALLTHRU)
(note 835 437 438 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 438 835 439 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 207 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 439 438 440 81 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (nil))
(insn 440 439 441 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 441 440 442 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 534 (nil))
 -> 811)
;;  succ:       87 [5.3%] 
;;              82 [94.7%]  (FALLTHRU)

;; basic block 82, loop depth 2, count 0, freq 5
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 [94.7%]  (FALLTHRU)
(note 442 441 443 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 443 442 444 82 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 444 443 445 82 (set (reg:DI 373)
        (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 89 {*movdi_internal}
     (nil))
(insn 445 444 446 82 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 4)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 446 445 836 82 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 454)
;;  succ:       88 [50.0%] 
;;              83 [50.0%]  (FALLTHRU)

;; basic block 83, loop depth 2, count 0, freq 3
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       82 [50.0%]  (FALLTHRU)
(note 836 446 447 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 447 836 448 83 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 4)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 448 447 837 83 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 451)
;;  succ:       85 [50.0%] 
;;              84 [50.0%]  (FALLTHRU)

;; basic block 84, loop depth 2, count 0, freq 2
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%]  (FALLTHRU)
(note 837 448 449 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 449 837 450 84 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 0)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 450 449 451 84 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 454)
;;  succ:       88 [50.0%] 
;;              85 [50.0%]  (FALLTHRU)

;; basic block 85, loop depth 2, count 0, freq 3
;;  prev block 84, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%] 
;;              84 [50.0%]  (FALLTHRU)
(code_label 451 450 838 85 156 "" [1 uses])
(note 838 451 452 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 452 838 808 85 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(jump_insn 808 452 809 85 (set (pc)
        (label_ref 454)) 636 {jump}
     (nil)
 -> 454)
;;  succ:       88 [100.0%] 

(barrier 809 808 811)
;; basic block 87, loop depth 2, count 0, freq 1
;;  prev block 85, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 [5.3%] 
;;              80 [5.1%] 
(code_label 811 809 810 87 195 "" [2 uses])
(note 810 811 33 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 33 810 454 87 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       88 [100.0%]  (FALLTHRU)

;; basic block 88, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL)
;;  pred:       87 [100.0%]  (FALLTHRU)
;;              85 [100.0%] 
;;              82 [50.0%] 
;;              84 [50.0%] 
(code_label 454 33 455 88 154 "" [3 uses])
(note 455 454 456 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 88 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 457 456 458 88 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 207 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 458 457 459 88 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 459 458 460 88 (set (reg:SI 374)
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (nil))
(insn 460 459 461 88 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 374)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (nil))
(call_insn 461 460 462 88 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 462 461 463 88 (set (reg/f:SI 375)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 463 462 467 88 (set (reg/f:SI 376)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 467 463 468 88 (set (reg:SI 380)
        (mem/c:SI (plus:SI (reg/f:SI 376)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 468 467 469 88 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 376)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 469 468 470 88 (set (mem/c:SI (plus:SI (reg/f:SI 375)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(jump_insn 470 469 471 88 (set (pc)
        (label_ref 475)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 636 {jump}
     (nil)
 -> 475)
;;  succ:       90 [100.0%] 

(barrier 471 470 705)
;; basic block 89, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138 [100.0%] 
(code_label 705 471 472 89 179 "" [1 uses])
(note 472 705 473 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 473 472 474 89 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(call_insn 474 473 34 89 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 34 474 475 89 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg/f:SI 206 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;  succ:       90 [100.0%]  (FALLTHRU)

;; basic block 90, loop depth 2, count 0, freq 30, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL)
;;  pred:       88 [100.0%] 
;;              89 [100.0%]  (FALLTHRU)
(code_label 475 34 476 90 157 "" [1 uses])
(note 476 475 477 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 477 476 478 90 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 478 477 481 90 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 709)
;;  succ:       139 [50.0%] 
;;              91 [50.0%]  (FALLTHRU)

;; basic block 91, loop depth 2, count 0, freq 15, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       90 [50.0%]  (FALLTHRU)
(note 481 478 479 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(jump_insn 479 481 480 91 (set (pc)
        (label_ref:SI 721)) 636 {jump}
     (nil)
 -> 721)
;;  succ:       118 [100.0%] 

(barrier 480 479 713)
;; basic block 92, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       139 [91.0%] 
;;              150 [100.0%] 
(code_label 713 480 482 92 180 "" [2 uses])
(note 482 713 35 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 35 482 500 92 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;  succ:       93 [100.0%]  (FALLTHRU)

;; basic block 93, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 [100.0%]  (FALLTHRU)
;;              99 [91.0%]  (DFS_BACK)
(code_label 500 35 483 93 162 "" [1 uses])
(note 483 500 484 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 93 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 485 484 840 93 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 495)
;;  succ:       98 [50.0%] 
;;              94 [50.0%]  (FALLTHRU)

;; basic block 94, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93 [50.0%]  (FALLTHRU)
(note 840 485 486 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 486 840 487 94 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 487 486 841 94 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 854)
;;  succ:       97 [50.0%] 
;;              95 [50.0%]  (FALLTHRU)

;; basic block 95, loop depth 3, count 0, freq 198, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94 [50.0%]  (FALLTHRU)
(note 841 487 488 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 488 841 489 95 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 7 {*cmpsi_1}
     (nil))
(jump_insn 489 488 842 95 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 495)
;;  succ:       98 [50.0%] 
;;              96 [50.0%]  (FALLTHRU)

;; basic block 96, loop depth 3, count 0, freq 99, maybe hot
;;  prev block 95, next block 97, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95 [50.0%]  (FALLTHRU)
(note 842 489 854 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
;;  succ:       97 [100.0%]  (FALLTHRU)

;; basic block 97, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 96, next block 98, flags: (NEW, REACHABLE, RTL)
;;  pred:       96 [100.0%]  (FALLTHRU)
;;              94 [50.0%] 
(code_label 854 842 491 97 200 "" [1 uses])
(note 491 854 492 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 492 491 36 97 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 36 492 37 97 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 90 {*movsi_internal}
     (nil))
(insn 37 36 493 97 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 90 {*movsi_internal}
     (nil))
(jump_insn 493 37 494 97 (set (pc)
        (label_ref 498)) 636 {jump}
     (nil)
 -> 498)
;;  succ:       99 [100.0%] 

(barrier 494 493 495)
;; basic block 98, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL)
;;  pred:       93 [50.0%] 
;;              95 [50.0%] 
(code_label 495 494 496 98 159 "" [2 uses])
(note 496 495 497 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 498 98 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       99 [100.0%]  (FALLTHRU)

;; basic block 99, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 98, next block 100, flags: (NEW, REACHABLE, RTL)
;;  pred:       97 [100.0%] 
;;              98 [100.0%]  (FALLTHRU)
(code_label 498 497 499 99 161 "" [1 uses])
(note 499 498 501 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 501 499 502 99 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 502 501 503 99 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 500)
;;  succ:       93 [91.0%]  (DFS_BACK)
;;              100 [9.0%]  (FALLTHRU)

;; basic block 100, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 99, next block 101, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       99 [9.0%]  (FALLTHRU)
(note 503 502 38 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 38 503 504 100 (set (reg/f:SI 250 [ __i$_M_node ])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(insn 504 38 505 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 250 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 505 504 506 100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 813)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 1040 (nil))
 -> 813)
;;  succ:       142 [10.4%] 
;;              101 [89.6%]  (FALLTHRU)

;; basic block 101, loop depth 2, count 0, freq 66, maybe hot
;;  prev block 100, next block 102, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 [89.6%]  (FALLTHRU)
(note 506 505 507 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 101 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 508 507 843 101 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;;  succ:       143 [50.0%] 
;;              102 [50.0%]  (FALLTHRU)

;; basic block 102, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 101, next block 103, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       101 [50.0%]  (FALLTHRU)
(note 843 508 509 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 509 843 510 102 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 510 509 844 102 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 561)
;;  succ:       117 [50.0%] 
;;              103 [50.0%]  (FALLTHRU)

;; basic block 103, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 102, next block 104, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102 [50.0%]  (FALLTHRU)
(note 844 510 511 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 511 844 512 103 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 7 {*cmpsi_1}
     (nil))
(jump_insn 512 511 845 103 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;;  succ:       143 [50.0%] 
;;              104 [50.0%]  (FALLTHRU)

;; basic block 104, loop depth 2, count 0, freq 9, maybe hot
;;  prev block 103, next block 106, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 [50.0%]  (FALLTHRU)
(note 845 512 514 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(jump_insn 514 845 515 104 (set (pc)
        (label_ref 561)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 636 {jump}
     (nil)
 -> 561)
;;  succ:       117 [100.0%] 

(barrier 515 514 741)
;; basic block 106, loop depth 2, count 0, freq 5
;;  prev block 104, next block 107, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       143 [78.4%] 
(code_label 741 515 517 106 182 "" [1 uses])
(note 517 741 518 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 518 517 519 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 224 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 3 {*cmpsi_ccno_1}
     (nil))
(insn 519 518 520 106 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (nil))
(insn 520 519 521 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 521 520 846 106 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 507 (nil))
 -> 817)
;;  succ:       113 [5.1%] 
;;              107 [94.9%]  (FALLTHRU)

;; basic block 107, loop depth 2, count 0, freq 5
;;  prev block 106, next block 108, flags: (NEW, REACHABLE, RTL)
;;  pred:       106 [94.9%]  (FALLTHRU)
(note 846 521 522 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 522 846 523 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 225 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(insn 523 522 524 107 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 592 {*setcc_qi}
     (nil))
(insn 524 523 525 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 525 524 526 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 534 (nil))
 -> 817)
;;  succ:       113 [5.3%] 
;;              108 [94.7%]  (FALLTHRU)

;; basic block 108, loop depth 2, count 0, freq 5
;;  prev block 107, next block 109, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 [94.7%]  (FALLTHRU)
(note 526 525 527 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 528 108 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(insn 528 527 529 108 (set (reg:DI 385)
        (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 89 {*movdi_internal}
     (nil))
(insn 529 528 530 108 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 4)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 530 529 847 108 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 538)
;;  succ:       114 [50.0%] 
;;              109 [50.0%]  (FALLTHRU)

;; basic block 109, loop depth 2, count 0, freq 3
;;  prev block 108, next block 110, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       108 [50.0%]  (FALLTHRU)
(note 847 530 531 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 531 847 532 109 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 4)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 532 531 848 109 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 535)
;;  succ:       111 [50.0%] 
;;              110 [50.0%]  (FALLTHRU)

;; basic block 110, loop depth 2, count 0, freq 2
;;  prev block 109, next block 111, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 [50.0%]  (FALLTHRU)
(note 848 532 533 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 533 848 534 110 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 0)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 7 {*cmpsi_1}
     (nil))
(jump_insn 534 533 535 110 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 538)
;;  succ:       114 [50.0%] 
;;              111 [50.0%]  (FALLTHRU)

;; basic block 111, loop depth 2, count 0, freq 3
;;  prev block 110, next block 113, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 [50.0%] 
;;              110 [50.0%]  (FALLTHRU)
(code_label 535 534 849 111 168 "" [1 uses])
(note 849 535 536 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 536 849 814 111 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
(jump_insn 814 536 815 111 (set (pc)
        (label_ref 538)) 636 {jump}
     (nil)
 -> 538)
;;  succ:       114 [100.0%] 

(barrier 815 814 817)
;; basic block 113, loop depth 2, count 0, freq 1
;;  prev block 111, next block 114, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 [5.3%] 
;;              106 [5.1%] 
(code_label 817 815 816 113 197 "" [2 uses])
(note 816 817 39 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 39 816 538 113 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 93 {*movqi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)

;; basic block 114, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 113, next block 115, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU)
;;              111 [100.0%] 
;;              108 [50.0%] 
;;              110 [50.0%] 
(code_label 538 39 539 114 166 "" [3 uses])
(note 539 538 540 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 540 539 541 114 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 541 540 542 114 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 225 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 542 541 543 114 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 90 {*movsi_internal}
     (nil))
(insn 543 542 544 114 (set (reg:SI 386)
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 138 {*zero_extendqisi2}
     (nil))
(insn 544 543 545 114 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 386)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 90 {*movsi_internal}
     (nil))
(call_insn 545 544 546 114 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 546 545 547 114 (set (reg/f:SI 387)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 547 546 551 114 (set (reg/f:SI 388)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 551 547 552 114 (set (reg:SI 392)
        (mem/c:SI (plus:SI (reg/f:SI 388)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(insn 552 551 553 114 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 220 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 388)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 553 552 554 114 (set (mem/c:SI (plus:SI (reg/f:SI 387)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 90 {*movsi_internal}
     (nil))
(jump_insn 554 553 555 114 (set (pc)
        (label_ref:SI 561)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 636 {jump}
     (nil)
 -> 561)
;;  succ:       117 [100.0%] 

(barrier 555 554 744)
;; basic block 115, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 114, next block 117, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       144 [100.0%] 
(code_label 744 555 556 115 183 "" [1 uses])
(note 556 744 557 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 557 556 558 115 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 90 {*movsi_internal}
     (nil))
(call_insn 558 557 40 115 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 641 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 40 558 561 115 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 224 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
;;  succ:       117 [100.0%]  (FALLTHRU)

;; basic block 117, loop depth 2, count 0, freq 78, maybe hot
;;  prev block 115, next block 118, flags: (NEW, REACHABLE, RTL)
;;  pred:       115 [100.0%]  (FALLTHRU)
;;              104 [100.0%] 
;;              102 [50.0%] 
;;              114 [100.0%] 
(code_label 561 40 562 117 165 "" [3 uses])
(note 562 561 563 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 564 117 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 90 {*movsi_internal}
     (nil))
(insn 564 563 721 117 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 220 {*addsi_1}
     (nil))
;;  succ:       118 [100.0%]  (FALLTHRU)

;; basic block 118, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 117, next block 119, flags: (NEW, REACHABLE, RTL)
;;  pred:       152 [100.0%] 
;;              117 [100.0%]  (FALLTHRU)
;;              64 [71.0%] 
;;              91 [100.0%] 
(code_label 721 564 565 118 181 "" [3 uses])
(note 565 721 566 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 567 118 (set (reg:SI 122 [ D.83218 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 90 {*movsi_internal}
     (nil))
(insn 567 566 568 118 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 122 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (nil))
(insn 568 567 569 118 (parallel [
            (set (reg:SI 393 [ D.83218 ])
                (plus:SI (reg:SI 122 [ D.83218 ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (nil))
(insn 569 568 570 118 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 393 [ D.83218 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 220 {*addsi_1}
     (nil))
(insn 570 569 571 118 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 7 {*cmpsi_1}
     (nil))
(jump_insn 571 570 572 118 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 578)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 578)
;;  succ:       119 [91.0%]  (FALLTHRU)
;;              121 [9.0%] 

;; basic block 119, loop depth 2, count 0, freq 246, maybe hot
;;  prev block 118, next block 120, flags: (NEW, REACHABLE, RTL)
;;  pred:       118 [91.0%]  (FALLTHRU)
(note 572 571 573 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 573 572 574 119 (set (reg/f:SI 394)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) 90 {*movsi_internal}
     (nil))
(insn 574 573 576 119 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 394)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(jump_insn 576 574 577 119 (set (pc)
        (label_ref 575)) 636 {jump}
     (nil)
 -> 575)
;;  succ:       38 [100.0%]  (DFS_BACK)

(barrier 577 576 791)
;; basic block 120, loop depth 1, count 0, freq 2
;;  prev block 119, next block 121, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%] 
(code_label 791 577 790 120 189 "" [1 uses])
(note 790 791 41 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 41 790 578 120 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 90 {*movsi_internal}
     (nil))
;;  succ:       121 [100.0%]  (FALLTHRU)

;; basic block 121, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 120, next block 122, flags: (NEW, REACHABLE, RTL)
;;  pred:       118 [9.0%] 
;;              120 [100.0%]  (FALLTHRU)
(code_label 578 41 579 121 134 "" [1 uses])
(note 579 578 580 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 581 121 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 90 {*movsi_internal}
     (nil))
(insn 581 580 582 121 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 252 [ D.83218 ])
            (reg/v:SI 83 [ tmp ]))) D:\LHX\7.5 contest\t1.cpp:56 7 {*cmpsi_1}
     (nil))
(jump_insn 582 581 583 121 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 596 {*jcc_1}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 597)
;;  succ:       122 [29.0%]  (FALLTHRU)
;;              123 [71.0%] 

;; basic block 122, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 121, next block 123, flags: (NEW, REACHABLE, RTL)
;;  pred:       121 [29.0%]  (FALLTHRU)
(note 583 582 584 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 584 583 585 122 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 83 [ tmp ])) D:\LHX\7.5 contest\t1.cpp:57 90 {*movsi_internal}
     (nil))
(insn 585 584 586 122 (set (reg/f:SI 395)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (nil))
(insn 586 585 587 122 (set (reg/f:SI 396)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1212 90 {*movsi_internal}
     (nil))
(insn 587 586 588 122 (set (reg/f:SI 397)
        (mem/f/c:SI (reg/f:SI 396) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (nil))
(insn 588 587 589 122 (set (mem/f/c:SI (plus:SI (reg/f:SI 395)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 397)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 90 {*movsi_internal}
     (nil))
(insn 589 588 590 122 (parallel [
            (set (reg:SI 398)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 220 {*addsi_1}
     (nil))
(insn 590 589 591 122 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 398)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 591 590 592 122 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:58 90 {*movsi_internal}
     (nil))
(call_insn 592 591 593 122 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:58 646 {*call_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 593 592 594 122 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 594 593 595 122 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(jump_insn 595 594 596 122 (set (pc)
        (label_ref 608)) 636 {jump}
     (nil)
 -> 608)
;;  succ:       125 [100.0%] 

(barrier 596 595 597)
;; basic block 123, loop depth 1, count 0, freq 19, maybe hot
;;  prev block 122, next block 124, flags: (NEW, REACHABLE, RTL)
;;  pred:       121 [71.0%] 
(code_label 597 596 598 123 171 "" [1 uses])
(note 598 597 599 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 599 598 600 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ tmp ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:60 7 {*cmpsi_1}
     (nil))
(jump_insn 600 599 601 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 596 {*jcc_1}
     (int_list:REG_BR_PROB 8629 (nil))
 -> 608)
;;  succ:       124 [13.7%]  (FALLTHRU)
;;              125 [86.3%] 

;; basic block 124, loop depth 1, count 0, freq 3
;;  prev block 123, next block 125, flags: (NEW, REACHABLE, RTL)
;;  pred:       123 [13.7%]  (FALLTHRU)
(note 601 600 602 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 602 601 603 124 (parallel [
            (set (reg:SI 399)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (nil))
(insn 603 602 604 124 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 399)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 604 603 605 124 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 90 {*movsi_internal}
     (nil))
(call_insn 605 604 606 124 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 646 {*call_pop}
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (nil))))
(insn 606 605 607 124 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 607 606 608 124 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       125 [100.0%]  (FALLTHRU)

;; basic block 125, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 124, next block 126, flags: (NEW, REACHABLE, RTL)
;;  pred:       28 [71.0%] 
;;              122 [100.0%] 
;;              123 [86.3%] 
;;              124 [100.0%]  (FALLTHRU)
(code_label 608 607 609 125 130 "" [3 uses])
(note 609 608 610 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 610 609 611 125 (set (reg:SI 400)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 611 610 612 125 (parallel [
            (set (reg:SI 125 [ D.83218 ])
                (plus:SI (reg:SI 400)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 220 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 612 611 613 125 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (reg:SI 125 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 613 612 615 125 (set (reg:SI 102 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(insn 615 613 616 125 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 102 [ D.83218 ])
            (reg:SI 125 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:45 7 {*cmpsi_1}
     (nil))
(jump_insn 616 615 617 125 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 614)
;;  succ:       28 [91.0%]  (DFS_BACK)
;;              126 [9.0%]  (FALLTHRU)

;; basic block 126, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 125, next block 127, flags: (NEW, REACHABLE, RTL)
;;  pred:       125 [9.0%]  (FALLTHRU)
;;              26 [100.0%] 
(code_label 617 616 618 126 129 "" [1 uses])
(note 618 617 619 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 619 618 620 126 (set (reg/f:SI 401)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 620 619 621 126 (set (reg/f:SI 402)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 621 620 622 126 (set (reg/f:SI 404)
        (mem/f/c:SI (plus:SI (reg/f:SI 401)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 622 621 623 126 (parallel [
            (set (reg:SI 403 [ D.83218 ])
                (minus:SI (reg/f:SI 404)
                    (mem/f/c:SI (reg/f:SI 402) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 401)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (mem/f/c:SI (reg/f:SI 402) [6 MEM[(int * *)&num]+0 S4 A32]))
        (nil)))
(insn 623 622 624 126 (parallel [
            (set (reg:SI 406 [ D.83218 ])
                (ashiftrt:SI (reg:SI 403 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 403 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 624 623 625 126 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 406 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(insn 625 624 626 126 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 252 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(insn 626 625 627 126 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 90 {*movsi_internal}
     (nil))
(call_insn 627 626 628 126 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))
(insn 628 627 629 126 (set (reg/f:SI 407)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 629 628 630 126 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (reg/f:SI 407) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 630 629 631 126 (set (reg/f:SI 408)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 631 630 632 126 (set (reg/f:SI 410)
        (mem/f/c:SI (plus:SI (reg/f:SI 408)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 632 631 633 126 (parallel [
            (set (reg:SI 409 [ D.83218 ])
                (minus:SI (reg/f:SI 410)
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 408)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (reg/f:SI 129 [ D.83222 ]))
        (nil)))
(insn 633 632 634 126 (parallel [
            (set (reg:SI 412 [ D.83218 ])
                (ashiftrt:SI (reg:SI 409 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 409 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 634 633 635 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 412 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 635 634 657 126 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 640)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 640)
;;  succ:       128 [91.0%] 
;;              127 [9.0%]  (FALLTHRU)

;; basic block 127, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 126, next block 128, flags: (NEW, REACHABLE, RTL)
;;  pred:       126 [9.0%]  (FALLTHRU)
;;              130 [100.0%] 
(code_label 657 635 636 127 175 "" [1 uses])
(note 636 657 637 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 637 636 638 127 (set (reg:SI 260 [ <retval> ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:64 90 {*movsi_internal}
     (nil))
(jump_insn 638 637 639 127 (set (pc)
        (label_ref 775)) D:\LHX\7.5 contest\t1.cpp:64 636 {jump}
     (nil)
 -> 775)
;;  succ:       153 [100.0%] 

(barrier 639 638 640)
;; basic block 128, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 127, next block 129, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       126 [91.0%] 
(code_label 640 639 641 128 173 "" [1 uses])
(note 641 640 42 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 42 641 650 128 (set (reg/v:SI 132 [ i ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
;;  succ:       129 [100.0%]  (FALLTHRU)

;; basic block 129, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 128, next block 130, flags: (NEW, REACHABLE, RTL)
;;  pred:       128 [100.0%]  (FALLTHRU)
;;              129 [91.0%]  (DFS_BACK)
(code_label 650 42 642 129 174 "" [1 uses])
(note 642 650 643 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 643 642 644 129 (set (reg:SI 414)
        (mem:SI (plus:SI (mult:SI (reg/v:SI 132 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 129 [ D.83222 ])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(insn 644 643 645 129 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 414)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(insn 645 644 646 129 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 90 {*movsi_internal}
     (nil))
(call_insn 646 645 647 129 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 647 646 648 129 (parallel [
            (set (reg/v:SI 132 [ i ])
                (plus:SI (reg/v:SI 132 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 220 {*addsi_1}
     (nil))
(insn 648 647 649 129 (set (reg/f:SI 415)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 649 648 651 129 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (reg/f:SI 415) [6 MEM[(int * *)&num]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 651 649 652 129 (set (reg/f:SI 416)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) 90 {*movsi_internal}
     (nil))
(insn 652 651 653 129 (set (reg/f:SI 418)
        (mem/f/c:SI (plus:SI (reg/f:SI 416)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 90 {*movsi_internal}
     (nil))
(insn 653 652 654 129 (parallel [
            (set (reg:SI 417 [ D.83218 ])
                (minus:SI (reg/f:SI 418)
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 263 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 416)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (reg/f:SI 129 [ D.83222 ]))
        (nil)))
(insn 654 653 655 129 (parallel [
            (set (reg:SI 420 [ D.83218 ])
                (ashiftrt:SI (reg:SI 417 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 530 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 417 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 655 654 656 129 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 132 [ i ])
            (reg:SI 420 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:63 7 {*cmpsi_1}
     (nil))
(jump_insn 656 655 660 129 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 650)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 650)
;;  succ:       129 [91.0%]  (DFS_BACK)
;;              130 [9.0%]  (FALLTHRU)

;; basic block 130, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 129, next block 131, flags: (NEW, REACHABLE, RTL)
;;  pred:       129 [9.0%]  (FALLTHRU)
(note 660 656 658 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(jump_insn 658 660 659 130 (set (pc)
        (label_ref 657)) 636 {jump}
     (nil)
 -> 657)
;;  succ:       127 [100.0%] 

(barrier 659 658 793)
;; basic block 131, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 130, next block 132, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [9.0%] 
(code_label 793 659 792 131 190 "" [1 uses])
(note 792 793 44 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 44 792 794 131 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 794 44 795 131 (set (pc)
        (label_ref 661)) 636 {jump}
     (nil)
 -> 661)
;;  succ:       133 [100.0%] 

(barrier 795 794 797)
;; basic block 132, loop depth 2, count 0, freq 16, maybe hot
;;  prev block 131, next block 133, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 [6.7%] 
(code_label 797 795 796 132 191 "" [1 uses])
(note 796 797 43 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 43 796 661 132 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 248 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 90 {*movsi_internal}
     (nil))
;;  succ:       133 [100.0%]  (FALLTHRU)

;; basic block 133, loop depth 2, count 0, freq 156, maybe hot
;;  prev block 132, next block 134, flags: (NEW, REACHABLE, RTL)
;;  pred:       131 [100.0%] 
;;              132 [100.0%]  (FALLTHRU)
;;              48 [50.0%] 
;;              50 [50.0%] 
(code_label 661 43 662 133 135 "" [3 uses])
(note 662 661 663 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 663 662 664 133 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) 90 {*movsi_internal}
     (nil))
(insn 664 663 665 133 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 665 664 666 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 666 665 667 133 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 667 666 668 133 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
(insn 668 667 669 133 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 669 668 670 133 (parallel [
            (set (reg:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (nil))
(insn 670 669 671 133 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 671 670 672 133 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 672 671 673 133 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 673 672 674 133 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 674 673 675 133 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 675 674 676 133 (set (reg/v:DI 259 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 89 {*movdi_internal}
     (nil))
(insn 676 675 677 133 (set (reg/f:SI 191 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 259 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 677 676 679 133 (set (reg/f:SI 192 [ __res$second ])
        (subreg:SI (reg/v:DI 259 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 679 677 680 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 192 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 680 679 684 133 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (int_list:REG_BR_PROB 7837 (nil))
 -> 678)
;;  succ:       53 [78.4%] 
;;              134 [21.6%]  (FALLTHRU)

;; basic block 134, loop depth 2, count 0, freq 34, maybe hot
;;  prev block 133, next block 135, flags: (NEW, REACHABLE, RTL)
;;  pred:       133 [21.6%]  (FALLTHRU)
(note 684 680 682 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(jump_insn 682 684 683 134 (set (pc)
        (label_ref 681)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 636 {jump}
     (nil)
 -> 681)
;;  succ:       62 [100.0%] 

(barrier 683 682 803)
;; basic block 135, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 134, next block 136, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 [9.0%] 
(code_label 803 683 802 135 193 "" [1 uses])
(note 802 803 46 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 46 802 804 135 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 804 46 805 135 (set (pc)
        (label_ref 685)) 636 {jump}
     (nil)
 -> 685)
;;  succ:       137 [100.0%] 

(barrier 805 804 807)
;; basic block 136, loop depth 2, count 0, freq 5
;;  prev block 135, next block 137, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 [6.6%] 
(code_label 807 805 806 136 194 "" [1 uses])
(note 806 807 45 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 45 806 685 136 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 249 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 90 {*movsi_internal}
     (nil))
;;  succ:       137 [100.0%]  (FALLTHRU)

;; basic block 137, loop depth 2, count 0, freq 45, maybe hot
;;  prev block 136, next block 138, flags: (NEW, REACHABLE, RTL)
;;  pred:       135 [100.0%] 
;;              136 [100.0%]  (FALLTHRU)
;;              75 [50.0%] 
;;              77 [50.0%] 
(code_label 685 45 686 137 147 "" [3 uses])
(note 686 685 687 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 687 686 688 137 (set (reg/v:SI 256 [ __pos ])
        (reg/f:SI 186 [ __i$_M_node ])) 90 {*movsi_internal}
     (nil))
(insn 688 687 689 137 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 689 688 690 137 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 690 689 691 137 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 691 690 692 137 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
(insn 692 691 693 137 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 693 692 694 137 (parallel [
            (set (reg:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (nil))
(insn 694 693 695 137 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 695 694 696 137 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 256 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 696 695 697 137 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 697 696 698 137 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 698 697 699 137 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 699 698 700 137 (set (reg/v:DI 257 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 89 {*movdi_internal}
     (nil))
(insn 700 699 701 137 (set (reg/f:SI 206 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 257 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 701 700 703 137 (set (reg/f:SI 207 [ __res$second ])
        (subreg:SI (reg/v:DI 257 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 703 701 704 137 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 207 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 704 703 708 137 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (int_list:REG_BR_PROB 7837 (nil))
 -> 702)
;;  succ:       80 [78.4%] 
;;              138 [21.6%]  (FALLTHRU)

;; basic block 138, loop depth 2, count 0, freq 10, maybe hot
;;  prev block 137, next block 139, flags: (NEW, REACHABLE, RTL)
;;  pred:       137 [21.6%]  (FALLTHRU)
(note 708 704 706 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(jump_insn 706 708 707 138 (set (pc)
        (label_ref 705)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 636 {jump}
     (nil)
 -> 705)
;;  succ:       89 [100.0%] 

(barrier 707 706 709)
;; basic block 139, loop depth 2, count 0, freq 39, maybe hot
;;  prev block 138, next block 140, flags: (NEW, REACHABLE, RTL)
;;  pred:       90 [50.0%] 
(code_label 709 707 710 139 158 "" [1 uses])
(note 710 709 711 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 711 710 712 139 (set (reg/f:SI 423)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) 90 {*movsi_internal}
     (nil))
(insn 712 711 714 139 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 423)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 714 712 715 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 715 714 718 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 713)
;;  succ:       92 [91.0%] 
;;              140 [9.0%]  (FALLTHRU)

;; basic block 140, loop depth 2, count 0, freq 4
;;  prev block 139, next block 142, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       139 [9.0%]  (FALLTHRU)
(note 718 715 48 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 48 718 716 140 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 90 {*movsi_internal}
     (nil))
(jump_insn 716 48 717 140 (set (pc)
        (label_ref 724)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 636 {jump}
     (nil)
 -> 724)
;;  succ:       143 [100.0%] 

(barrier 717 716 813)
;; basic block 142, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 140, next block 143, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 [10.4%] 
(code_label 813 717 812 142 196 "" [1 uses])
(note 812 813 47 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 47 812 724 142 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 250 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 90 {*movsi_internal}
     (nil))
;;  succ:       143 [100.0%]  (FALLTHRU)

;; basic block 143, loop depth 2, count 0, freq 45, maybe hot
;;  prev block 142, next block 144, flags: (NEW, REACHABLE, RTL)
;;  pred:       140 [100.0%] 
;;              142 [100.0%]  (FALLTHRU)
;;              101 [50.0%] 
;;              103 [50.0%] 
(code_label 724 47 725 143 163 "" [3 uses])
(note 725 724 726 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 726 725 727 143 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) 90 {*movsi_internal}
     (nil))
(insn 727 726 728 143 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(call_insn 728 727 729 143 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 648 {*call_value}
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 729 728 730 143 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 90 {*movsi_internal}
     (nil))
(insn 730 729 731 143 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 89 {*movdi_internal}
     (nil))
(insn 731 730 732 143 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 90 {*movsi_internal}
     (nil))
(insn 732 731 733 143 (parallel [
            (set (reg:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 220 {*addsi_1}
     (nil))
(insn 733 732 734 143 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 734 733 735 143 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 735 734 736 143 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(call_insn 736 735 737 143 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 653 {*call_value_pop}
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 7 sp) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 737 736 738 143 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 220 {*addsi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 738 737 739 143 (set (reg/v:DI 255 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 89 {*movdi_internal}
     (nil))
(insn 739 738 740 143 (set (reg/f:SI 224 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 255 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 740 739 742 143 (set (reg/f:SI 225 [ __res$second ])
        (subreg:SI (reg/v:DI 255 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 90 {*movsi_internal}
     (nil))
(insn 742 740 743 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 225 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 743 742 747 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 596 {*jcc_1}
     (int_list:REG_BR_PROB 7837 (nil))
 -> 741)
;;  succ:       106 [78.4%] 
;;              144 [21.6%]  (FALLTHRU)

;; basic block 144, loop depth 2, count 0, freq 10, maybe hot
;;  prev block 143, next block 145, flags: (NEW, REACHABLE, RTL)
;;  pred:       143 [21.6%]  (FALLTHRU)
(note 747 743 745 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(jump_insn 745 747 746 144 (set (pc)
        (label_ref 744)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 636 {jump}
     (nil)
 -> 744)
;;  succ:       115 [100.0%] 

(barrier 746 745 780)
;; basic block 145, loop depth 0, count 0, freq 1
;;  prev block 144, next block 146, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
(code_label 780 746 779 145 186 "" [1 uses])
(note 779 780 49 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 49 779 748 145 (set (reg/v:DI 164 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 89 {*movdi_internal}
     (nil))
;;  succ:       146 [100.0%]  (FALLTHRU)

;; basic block 146, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 145, next block 147, flags: (NEW, REACHABLE, RTL)
;;  pred:       145 [100.0%]  (FALLTHRU)
;;              8 [100.0%] 
(code_label 748 49 749 146 115 "" [1 uses])
(note 749 748 6 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 6 749 750 146 (set (reg/v:DI 159 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
(jump_insn 750 6 751 146 (set (pc)
        (label_ref 88)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 636 {jump}
     (nil)
 -> 88)
;;  succ:       9 [100.0%] 

(barrier 751 750 783)
;; basic block 147, loop depth 1, count 0, freq 81, maybe hot
;;  prev block 146, next block 148, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [9.0%] 
(code_label 783 751 782 147 187 "" [1 uses])
(note 782 783 50 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 50 782 752 147 (set (reg/v:DI 180 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 89 {*movdi_internal}
     (nil))
;;  succ:       148 [100.0%]  (FALLTHRU)

;; basic block 148, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 147, next block 149, flags: (NEW, REACHABLE, RTL)
;;  pred:       147 [100.0%]  (FALLTHRU)
;;              17 [100.0%] 
(code_label 752 50 753 148 120 "" [1 uses])
(note 753 752 10 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 10 753 754 148 (set (reg/v:DI 175 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 89 {*movdi_internal}
     (nil))
(jump_insn 754 10 755 148 (set (pc)
        (label_ref 140)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 636 {jump}
     (nil)
 -> 140)
;;  succ:       18 [100.0%] 

(barrier 755 754 756)
;; basic block 149, loop depth 0, count 0, freq 0
;;  prev block 148, next block 150, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [1.0%] 
(code_label 756 755 757 149 119 "" [1 uses])
(note 757 756 758 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 758 757 760 149 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 90 {*movsi_internal}
     (nil))
(jump_insn 760 758 761 149 (set (pc)
        (label_ref 759)) D:\LHX\7.5 contest\t1.cpp:45 636 {jump}
     (nil)
 -> 759)
;;  succ:       26 [100.0%] 

(barrier 761 760 769)
;; basic block 150, loop depth 2, count 0, freq 0
;;  prev block 149, next block 151, flags: (NEW, REACHABLE, RTL)
;;  pred:       151 [50.0%] 
(code_label 769 761 762 150 185 "" [1 uses])
(note 762 769 763 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 763 762 764 150 (set (reg/f:SI 425)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) 90 {*movsi_internal}
     (nil))
(insn 764 763 765 150 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 425)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(jump_insn 765 764 766 150 (set (pc)
        (label_ref 713)) 636 {jump}
     (nil)
 -> 713)
;;  succ:       92 [100.0%] 

(barrier 766 765 767)
;; basic block 151, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 150, next block 152, flags: (NEW, REACHABLE, RTL)
;;  pred:       78 [100.0%] 
;;              76 [50.0%] 
(code_label 767 766 768 151 153 "" [2 uses])
(note 768 767 770 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 770 768 771 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 771 770 774 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 769)
;;  succ:       150 [50.0%] 
;;              152 [50.0%]  (FALLTHRU)

;; basic block 152, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 151, next block 153, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       151 [50.0%]  (FALLTHRU)
(note 774 771 772 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(jump_insn 772 774 773 152 (set (pc)
        (label_ref:SI 721)) D:\LHX\7.5 contest\t1.cpp:53 636 {jump}
     (nil)
 -> 721)
;;  succ:       118 [100.0%] 

(barrier 773 772 775)
;; basic block 153, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 152, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       127 [100.0%] 
(code_label 775 773 778 153 114 "" [1 uses])
(note 778 775 776 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 776 778 777 153 (set (reg/i:SI 0 ax)
        (reg:SI 260 [ <retval> ])) D:\LHX\7.5 contest\t1.cpp:64 90 {*movsi_internal}
     (nil))
(insn 777 776 0 153 (use (reg/i:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function (static initializers for D:\LHX\7.5 contest\t1.cpp) (_GLOBAL__sub_I_s, funcdef_no=6112, decl_uid=80904, symbol_order=4233) (executed once)

(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 032bbb80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 641 {*call}
     (nil)
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 0737aa00 __tcf_0>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 90 {*movsi_internal}
     (nil))
(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 83)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 83)
                (const_int 4 [0x4])) [20 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 84)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 85)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:SI (reg/f:SI 85)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree_impl *)&s]._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 86)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 86)
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 90 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 87)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 90 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 87)
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 90 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 0737ac80 __tcf_1>)) D:\LHX\7.5 contest\t1.cpp:20 90 {*movsi_internal}
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:20 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 21 20 22 2 (set (reg/f:SI 88)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (mem/f/c:SI (reg/f:SI 88) [6 MEM[(struct _Vector_impl *)&num]._M_start+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 89)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 89)
                (const_int 4 [0x4])) [6 MEM[(struct _Vector_impl *)&num]._M_finish+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 90)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 90)
                (const_int 8 [0x8])) [6 MEM[(struct _Vector_impl *)&num]._M_end_of_storage+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 90 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 0737ad00 __tcf_2>)) D:\LHX\7.5 contest\t1.cpp:23 90 {*movsi_internal}
     (nil))
(call_insn 28 27 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:23 648 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)

