// Seed: 2447775022
module module_0 ();
  assign id_1 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    output logic id_5,
    output tri0 id_6,
    input logic id_7,
    output tri1 id_8,
    output tri id_9,
    output wor id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13
);
  always id_5 <= id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  if (id_3) id_13(.id_0(1), .id_1(1), .id_2(1), .id_3(), .id_4({""}), .id_5(1));
  else begin : LABEL_0
    id_14(
        .id_0(id_1), .id_1(), .id_2(1), .id_3(1), .id_4(""), .id_5(id_6), .id_6(id_4)
    );
  end
endmodule
