17
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../../impl1/source/counter.v" 26 ADC_trigger
~A 1 "./../../impl1/source/counter.v" 26 ADC_trigger
~M 1 "./../../impl1/source/FIFO.v" 8 FIFO
~A 1 "./../../impl1/source/FIFO.v" 8 FIFO
~M 3 "./../../impl1/source/RAM.v" 8 RAM
~A 1 "./../../impl1/source/RAM.v" 8 RAM
~M 1 "./../../impl1/source/spi_not_efb.v" 3 SPI_slave
~A 1 "./../../impl1/source/spi_not_efb.v" 3 SPI_slave
~M 1 "./../../impl1/source/capacitance_avk.v" 57 avk_antibounce
~A 1 "./../../impl1/source/capacitance_avk.v" 57 avk_antibounce
~M 1 "./../../impl1/source/capacitance_avk.v" 3 avk_capacitance
~A 1 "./../../impl1/source/capacitance_avk.v" 3 avk_capacitance
~M 1 "./../../impl1/source/dividers1.v" 11 clock_4mhz
~A 1 "./../../impl1/source/dividers1.v" 11 clock_4mhz
~M 1 "./../../impl1/source/dividers1.v" 120 clock_5ms
~A 1 "./../../impl1/source/dividers1.v" 120 clock_5ms
~M 3 "./../../impl1/source/top.v" 2 clock_6mhz
~A 1 "./../../impl1/source/top.v" 2 clock_6mhz
~M 1 "./../../impl1/source/capacitance_avk.v" 155 comp_buffer
~A 1 "./../../impl1/source/capacitance_avk.v" 155 comp_buffer
~M 1 "./../../impl1/source/counter.v" 149 count_choise
~A 1 "./../../impl1/source/counter.v" 149 count_choise
~M 1 "./../../impl1/source/counter.v" 178 count_prebufer
~A 1 "./../../impl1/source/counter.v" 178 count_prebufer
~M 1 "./../../impl1/source/counter.v" 61 counter
~A 1 "./../../impl1/source/counter.v" 61 counter
~M 1 "./../../impl1/source/top.v" 446 fifo_control
~A 1 "./../../impl1/source/top.v" 446 fifo_control
~M 3 "./../../impl1/source/highvoltage.v" 3 highvoltage
~A 1 "./../../impl1/source/highvoltage.v" 3 highvoltage
~M 1 "./../../impl1/source/main_ctrl.v" 3 main_ctrl
~A 1 "./../../impl1/source/main_ctrl.v" 3 main_ctrl
~M 1 "./../../impl1/source/main_ctrl.v" 709 ref_choise
~A 1 "./../../impl1/source/main_ctrl.v" 709 ref_choise
~M 1 "./../../impl1/source/top.v" 409 reset
~A 1 "./../../impl1/source/top.v" 409 reset
~M 1 "./../../impl1/source/capacitance_avk.v" 107 switch_reference
~A 1 "./../../impl1/source/capacitance_avk.v" 107 switch_reference
~M 3 "./../../impl1/source/tb_fifo.v" 3 tb_fifo
~A 1 "./../../impl1/source/tb_fifo.v" 3 tb_fifo
~M 3 "./../../impl1/source/testbench.v" 3 testbench
~A 1 "./../../impl1/source/testbench.v" 3 testbench
~M 3 "./../../impl1/source/testbench_antibounce.v" 3 testbench_antibounce
~A 1 "./../../impl1/source/testbench_antibounce.v" 3 testbench_antibounce
~M 3 "./../../impl1/source/testbench_clock_4mhz.v" 3 testbench_clock_4mhz
~A 1 "./../../impl1/source/testbench_clock_4mhz.v" 3 testbench_clock_4mhz
~M 3 "./../../impl1/source/testbench_clock_5ms.v" 3 testbench_clock_5ms
~A 1 "./../../impl1/source/testbench_clock_5ms.v" 3 testbench_clock_5ms
~M 3 "./../../impl1/source/testbench_pulse_counter.v" 51 testbench_pulse_counter
~A 1 "./../../impl1/source/testbench_pulse_counter.v" 51 testbench_pulse_counter
~M 3 "./../../impl1/source/testbench_spi.v" 3 testbench_spi
~A 1 "./../../impl1/source/testbench_spi.v" 3 testbench_spi
~M 3 "./../../impl1/source/top.v" 16 top
~A 1 "./../../impl1/source/top.v" 16 top
~M 3 "./../../impl1/source/wb_ctrl.v" 54 wb_ctrl
~A 1 "./../../impl1/source/wb_ctrl.v" 54 wb_ctrl
