--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr
Nexys3v6.pcf -ucf Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.372ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X32Y15.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.464 - 0.451)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X20Y38.A5      net (fanout=1)        0.820   My_E190/XLXN_76
    SLICE_X20Y38.A       Tilo                  0.205   my_Master/Stack_Master/R1/q<23>
                                                       My_E190/XLXI_28
    SLICE_X32Y15.CE      net (fanout=7)        2.482   E190
    SLICE_X32Y15.CLK     Tceck                 0.335   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.948ns logic, 3.302ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.464 - 0.451)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X20Y38.A6      net (fanout=2)        0.778   My_E190/XLXN_74
    SLICE_X20Y38.A       Tilo                  0.205   my_Master/Stack_Master/R1/q<23>
                                                       My_E190/XLXI_28
    SLICE_X32Y15.CE      net (fanout=7)        2.482   E190
    SLICE_X32Y15.CLK     Tceck                 0.335   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (0.948ns logic, 3.260ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X32Y15.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.464 - 0.451)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X20Y38.A5      net (fanout=1)        0.820   My_E190/XLXN_76
    SLICE_X20Y38.A       Tilo                  0.205   my_Master/Stack_Master/R1/q<23>
                                                       My_E190/XLXI_28
    SLICE_X32Y15.CE      net (fanout=7)        2.482   E190
    SLICE_X32Y15.CLK     Tceck                 0.315   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (0.928ns logic, 3.302ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.464 - 0.451)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X20Y38.A6      net (fanout=2)        0.778   My_E190/XLXN_74
    SLICE_X20Y38.A       Tilo                  0.205   my_Master/Stack_Master/R1/q<23>
                                                       My_E190/XLXI_28
    SLICE_X32Y15.CE      net (fanout=7)        2.482   E190
    SLICE_X32Y15.CLK     Tceck                 0.315   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.928ns logic, 3.260ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_3 (SLICE_X32Y15.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.464 - 0.451)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X20Y38.A5      net (fanout=1)        0.820   My_E190/XLXN_76
    SLICE_X20Y38.A       Tilo                  0.205   my_Master/Stack_Master/R1/q<23>
                                                       My_E190/XLXI_28
    SLICE_X32Y15.CE      net (fanout=7)        2.482   E190
    SLICE_X32Y15.CLK     Tceck                 0.314   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.927ns logic, 3.302ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.464 - 0.451)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X20Y38.A6      net (fanout=2)        0.778   My_E190/XLXN_74
    SLICE_X20Y38.A       Tilo                  0.205   my_Master/Stack_Master/R1/q<23>
                                                       My_E190/XLXI_28
    SLICE_X32Y15.CE      net (fanout=7)        2.482   E190
    SLICE_X32Y15.CLK     Tceck                 0.314   an_3_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.927ns logic, 3.260ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X20Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.BQ      Tcko                  0.200   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X20Y53.B5      net (fanout=1)        0.070   My_E190/XLXI_29/COUNT<1>
    SLICE_X20Y53.CLK     Tah         (-Th)    -0.121   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X13Y37.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X13Y37.C5      net (fanout=2)        0.060   Inst_debounce4/delay2<2>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_0 (SLICE_X20Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_0 (FF)
  Destination:          My_E190/XLXI_29/COUNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_0 to My_E190/XLXI_29/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.200   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_0
    SLICE_X20Y53.A6      net (fanout=2)        0.023   My_E190/XLXI_29/COUNT<0>
    SLICE_X20Y53.CLK     Tah         (-Th)    -0.190   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Mcount_COUNT_xor<0>11_INV_0
                                                       My_E190/XLXI_29/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0/CK
  Location pin: SLICE_X32Y47.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1/CK
  Location pin: SLICE_X32Y47.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 14698838536 paths analyzed, 5131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.757ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/BufO_reg/q_1 (SLICE_X19Y14.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/BufO_reg/q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.421 - 0.446)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/BufO_reg/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AMUX    Tshcko                0.461   N387
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X0Y23.A3       net (fanout=8)        2.784   my_Master/HCU_Master/Ipcode<10>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X19Y14.CE      net (fanout=38)       1.014   my_Master/BufOld
    SLICE_X19Y14.CLK     Tceck                 0.324   my_Master/BufO_reg/q<1>
                                                       my_Master/BufO_reg/q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (1.249ns logic, 6.253ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/BufO_reg/q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/BufO_reg/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X0Y23.A1       net (fanout=8)        2.358   my_Master/HCU_Master/Ipcode<9>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X19Y14.CE      net (fanout=38)       1.014   my_Master/BufOld
    SLICE_X19Y14.CLK     Tceck                 0.324   my_Master/BufO_reg/q<1>
                                                       my_Master/BufO_reg/q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.062ns (1.235ns logic, 5.827ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/BufO_reg/q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.421 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/BufO_reg/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X0Y23.A6       net (fanout=8)        2.020   my_Master/HCU_Master/Ipcode<8>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X19Y14.CE      net (fanout=38)       1.014   my_Master/BufOld
    SLICE_X19Y14.CLK     Tceck                 0.324   my_Master/BufO_reg/q<1>
                                                       my_Master/BufO_reg/q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (1.235ns logic, 5.489ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/BufO_reg/q_6 (SLICE_X25Y16.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/BufO_reg/q_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.437 - 0.446)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/BufO_reg/q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AMUX    Tshcko                0.461   N387
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X0Y23.A3       net (fanout=8)        2.784   my_Master/HCU_Master/Ipcode<10>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X25Y16.CE      net (fanout=38)       1.009   my_Master/BufOld
    SLICE_X25Y16.CLK     Tceck                 0.340   my_Master/BufO_reg/q<7>
                                                       my_Master/BufO_reg/q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (1.265ns logic, 6.248ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/BufO_reg/q_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.437 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/BufO_reg/q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X0Y23.A1       net (fanout=8)        2.358   my_Master/HCU_Master/Ipcode<9>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X25Y16.CE      net (fanout=38)       1.009   my_Master/BufOld
    SLICE_X25Y16.CLK     Tceck                 0.340   my_Master/BufO_reg/q<7>
                                                       my_Master/BufO_reg/q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.251ns logic, 5.822ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/BufO_reg/q_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.437 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/BufO_reg/q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X0Y23.A6       net (fanout=8)        2.020   my_Master/HCU_Master/Ipcode<8>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X25Y16.CE      net (fanout=38)       1.009   my_Master/BufOld
    SLICE_X25Y16.CLK     Tceck                 0.340   my_Master/BufO_reg/q<7>
                                                       my_Master/BufO_reg/q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (1.251ns logic, 5.484ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/BufO_reg/q_10 (SLICE_X27Y21.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/BufO_reg/q_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.436 - 0.446)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/BufO_reg/q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AMUX    Tshcko                0.461   N387
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X0Y23.A3       net (fanout=8)        2.784   my_Master/HCU_Master/Ipcode<10>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X27Y21.CE      net (fanout=38)       0.998   my_Master/BufOld
    SLICE_X27Y21.CLK     Tceck                 0.340   my_Master/BufO_reg/q<11>
                                                       my_Master/BufO_reg/q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (1.265ns logic, 6.237ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/BufO_reg/q_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.436 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/BufO_reg/q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X0Y23.A1       net (fanout=8)        2.358   my_Master/HCU_Master/Ipcode<9>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X27Y21.CE      net (fanout=38)       0.998   my_Master/BufOld
    SLICE_X27Y21.CLK     Tceck                 0.340   my_Master/BufO_reg/q<11>
                                                       my_Master/BufO_reg/q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.062ns (1.251ns logic, 5.811ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/BufO_reg/q_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.436 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/BufO_reg/q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X0Y23.A6       net (fanout=8)        2.020   my_Master/HCU_Master/Ipcode<8>
    SLICE_X0Y23.A        Tilo                  0.205   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/BufOld21
    SLICE_X21Y25.B1      net (fanout=72)       2.455   my_Master/N16
    SLICE_X21Y25.B       Tilo                  0.259   my_Master/BufO_reg/q<15>
                                                       my_Master/BufOld1
    SLICE_X27Y21.CE      net (fanout=38)       0.998   my_Master/BufOld
    SLICE_X27Y21.CLK     Tceck                 0.340   my_Master/BufO_reg/q<11>
                                                       my_Master/BufO_reg/q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (1.251ns logic, 5.473ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X12Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.223ns (0.956 - 0.733)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.DMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X12Y38.A5      net (fanout=1)        0.138   Inst_debounce4/delay3<3>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.434ns logic, 0.138ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X11Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.961 - 0.733)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X11Y38.A5      net (fanout=2)        0.212   Inst_debounce4/delay2<1>
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.413ns logic, 0.212ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X11Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (0.963 - 0.733)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_0
    SLICE_X11Y37.A5      net (fanout=1)        0.174   Inst_debounce4/delay3<0>
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.459ns logic, 0.174ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<23>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM4_RAMA/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<23>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM4_RAMA_D1/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.379ns|            0|            0|            0|  14698839011|
| TS_clk_gen_clk0               |     10.000ns|      4.372ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     16.757ns|          N/A|            0|            0|  14698838536|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.757|    6.883|    7.712|    5.528|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14698839011 paths, 0 nets, and 15023 connections

Design statistics:
   Minimum period:  16.757ns{1}   (Maximum frequency:  59.677MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 18 17:43:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 340 MB



