Timing Analyzer report for pfa_sensor_fusion
Wed Aug 20 16:59:46 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_div'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_div'
 17. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 18. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'clk_div'
 20. Slow 1200mV 85C Model Removal: 'clk_div'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_div'
 30. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 32. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clk_div'
 34. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 35. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'clk_div'
 37. Slow 1200mV 0C Model Removal: 'clk_div'
 38. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clk_div'
 47. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 48. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'clk_div'
 50. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 51. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'clk_div'
 53. Fast 1200mV 0C Model Removal: 'clk_div'
 54. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; pfa_sensor_fusion                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.0%      ;
;     Processors 3-12        ;   1.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50MHz                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_50MHz }                                            ;
; clk_div                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_div }                                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk_50MHz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 119.23 MHz ; 119.23 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 153.09 MHz ; 153.09 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -5.532 ; -217.101      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.550 ; -66.685       ;
; clk_50MHz                                            ; -0.911 ; -0.911        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; clk_div                                              ; 0.514 ; 0.000         ;
; clk_50MHz                                            ; 0.703 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.509 ; -293.846      ;
; clk_div                                              ; -3.364 ; -193.716      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.488 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.233 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -3.201 ; -122.842      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.789  ; 0.000         ;
; clk_50MHz                                            ; 9.761  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div'                                                                                                                                    ;
+--------+-------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.532 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 6.447      ;
; -5.426 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 6.346      ;
; -5.417 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 6.332      ;
; -5.362 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 6.282      ;
; -5.360 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 6.275      ;
; -5.349 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.265      ;
; -5.249 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.165      ;
; -5.243 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 6.164      ;
; -5.234 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.150      ;
; -5.227 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 6.147      ;
; -5.179 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 6.100      ;
; -5.178 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.094      ;
; -5.177 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.093      ;
; -5.164 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 6.085      ;
; -5.163 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 6.082      ;
; -5.149 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.087     ; 6.063      ;
; -5.148 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 6.067      ;
; -5.148 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.087     ; 6.062      ;
; -5.143 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 6.064      ;
; -5.141 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 6.060      ;
; -5.134 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.050      ;
; -5.131 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 6.050      ;
; -5.115 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 6.034      ;
; -5.109 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 6.025      ;
; -5.095 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 6.016      ;
; -5.079 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 6.000      ;
; -5.077 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 5.993      ;
; -5.044 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.965      ;
; -5.032 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 5.951      ;
; -5.030 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.951      ;
; -5.027 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.942      ;
; -5.027 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.953      ;
; -5.006 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 5.922      ;
; -4.993 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.087     ; 5.907      ;
; -4.992 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.913      ;
; -4.991 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 5.910      ;
; -4.987 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.908      ;
; -4.980 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.900      ;
; -4.973 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.899      ;
; -4.966 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.881      ;
; -4.965 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.885      ;
; -4.965 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.880      ;
; -4.962 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.883      ;
; -4.958 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.878      ;
; -4.948 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.868      ;
; -4.946 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.861      ;
; -4.944 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.865      ;
; -4.932 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.852      ;
; -4.923 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.843      ;
; -4.914 ; vga_display_controller:vga_ctrl|h_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 5.833      ;
; -4.904 ; vga_display_controller:vga_ctrl|v_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 5.823      ;
; -4.895 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.815      ;
; -4.892 ; vga_display_controller:vga_ctrl|v_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.082     ; 5.811      ;
; -4.889 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.809      ;
; -4.884 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.805      ;
; -4.880 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.800      ;
; -4.875 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.800      ;
; -4.867 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.787      ;
; -4.866 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.781      ;
; -4.865 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.785      ;
; -4.865 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.780      ;
; -4.858 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.778      ;
; -4.857 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.777      ;
; -4.856 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.782      ;
; -4.853 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.778      ;
; -4.852 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.772      ;
; -4.851 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.772      ;
; -4.849 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.769      ;
; -4.848 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.768      ;
; -4.844 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 5.760      ;
; -4.843 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.768      ;
; -4.841 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.761      ;
; -4.838 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.763      ;
; -4.832 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.752      ;
; -4.828 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.754      ;
; -4.827 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.752      ;
; -4.820 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.741      ;
; -4.819 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.740      ;
; -4.815 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.736      ;
; -4.812 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.732      ;
; -4.812 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.727      ;
; -4.811 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.726      ;
; -4.810 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.086     ; 5.725      ;
; -4.808 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.728      ;
; -4.798 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.718      ;
; -4.797 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.717      ;
; -4.792 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.718      ;
; -4.790 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.711      ;
; -4.763 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 5.679      ;
; -4.751 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.672      ;
; -4.749 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.669      ;
; -4.744 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.085     ; 5.660      ;
; -4.742 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.662      ;
; -4.740 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.661      ;
; -4.736 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]  ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.662      ;
; -4.735 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.087     ; 5.649      ;
; -4.731 ; vga_display_controller:vga_ctrl|h_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.651      ;
; -4.728 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.653      ;
; -4.721 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[3]  ; clk_div      ; clk_div     ; 1.000        ; -0.080     ; 5.642      ;
; -4.721 ; vga_display_controller:vga_ctrl|v_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.081     ; 5.641      ;
+--------+-------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.550 ; vga_display_controller:vga_ctrl|v_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.489      ;
; -4.385 ; vga_display_controller:vga_ctrl|v_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.324      ;
; -4.337 ; vga_display_controller:vga_ctrl|h_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.276      ;
; -4.292 ; vga_display_controller:vga_ctrl|v_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.231      ;
; -4.255 ; vga_display_controller:vga_ctrl|h_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.194      ;
; -4.245 ; vga_display_controller:vga_ctrl|h_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.184      ;
; -4.243 ; vga_display_controller:vga_ctrl|h_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.182      ;
; -4.217 ; vga_display_controller:vga_ctrl|h_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.156      ;
; -4.177 ; vga_display_controller:vga_ctrl|h_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.116      ;
; -4.172 ; vga_display_controller:vga_ctrl|v_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 2.111      ;
; -4.040 ; vga_display_controller:vga_ctrl|v_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.979      ;
; -4.027 ; vga_display_controller:vga_ctrl|h_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.966      ;
; -4.015 ; vga_display_controller:vga_ctrl|h_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.954      ;
; -4.011 ; vga_display_controller:vga_ctrl|v_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.950      ;
; -4.001 ; vga_display_controller:vga_ctrl|h_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.940      ;
; -3.916 ; vga_display_controller:vga_ctrl|v_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.855      ;
; -3.908 ; vga_display_controller:vga_ctrl|v_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.847      ;
; -3.870 ; vga_display_controller:vga_ctrl|v_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.809      ;
; -3.767 ; vga_display_controller:vga_ctrl|v_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.706      ;
; -3.689 ; vga_display_controller:vga_ctrl|h_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.022     ; 1.628      ;
; -3.615 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]   ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.458     ; 1.118      ;
; -3.606 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 1.106      ;
; -3.410 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 0.910      ;
; -3.408 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 0.908      ;
; -3.407 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.460     ; 0.908      ;
; -3.397 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 0.896      ;
; -3.396 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 0.896      ;
; -3.395 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.460     ; 0.896      ;
; -3.395 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 0.895      ;
; -3.395 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 0.894      ;
; -3.393 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 0.893      ;
; -3.391 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.460     ; 0.892      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.397 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.289      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
; -1.396 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.099     ; 8.288      ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                           ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.911 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.793      ; 3.456      ;
; -0.368 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.793      ; 3.413      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; sdram_controller:sdram_ctrl|state.ST_READ_LAT     ; sdram_controller:sdram_ctrl|state.ST_READ_LAT                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sdram_controller:sdram_ctrl|state.ST_READ_BURST   ; sdram_controller:sdram_ctrl|state.ST_READ_BURST                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.450 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.181      ;
; 0.453 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|state.ST_tMRD         ; sdram_controller:sdram_ctrl|state.ST_tMRD                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|state.ST_tRFC1        ; sdram_controller:sdram_ctrl|state.ST_tRFC1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|state.ST_tRFC2        ; sdram_controller:sdram_ctrl|state.ST_tRFC2                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.WAIT_READY    ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|sdram_ready_latched ; vga_frame_reader:frame_reader|sdram_ready_latched                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_DISPLAYING                          ; sys_state.SYS_DISPLAYING                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.IDLE                ; image_loader:img_loader|state.IDLE                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.WAIT_SDRAM          ; image_loader:img_loader|state.WAIT_SDRAM                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.WRITING             ; image_loader:img_loader|state.WRITING                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|bl_cnt[2]             ; sdram_controller:sdram_ctrl|bl_cnt[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|bl_cnt[1]             ; sdram_controller:sdram_ctrl|bl_cnt[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR      ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP  ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD      ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT     ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sys_state.SYS_LOADING                             ; sys_state.SYS_LOADING                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sys_state.SYS_WAIT_BUTTON                         ; sys_state.SYS_WAIT_BUTTON                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sys_state.SYS_WAIT_INIT                           ; sys_state.SYS_WAIT_INIT                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:sdram_ctrl|init_done             ; sdram_controller:sdram_ctrl|init_done                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.460 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.191      ;
; 0.460 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.191      ;
; 0.461 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.192      ;
; 0.465 ; image_loader:img_loader|state.DONE                ; image_loader:img_loader|state.DONE                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.198      ;
; 0.471 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.202      ;
; 0.471 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.202      ;
; 0.501 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; start_sync1                                       ; start_sync2                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.505 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]          ; fifo_buffer:pixel_fifo|write_ptr_bin[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.798      ;
; 0.536 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.649 ; sdram_controller:sdram_ctrl|col_rd[4]             ; sdram_controller:sdram_ctrl|addr_r[4]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.688 ; vga_frame_reader:frame_reader|frame_start_prev    ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.698 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.707 ; start_sync2                                       ; start_sync3                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.711 ; sdram_controller:sdram_ctrl|state.ST_WAIT_START   ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE_ALL                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.715 ; vga_frame_reader:frame_reader|frame_start_sync2   ; vga_frame_reader:frame_reader|frame_start_prev                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.724 ; sys_state.SYS_DISPLAYING                          ; vga_frame_reader:frame_reader|sdram_ready_latched                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.744 ; sdram_controller:sdram_ctrl|timer[2]              ; sdram_controller:sdram_ctrl|timer[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.755 ; image_loader:img_loader|pixel_count[2]            ; image_loader:img_loader|pixel_count[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.760 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; sdram_controller:sdram_ctrl|timer[3]              ; sdram_controller:sdram_ctrl|timer[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sdram_controller:sdram_ctrl|refresh_cnt[3]        ; sdram_controller:sdram_ctrl|refresh_cnt[3]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]           ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]           ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]          ; fifo_buffer:pixel_fifo|write_ptr_bin[10]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; fifo_buffer:pixel_fifo|write_ptr_bin[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sdram_controller:sdram_ctrl|row_rd[3]             ; sdram_controller:sdram_ctrl|row_rd[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; sdram_controller:sdram_ctrl|row_rd[1]             ; sdram_controller:sdram_ctrl|row_rd[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; sdram_controller:sdram_ctrl|refresh_cnt[13]       ; sdram_controller:sdram_ctrl|refresh_cnt[13]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|timer[5]              ; sdram_controller:sdram_ctrl|timer[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|timer[11]             ; sdram_controller:sdram_ctrl|timer[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|timer[13]             ; sdram_controller:sdram_ctrl|timer[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|refresh_cnt[1]        ; sdram_controller:sdram_ctrl|refresh_cnt[1]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|refresh_cnt[5]        ; sdram_controller:sdram_ctrl|refresh_cnt[5]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|refresh_cnt[11]       ; sdram_controller:sdram_ctrl|refresh_cnt[11]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; image_loader:img_loader|pixel_count[9]            ; image_loader:img_loader|pixel_count[9]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sdram_controller:sdram_ctrl|refresh_cnt[15]       ; sdram_controller:sdram_ctrl|refresh_cnt[15]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sdram_controller:sdram_ctrl|timer[15]             ; sdram_controller:sdram_ctrl|timer[15]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sdram_controller:sdram_ctrl|row_rd[9]             ; sdram_controller:sdram_ctrl|row_rd[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; sdram_controller:sdram_ctrl|timer[6]              ; sdram_controller:sdram_ctrl|timer[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|timer[7]              ; sdram_controller:sdram_ctrl|timer[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|timer[9]              ; sdram_controller:sdram_ctrl|timer[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|refresh_cnt[2]        ; sdram_controller:sdram_ctrl|refresh_cnt[2]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|refresh_cnt[6]        ; sdram_controller:sdram_ctrl|refresh_cnt[6]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|refresh_cnt[7]        ; sdram_controller:sdram_ctrl|refresh_cnt[7]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|refresh_cnt[9]        ; sdram_controller:sdram_ctrl|refresh_cnt[9]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|row_wr[9]             ; sdram_controller:sdram_ctrl|row_wr[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sdram_controller:sdram_ctrl|row_rd[11]            ; sdram_controller:sdram_ctrl|row_rd[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; sdram_controller:sdram_ctrl|row_rd[2]             ; sdram_controller:sdram_ctrl|row_rd[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; sdram_controller:sdram_ctrl|refresh_cnt[14]       ; sdram_controller:sdram_ctrl|refresh_cnt[14]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sdram_controller:sdram_ctrl|timer[1]              ; sdram_controller:sdram_ctrl|timer[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.078      ;
; 0.765 ; sdram_controller:sdram_ctrl|timer[4]              ; sdram_controller:sdram_ctrl|timer[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sdram_controller:sdram_ctrl|timer[14]             ; sdram_controller:sdram_ctrl|timer[14]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sdram_controller:sdram_ctrl|refresh_cnt[4]        ; sdram_controller:sdram_ctrl|refresh_cnt[4]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sdram_controller:sdram_ctrl|timer[12]             ; sdram_controller:sdram_ctrl|timer[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|timer[0]              ; sdram_controller:sdram_ctrl|timer[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; sdram_controller:sdram_ctrl|timer[8]              ; sdram_controller:sdram_ctrl|timer[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|timer[10]             ; sdram_controller:sdram_ctrl|timer[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|refresh_cnt[8]        ; sdram_controller:sdram_ctrl|refresh_cnt[8]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|refresh_cnt[10]       ; sdram_controller:sdram_ctrl|refresh_cnt[10]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_controller:sdram_ctrl|refresh_cnt[12]       ; sdram_controller:sdram_ctrl|refresh_cnt[12]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sdram_controller:sdram_ctrl|row_rd[10]            ; sdram_controller:sdram_ctrl|row_rd[10]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; sdram_controller:sdram_ctrl|row_rd[8]             ; sdram_controller:sdram_ctrl|row_rd[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; sdram_controller:sdram_ctrl|row_wr[3]             ; sdram_controller:sdram_ctrl|row_wr[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; sdram_controller:sdram_ctrl|row_wr[1]             ; sdram_controller:sdram_ctrl|row_wr[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; image_loader:img_loader|pixel_count[7]            ; image_loader:img_loader|pixel_count[7]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; image_loader:img_loader|pixel_count[8]            ; image_loader:img_loader|pixel_count[8]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div'                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.514 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]               ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.807      ;
; 0.529 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.178      ;
; 0.545 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.194      ;
; 0.556 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.205      ;
; 0.573 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.222      ;
; 0.576 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.225      ;
; 0.590 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.239      ;
; 0.651 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.300      ;
; 0.653 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.302      ;
; 0.681 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.974      ;
; 0.682 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.975      ;
; 0.696 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 0.988      ;
; 0.699 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 0.991      ;
; 0.702 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.995      ;
; 0.752 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.045      ;
; 0.756 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.049      ;
; 0.762 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[1]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.063      ;
; 0.788 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[0]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.080      ;
; 0.937 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.230      ;
; 0.944 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.237      ;
; 0.953 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.245      ;
; 0.954 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.247      ;
; 0.965 ; vga_display_controller:vga_ctrl|v_count[8]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.258      ;
; 0.968 ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.260      ;
; 0.972 ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.265      ;
; 0.973 ; vga_display_controller:vga_ctrl|h_count[7]            ; vga_display_controller:vga_ctrl|h_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.265      ;
; 0.990 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.282      ;
; 1.073 ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; vga_display_controller:vga_ctrl|rgb[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.351     ; 0.934      ;
; 1.073 ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; vga_display_controller:vga_ctrl|rgb[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.351     ; 0.934      ;
; 1.074 ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; vga_display_controller:vga_ctrl|rgb[0]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.351     ; 0.935      ;
; 1.107 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.400      ;
; 1.112 ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.404      ;
; 1.116 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.417      ;
; 1.126 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.419      ;
; 1.128 ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.420      ;
; 1.132 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.424      ;
; 1.133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[1]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.428      ;
; 1.141 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.434      ;
; 1.171 ; vga_display_controller:vga_ctrl|next_pixel_data[0]    ; vga_display_controller:vga_ctrl|current_pixel_data[0]                                                         ; clk_div      ; clk_div     ; 0.000        ; 0.213      ; 1.596      ;
; 1.173 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[0]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.466      ;
; 1.201 ; vga_display_controller:vga_ctrl|next_pixel_data[1]    ; vga_display_controller:vga_ctrl|current_pixel_data[1]                                                         ; clk_div      ; clk_div     ; 0.000        ; 0.213      ; 1.626      ;
; 1.204 ; vga_display_controller:vga_ctrl|next_pixel_data[2]    ; vga_display_controller:vga_ctrl|current_pixel_data[2]                                                         ; clk_div      ; clk_div     ; 0.000        ; 0.213      ; 1.629      ;
; 1.206 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.395      ; 1.855      ;
; 1.238 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.531      ;
; 1.247 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.551      ;
; 1.263 ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.556      ;
; 1.264 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.557      ;
; 1.266 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.559      ;
; 1.272 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]                                                               ; clk_div      ; clk_div     ; 0.000        ; 0.075      ; 1.562      ;
; 1.275 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.568      ;
; 1.281 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.574      ;
; 1.281 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.573      ;
; 1.281 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.574      ;
; 1.283 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.576      ;
; 1.298 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.591      ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.703 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.859      ; 3.065      ;
; 1.282 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.859      ; 3.144      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.509 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 4.008      ;
; -6.509 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 4.008      ;
; -6.509 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 4.008      ;
; -6.509 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 4.008      ;
; -6.509 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 4.008      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[10]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[10] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.443 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.461     ; 3.943      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.324 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.462     ; 3.823      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.274 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 3.769      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -6.226 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[11]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.465     ; 3.722      ;
; -5.122 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 2.617      ;
; -5.122 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 2.617      ;
; -5.122 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.466     ; 2.617      ;
; 1.720  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.189      ;
; 1.720  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.189      ;
; 1.720  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.189      ;
; 1.720  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.189      ;
; 1.720  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.189      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.786  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.081     ; 5.124      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.905  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.082     ; 5.004      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 1.955  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 4.950      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 2.003  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 4.903      ;
; 3.107  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 3.798      ;
; 3.107  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 3.798      ;
; 3.107  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.086     ; 3.798      ;
; 3.680  ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.120     ; 3.191      ;
; 3.680  ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.120     ; 3.191      ;
; 3.680  ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.120     ; 3.191      ;
; 3.680  ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.120     ; 3.191      ;
; 3.680  ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.119     ; 3.192      ;
; 3.680  ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.119     ; 3.192      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_div'                                                                                                                                               ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                         ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.364 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.210      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.343 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.189      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.278 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.124      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.158 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.915      ; 5.004      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.910      ; 4.950      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[11]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[10]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.109 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.029      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.088 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 4.008      ;
; -3.063 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.909      ; 4.903      ;
; -3.063 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.909      ; 4.903      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -3.023 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.943      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.903 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.823      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 3.769      ;
; -2.808 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.087     ; 3.722      ;
; -2.808 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; clk_div                                              ; clk_div     ; 1.000        ; -0.087     ; 3.722      ;
; -1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 2.512      ;
; -1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 2.512      ;
; -1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 2.512      ;
; -1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 2.512      ;
; -1.548 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 2.464      ;
; -1.548 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 2.464      ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_div'                                                                                                                                                     ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.488 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.525      ; 2.225      ;
; 1.488 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.525      ; 2.225      ;
; 1.488 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.525      ; 2.225      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[0]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.390      ; 2.323      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[1]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.390      ; 2.323      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[2]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.390      ; 2.323      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.010      ;
; 1.875 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.455      ; 4.612      ;
; 1.875 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.455      ; 4.612      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.923 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.456      ; 4.661      ;
; 1.938 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 2.225      ;
; 1.938 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 2.225      ;
; 1.938 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 2.225      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.694      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.951 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.239      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 1.979 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.723      ;
; 2.009 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.297      ;
; 2.009 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.297      ;
; 2.009 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.297      ;
; 2.009 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 2.297      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.065 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.809      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 2.079 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.823      ;
; 3.104 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]              ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.390      ;
; 3.104 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.390      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.152 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.439      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.472      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.501      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.501      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.501      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.501      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.501      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.501      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.233 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AR1           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 3.012      ;
; 2.233 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AR2           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 3.012      ;
; 2.236 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 3.015      ;
; 2.236 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 3.015      ;
; 2.236 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 3.015      ;
; 2.236 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_IDLE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.566      ; 3.014      ;
; 2.236 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_BURST    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 3.015      ;
; 2.237 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_LAT      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.019      ;
; 2.277 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.024      ;
; 2.727 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE_BURST   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_AR    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE_CMD     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_RESET         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WAIT_START    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE_ALL ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.011      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRFC1         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRFC2         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_MRS           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cmd[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cmd[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.727 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.012      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACT_RD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.014      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.012      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_PRE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.014      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACT_WR        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.014      ;
; 2.730 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.019      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_valid               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.019      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.015      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_RD  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.015      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tMRD          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.015      ;
; 2.730 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.013      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.015      ;
; 2.731 ; reset_sync_133 ; image_loader:img_loader|state.DONE                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.012      ;
; 2.731 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.012      ;
; 2.731 ; reset_sync_133 ; image_loader:img_loader|state.WRITING              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.012      ;
; 2.731 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_SDRAM           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.012      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; image_loader:img_loader|pixel_count[16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.015      ;
; 2.732 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.019      ;
; 2.732 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.019      ;
; 2.732 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.019      ;
; 2.732 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.019      ;
; 2.732 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRFC  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.019      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.733 ; reset_sync_133 ; image_loader:img_loader|pixel_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.015      ;
; 2.740 ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.007      ;
; 2.740 ; reset_sync_133 ; sdram_controller:sdram_ctrl|row_wr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.007      ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 127.16 MHz ; 127.16 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 165.13 MHz ; 165.13 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -5.056 ; -200.682      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.037 ; -52.621       ;
; clk_50MHz                                            ; -0.807 ; -0.807        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; clk_div                                              ; 0.475 ; 0.000         ;
; clk_50MHz                                            ; 0.642 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.915 ; -266.447      ;
; clk_div                                              ; -3.283 ; -185.312      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.313 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.987 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -3.201 ; -122.842      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.789  ; 0.000         ;
; clk_50MHz                                            ; 9.750  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div'                                                                                                                                     ;
+--------+-------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.056 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.982      ;
; -4.964 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.890      ;
; -4.935 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 5.867      ;
; -4.927 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 5.859      ;
; -4.923 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.847      ;
; -4.868 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.794      ;
; -4.831 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.755      ;
; -4.830 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.754      ;
; -4.802 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.732      ;
; -4.794 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.724      ;
; -4.751 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 5.683      ;
; -4.738 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.662      ;
; -4.735 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.659      ;
; -4.721 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.645      ;
; -4.721 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.648      ;
; -4.709 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.639      ;
; -4.701 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.631      ;
; -4.697 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.624      ;
; -4.690 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.617      ;
; -4.687 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.617      ;
; -4.682 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.609      ;
; -4.681 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.608      ;
; -4.668 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.594      ;
; -4.668 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.594      ;
; -4.658 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.582      ;
; -4.642 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.566      ;
; -4.619 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.549      ;
; -4.618 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.548      ;
; -4.600 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.530      ;
; -4.592 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.522      ;
; -4.588 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.513      ;
; -4.585 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.512      ;
; -4.577 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.503      ;
; -4.566 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.066     ; 5.502      ;
; -4.564 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.491      ;
; -4.564 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.489      ;
; -4.558 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.066     ; 5.494      ;
; -4.557 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.482      ;
; -4.549 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.474      ;
; -4.548 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.473      ;
; -4.535 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.459      ;
; -4.535 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.459      ;
; -4.533 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.457      ;
; -4.525 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.455      ;
; -4.518 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.448      ;
; -4.518 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.444      ;
; -4.500 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.426      ;
; -4.499 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.429      ;
; -4.495 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.420      ;
; -4.494 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 5.426      ;
; -4.483 ; vga_display_controller:vga_ctrl|h_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.410      ;
; -4.479 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.404      ;
; -4.471 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.396      ;
; -4.466 ; vga_display_controller:vga_ctrl|v_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.393      ;
; -4.464 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.389      ;
; -4.459 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 5.391      ;
; -4.459 ; vga_display_controller:vga_ctrl|v_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.075     ; 5.386      ;
; -4.456 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.381      ;
; -4.455 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.380      ;
; -4.455 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.380      ;
; -4.452 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.377      ;
; -4.448 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1]  ; clk_div      ; clk_div     ; 1.000        ; -0.073     ; 5.377      ;
; -4.444 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.368      ;
; -4.442 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.366      ;
; -4.442 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.366      ;
; -4.440 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 5.371      ;
; -4.440 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.365      ;
; -4.431 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.356      ;
; -4.426 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.356      ;
; -4.416 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.346      ;
; -4.416 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 5.347      ;
; -4.410 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1]  ; clk_div      ; clk_div     ; 1.000        ; -0.073     ; 5.339      ;
; -4.401 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 5.332      ;
; -4.397 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.066     ; 5.333      ;
; -4.389 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.066     ; 5.325      ;
; -4.387 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.312      ;
; -4.385 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.309      ;
; -4.382 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.066     ; 5.318      ;
; -4.380 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.070     ; 5.312      ;
; -4.376 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2]  ; clk_div      ; clk_div     ; 1.000        ; -0.073     ; 5.305      ;
; -4.375 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.300      ;
; -4.367 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.291      ;
; -4.361 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.291      ;
; -4.359 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.284      ;
; -4.351 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.275      ;
; -4.350 ; vga_display_controller:vga_ctrl|h_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.275      ;
; -4.348 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 5.279      ;
; -4.338 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.263      ;
; -4.338 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2]  ; clk_div      ; clk_div     ; 1.000        ; -0.073     ; 5.267      ;
; -4.336 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]  ; clk_div      ; clk_div     ; 1.000        ; -0.071     ; 5.267      ;
; -4.333 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.257      ;
; -4.333 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.078     ; 5.257      ;
; -4.333 ; vga_display_controller:vga_ctrl|v_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.258      ;
; -4.330 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.260      ;
; -4.326 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.256      ;
; -4.326 ; vga_display_controller:vga_ctrl|v_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.251      ;
; -4.325 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]  ; clk_div      ; clk_div     ; 1.000        ; -0.067     ; 5.260      ;
; -4.322 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]  ; clk_div      ; clk_div     ; 1.000        ; -0.077     ; 5.247      ;
; -4.304 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[4]  ; clk_div      ; clk_div     ; 1.000        ; -0.072     ; 5.234      ;
; -4.299 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10] ; clk_div      ; clk_div     ; 1.000        ; -0.076     ; 5.225      ;
+--------+-------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.037 ; vga_display_controller:vga_ctrl|v_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.300      ;
; -3.895 ; vga_display_controller:vga_ctrl|v_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.158      ;
; -3.871 ; vga_display_controller:vga_ctrl|h_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.134      ;
; -3.805 ; vga_display_controller:vga_ctrl|v_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.068      ;
; -3.769 ; vga_display_controller:vga_ctrl|h_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.032      ;
; -3.769 ; vga_display_controller:vga_ctrl|h_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.032      ;
; -3.765 ; vga_display_controller:vga_ctrl|h_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.028      ;
; -3.758 ; vga_display_controller:vga_ctrl|h_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 2.021      ;
; -3.714 ; vga_display_controller:vga_ctrl|v_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.977      ;
; -3.704 ; vga_display_controller:vga_ctrl|h_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.967      ;
; -3.593 ; vga_display_controller:vga_ctrl|v_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.856      ;
; -3.562 ; vga_display_controller:vga_ctrl|h_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.825      ;
; -3.549 ; vga_display_controller:vga_ctrl|v_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.812      ;
; -3.521 ; vga_display_controller:vga_ctrl|h_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.784      ;
; -3.514 ; vga_display_controller:vga_ctrl|h_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.777      ;
; -3.451 ; vga_display_controller:vga_ctrl|v_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.714      ;
; -3.444 ; vga_display_controller:vga_ctrl|v_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.707      ;
; -3.406 ; vga_display_controller:vga_ctrl|v_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.669      ;
; -3.328 ; vga_display_controller:vga_ctrl|v_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.591      ;
; -3.236 ; vga_display_controller:vga_ctrl|h_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.699     ; 1.499      ;
; -3.193 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 1.047      ;
; -3.173 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]   ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 1.026      ;
; -2.967 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 0.820      ;
; -2.965 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.819      ;
; -2.965 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 0.818      ;
; -2.954 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.808      ;
; -2.954 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.808      ;
; -2.953 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.807      ;
; -2.953 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.807      ;
; -2.952 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 0.805      ;
; -2.952 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.806      ;
; -2.951 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 0.805      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.874 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.781      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
; -0.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.085     ; 7.780      ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.807 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.676      ; 3.215      ;
; -0.250 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.676      ; 3.158      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.383 ; sdram_controller:sdram_ctrl|state.ST_READ_LAT     ; sdram_controller:sdram_ctrl|state.ST_READ_LAT                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_controller:sdram_ctrl|state.ST_READ_BURST   ; sdram_controller:sdram_ctrl|state.ST_READ_BURST                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR      ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP  ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD      ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tMRD         ; sdram_controller:sdram_ctrl|state.ST_tMRD                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT     ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tRFC1        ; sdram_controller:sdram_ctrl|state.ST_tRFC1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|state.ST_tRFC2        ; sdram_controller:sdram_ctrl|state.ST_tRFC2                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|bl_cnt[2]             ; sdram_controller:sdram_ctrl|bl_cnt[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|bl_cnt[1]             ; sdram_controller:sdram_ctrl|bl_cnt[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|state.WAIT_READY    ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|sdram_ready_latched ; vga_frame_reader:frame_reader|sdram_ready_latched                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_DISPLAYING                          ; sys_state.SYS_DISPLAYING                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|state.IDLE                ; image_loader:img_loader|state.IDLE                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|state.WAIT_SDRAM          ; image_loader:img_loader|state.WAIT_SDRAM                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|state.WRITING             ; image_loader:img_loader|state.WRITING                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_LOADING                             ; sys_state.SYS_LOADING                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_WAIT_BUTTON                         ; sys_state.SYS_WAIT_BUTTON                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_WAIT_INIT                           ; sys_state.SYS_WAIT_INIT                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|init_done             ; sdram_controller:sdram_ctrl|init_done                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; image_loader:img_loader|state.DONE                ; image_loader:img_loader|state.DONE                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.424 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.077      ;
; 0.433 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.086      ;
; 0.433 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.086      ;
; 0.433 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.086      ;
; 0.440 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.093      ;
; 0.442 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.095      ;
; 0.445 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.098      ;
; 0.466 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]          ; fifo_buffer:pixel_fifo|write_ptr_bin[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.471 ; start_sync1                                       ; start_sync2                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.492 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.606 ; sdram_controller:sdram_ctrl|col_rd[4]             ; sdram_controller:sdram_ctrl|addr_r[4]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.612 ; vga_frame_reader:frame_reader|frame_start_prev    ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.625 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.633 ; sdram_controller:sdram_ctrl|state.ST_WAIT_START   ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE_ALL                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.644 ; sys_state.SYS_DISPLAYING                          ; vga_frame_reader:frame_reader|sdram_ready_latched                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.645 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.648 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.654 ; start_sync2                                       ; start_sync3                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.665 ; vga_frame_reader:frame_reader|frame_start_sync2   ; vga_frame_reader:frame_reader|frame_start_prev                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.692 ; sdram_controller:sdram_ctrl|timer[2]              ; sdram_controller:sdram_ctrl|timer[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.978      ;
; 0.705 ; sdram_controller:sdram_ctrl|row_rd[1]             ; sdram_controller:sdram_ctrl|row_rd[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; sdram_controller:sdram_ctrl|refresh_cnt[13]       ; sdram_controller:sdram_ctrl|refresh_cnt[13]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sdram_controller:sdram_ctrl|refresh_cnt[3]        ; sdram_controller:sdram_ctrl|refresh_cnt[3]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sdram_controller:sdram_ctrl|refresh_cnt[5]        ; sdram_controller:sdram_ctrl|refresh_cnt[5]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|row_rd[3]             ; sdram_controller:sdram_ctrl|row_rd[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|timer[3]              ; sdram_controller:sdram_ctrl|timer[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|timer[5]              ; sdram_controller:sdram_ctrl|timer[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|timer[13]             ; sdram_controller:sdram_ctrl|timer[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|refresh_cnt[1]        ; sdram_controller:sdram_ctrl|refresh_cnt[1]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sdram_controller:sdram_ctrl|refresh_cnt[11]       ; sdram_controller:sdram_ctrl|refresh_cnt[11]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; sdram_controller:sdram_ctrl|row_rd[9]             ; sdram_controller:sdram_ctrl|row_rd[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller:sdram_ctrl|refresh_cnt[15]       ; sdram_controller:sdram_ctrl|refresh_cnt[15]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sdram_controller:sdram_ctrl|timer[11]             ; sdram_controller:sdram_ctrl|timer[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller:sdram_ctrl|refresh_cnt[6]        ; sdram_controller:sdram_ctrl|refresh_cnt[6]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; image_loader:img_loader|pixel_count[2]            ; image_loader:img_loader|pixel_count[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sdram_controller:sdram_ctrl|row_rd[11]            ; sdram_controller:sdram_ctrl|row_rd[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|timer[6]              ; sdram_controller:sdram_ctrl|timer[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|timer[15]             ; sdram_controller:sdram_ctrl|timer[15]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|refresh_cnt[7]        ; sdram_controller:sdram_ctrl|refresh_cnt[7]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sdram_controller:sdram_ctrl|refresh_cnt[9]        ; sdram_controller:sdram_ctrl|refresh_cnt[9]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; image_loader:img_loader|pixel_count[9]            ; image_loader:img_loader|pixel_count[9]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sdram_controller:sdram_ctrl|timer[7]              ; sdram_controller:sdram_ctrl|timer[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_controller:sdram_ctrl|timer[9]              ; sdram_controller:sdram_ctrl|timer[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; sdram_controller:sdram_ctrl|timer[1]              ; sdram_controller:sdram_ctrl|timer[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.996      ;
; 0.710 ; sdram_controller:sdram_ctrl|refresh_cnt[2]        ; sdram_controller:sdram_ctrl|refresh_cnt[2]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; sdram_controller:sdram_ctrl|row_rd[2]             ; sdram_controller:sdram_ctrl|row_rd[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; sdram_controller:sdram_ctrl|refresh_cnt[14]       ; sdram_controller:sdram_ctrl|refresh_cnt[14]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_controller:sdram_ctrl|refresh_cnt[4]        ; sdram_controller:sdram_ctrl|refresh_cnt[4]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_controller:sdram_ctrl|refresh_cnt[10]       ; sdram_controller:sdram_ctrl|refresh_cnt[10]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_controller:sdram_ctrl|refresh_cnt[12]       ; sdram_controller:sdram_ctrl|refresh_cnt[12]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdram_controller:sdram_ctrl|row_wr[9]             ; sdram_controller:sdram_ctrl|row_wr[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; sdram_controller:sdram_ctrl|timer[12]             ; sdram_controller:sdram_ctrl|timer[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|timer[4]              ; sdram_controller:sdram_ctrl|timer[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|timer[10]             ; sdram_controller:sdram_ctrl|timer[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|timer[14]             ; sdram_controller:sdram_ctrl|timer[14]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_controller:sdram_ctrl|refresh_cnt[8]        ; sdram_controller:sdram_ctrl|refresh_cnt[8]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; sdram_controller:sdram_ctrl|row_rd[10]            ; sdram_controller:sdram_ctrl|row_rd[10]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; sdram_controller:sdram_ctrl|row_rd[8]             ; sdram_controller:sdram_ctrl|row_rd[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; sdram_controller:sdram_ctrl|timer[8]              ; sdram_controller:sdram_ctrl|timer[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; image_loader:img_loader|pixel_count[8]            ; image_loader:img_loader|pixel_count[8]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; image_loader:img_loader|pixel_count[15]           ; image_loader:img_loader|pixel_count[15]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; sdram_controller:sdram_ctrl|timer[0]              ; sdram_controller:sdram_ctrl|timer[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.001      ;
; 0.715 ; sdram_controller:sdram_ctrl|row_wr[3]             ; sdram_controller:sdram_ctrl|row_wr[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; image_loader:img_loader|pixel_count[4]            ; image_loader:img_loader|pixel_count[4]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; image_loader:img_loader|pixel_count[5]            ; image_loader:img_loader|pixel_count[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; image_loader:img_loader|pixel_count[6]            ; image_loader:img_loader|pixel_count[6]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; image_loader:img_loader|pixel_count[7]            ; image_loader:img_loader|pixel_count[7]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; sdram_controller:sdram_ctrl|row_wr[1]             ; sdram_controller:sdram_ctrl|row_wr[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; image_loader:img_loader|pixel_count[1]            ; image_loader:img_loader|pixel_count[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.718 ; sdram_controller:sdram_ctrl|row_wr[11]            ; sdram_controller:sdram_ctrl|row_wr[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; sdram_controller:sdram_ctrl|row_rd[5]             ; sdram_controller:sdram_ctrl|addr_r[5]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; sdram_controller:sdram_ctrl|row_wr[2]             ; sdram_controller:sdram_ctrl|row_wr[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.475 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]               ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.742      ;
; 0.497 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.073      ;
; 0.512 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.088      ;
; 0.520 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.096      ;
; 0.537 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.113      ;
; 0.541 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.117      ;
; 0.553 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.129      ;
; 0.598 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.174      ;
; 0.599 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.175      ;
; 0.603 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.871      ;
; 0.604 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.872      ;
; 0.617 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.884      ;
; 0.623 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.890      ;
; 0.646 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.914      ;
; 0.699 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.967      ;
; 0.706 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[1]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.983      ;
; 0.734 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[0]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.001      ;
; 0.850 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.117      ;
; 0.856 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.124      ;
; 0.863 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.130      ;
; 0.872 ; vga_display_controller:vga_ctrl|v_count[8]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.140      ;
; 0.876 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.143      ;
; 0.879 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.146      ;
; 0.883 ; vga_display_controller:vga_ctrl|h_count[7]            ; vga_display_controller:vga_ctrl|h_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.150      ;
; 0.886 ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.154      ;
; 0.887 ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.154      ;
; 1.004 ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; vga_display_controller:vga_ctrl|rgb[0]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.333     ; 0.866      ;
; 1.004 ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; vga_display_controller:vga_ctrl|rgb[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.333     ; 0.866      ;
; 1.004 ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; vga_display_controller:vga_ctrl|rgb[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.333     ; 0.866      ;
; 1.009 ; vga_display_controller:vga_ctrl|next_pixel_data[0]    ; vga_display_controller:vga_ctrl|current_pixel_data[0]                                                         ; clk_div      ; clk_div     ; 0.000        ; 0.215      ; 1.419      ;
; 1.021 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.289      ;
; 1.025 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; vga_display_controller:vga_ctrl|next_pixel_data[1]    ; vga_display_controller:vga_ctrl|current_pixel_data[1]                                                         ; clk_div      ; clk_div     ; 0.000        ; 0.215      ; 1.442      ;
; 1.032 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[1]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.304      ;
; 1.038 ; vga_display_controller:vga_ctrl|next_pixel_data[2]    ; vga_display_controller:vga_ctrl|current_pixel_data[2]                                                         ; clk_div      ; clk_div     ; 0.000        ; 0.215      ; 1.448      ;
; 1.040 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.044 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.317      ;
; 1.083 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[0]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.351      ;
; 1.096 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.346      ; 1.672      ;
; 1.120 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.388      ;
; 1.122 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.390      ;
; 1.126 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.395      ;
; 1.137 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]                                                               ; clk_div      ; clk_div     ; 0.000        ; 0.066      ; 1.398      ;
; 1.143 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.411      ;
; 1.146 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.413      ;
; 1.148 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.415      ;
; 1.150 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.422      ;
; 1.156 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.424      ;
; 1.160 ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.428      ;
; 1.163 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.430      ;
; 1.163 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.430      ;
; 1.168 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.435      ;
; 1.169 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.436      ;
; 1.171 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.439      ;
; 1.173 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.441      ;
; 1.182 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[9]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.450      ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.735      ; 2.842      ;
; 1.222 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.735      ; 2.922      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.915 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.769      ;
; -5.915 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.769      ;
; -5.915 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.769      ;
; -5.915 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.769      ;
; -5.915 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.769      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[10]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[10] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.854 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.108     ; 3.708      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.735 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.109     ; 3.588      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.693 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.114     ; 3.541      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -5.641 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[11]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.113     ; 3.490      ;
; -4.596 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.115     ; 2.443      ;
; -4.596 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.115     ; 2.443      ;
; -4.596 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.115     ; 2.443      ;
; 2.102  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.818      ;
; 2.102  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.818      ;
; 2.102  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.818      ;
; 2.102  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.818      ;
; 2.102  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.818      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.163  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.072     ; 4.757      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.073     ; 4.637      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.324  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.078     ; 4.590      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 2.376  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.077     ; 4.539      ;
; 3.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 3.513      ;
; 3.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 3.513      ;
; 3.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.079     ; 3.513      ;
; 3.964  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.111     ; 2.917      ;
; 3.964  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.111     ; 2.917      ;
; 3.964  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.111     ; 2.917      ;
; 3.964  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.111     ; 2.917      ;
; 3.964  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.111     ; 2.917      ;
; 3.964  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.111     ; 2.917      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                                ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                         ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.283 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.841      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.260 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.818      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.199 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.626      ; 4.757      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.080 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.625      ; 4.637      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -3.038 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.620      ; 4.590      ;
; -2.985 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.622      ; 4.539      ;
; -2.985 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 1.622      ; 4.539      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[11]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[10]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.862 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.792      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.839 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.769      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.778 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.708      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.659 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.588      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.541      ;
; -2.564 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.076     ; 3.490      ;
; -2.564 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; clk_div                                              ; clk_div     ; 1.000        ; -0.076     ; 3.490      ;
; -1.430 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 2.359      ;
; -1.430 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 2.359      ;
; -1.430 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 2.359      ;
; -1.430 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 2.359      ;
; -1.376 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 2.305      ;
; -1.376 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 2.305      ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_div'                                                                                                                                                      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.313 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.491      ; 1.999      ;
; 1.313 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.491      ; 1.999      ;
; 1.313 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.491      ; 1.999      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.545 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.811      ;
; 1.571 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[0]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.339      ; 2.100      ;
; 1.571 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[1]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.339      ; 2.100      ;
; 1.571 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[2]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.339      ; 2.100      ;
; 1.735 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.069      ; 1.999      ;
; 1.735 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.069      ; 1.999      ;
; 1.735 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.069      ; 1.999      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.747 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.013      ;
; 1.796 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.062      ;
; 1.796 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.062      ;
; 1.796 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.062      ;
; 1.796 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.062      ;
; 1.886 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.104      ; 4.255      ;
; 1.886 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.104      ; 4.255      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.297      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.956 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.329      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 1.974 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.347      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.053 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.426      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.064 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.108      ; 4.437      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]              ; clk_div                                              ; clk_div     ; 0.000        ; 0.068      ; 3.069      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.068      ; 3.069      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.850 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 3.111      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.876 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.143      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.161      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.161      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.161      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.161      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.161      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.161      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.987 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_LAT      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 2.716      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.711      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.711      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.711      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_IDLE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 2.710      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_BURST    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.712      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AR1           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 2.710      ;
; 1.989 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AR2           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 2.710      ;
; 2.028 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.721      ;
; 2.451 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.716      ;
; 2.451 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.716      ;
; 2.451 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.716      ;
; 2.451 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.716      ;
; 2.451 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRFC  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.716      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.711      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACT_RD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; image_loader:img_loader|state.DONE                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.708      ;
; 2.452 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.708      ;
; 2.452 ; reset_sync_133 ; image_loader:img_loader|state.WRITING              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.708      ;
; 2.452 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_SDRAM           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.708      ;
; 2.452 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_PRE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE_BURST   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_AR    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACT_WR        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE_CMD     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.712      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_RD  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.712      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_RESET         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WAIT_START    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE_ALL ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.709      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRFC1         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRFC2         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_MRS           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tMRD          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.712      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cmd[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cmd[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.452 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.710      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.712      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; image_loader:img_loader|pixel_count[16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.713      ;
; 2.455 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.716      ;
; 2.455 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_valid               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.716      ;
; 2.463 ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.700      ;
; 2.463 ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.700      ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.118 ; -22.224       ;
; clk_div                                              ; -1.857 ; -64.362       ;
; clk_50MHz                                            ; -0.047 ; -0.047        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
; clk_div                                              ; 0.201 ; 0.000         ;
; clk_50MHz                                            ; 0.234 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.040 ; -138.705      ;
; clk_div                                              ; -1.403 ; -67.004       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 0.646 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.006 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.000 ; -78.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.227  ; 0.000         ;
; clk_50MHz                                            ; 9.453  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.118 ; vga_display_controller:vga_ctrl|v_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 1.017      ;
; -2.038 ; vga_display_controller:vga_ctrl|v_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.937      ;
; -2.023 ; vga_display_controller:vga_ctrl|h_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.921      ;
; -2.018 ; vga_display_controller:vga_ctrl|v_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.916      ;
; -2.001 ; vga_display_controller:vga_ctrl|h_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.899      ;
; -1.997 ; vga_display_controller:vga_ctrl|h_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.895      ;
; -1.996 ; vga_display_controller:vga_ctrl|h_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.895      ;
; -1.981 ; vga_display_controller:vga_ctrl|h_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.879      ;
; -1.971 ; vga_display_controller:vga_ctrl|h_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.869      ;
; -1.940 ; vga_display_controller:vga_ctrl|v_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.839      ;
; -1.929 ; vga_display_controller:vga_ctrl|h_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.049     ; 0.827      ;
; -1.912 ; vga_display_controller:vga_ctrl|h_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.811      ;
; -1.911 ; vga_display_controller:vga_ctrl|h_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.810      ;
; -1.910 ; vga_display_controller:vga_ctrl|v_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.809      ;
; -1.885 ; vga_display_controller:vga_ctrl|v_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.784      ;
; -1.855 ; vga_display_controller:vga_ctrl|v_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.754      ;
; -1.850 ; vga_display_controller:vga_ctrl|v_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.749      ;
; -1.847 ; vga_display_controller:vga_ctrl|v_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.746      ;
; -1.778 ; vga_display_controller:vga_ctrl|v_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.677      ;
; -1.762 ; vga_display_controller:vga_ctrl|h_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.048     ; 0.661      ;
; -1.759 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.479      ;
; -1.731 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]   ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.451      ;
; -1.668 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.388      ;
; -1.665 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.385      ;
; -1.664 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.384      ;
; -1.661 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.381      ;
; -1.661 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 0.380      ;
; -1.661 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 0.380      ;
; -1.660 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.380      ;
; -1.659 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.379      ;
; -1.659 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.379      ;
; -1.658 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 0.378      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.442  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.491      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]   ; sdram_controller:sdram_ctrl|timer[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.489      ;
; 3.445  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.488      ;
; 3.445  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.488      ;
; 3.445  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; sdram_controller:sdram_ctrl|timer[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.044     ; 3.488      ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                                                    ;
+--------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.857 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.805      ;
; -1.849 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.733      ;
; -1.816 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.700      ;
; -1.801 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.749      ;
; -1.776 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.728      ;
; -1.772 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.724      ;
; -1.772 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.720      ;
; -1.756 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.703      ;
; -1.717 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.664      ;
; -1.717 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.665      ;
; -1.712 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.660      ;
; -1.703 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.650      ;
; -1.700 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.647      ;
; -1.683 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.635      ;
; -1.682 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.634      ;
; -1.680 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.627      ;
; -1.679 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.626      ;
; -1.675 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.626      ;
; -1.671 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.622      ;
; -1.671 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.618      ;
; -1.664 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.611      ;
; -1.661 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.608      ;
; -1.654 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.601      ;
; -1.652 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.600      ;
; -1.647 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.594      ;
; -1.646 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.593      ;
; -1.642 ; fifo_buffer:pixel_fifo|write_ptr_gray[10]       ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.526      ;
; -1.636 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.587      ;
; -1.632 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.516      ;
; -1.632 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.583      ;
; -1.632 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.579      ;
; -1.627 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.579      ;
; -1.626 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.510      ;
; -1.622 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.573      ;
; -1.618 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.569      ;
; -1.618 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.565      ;
; -1.617 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.501      ;
; -1.616 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.563      ;
; -1.611 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.558      ;
; -1.608 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.556      ;
; -1.603 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.487      ;
; -1.603 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.550      ;
; -1.602 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.554      ;
; -1.602 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.554      ;
; -1.602 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.031     ; 2.558      ;
; -1.598 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.031     ; 2.554      ;
; -1.598 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.550      ;
; -1.592 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.540      ;
; -1.589 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.537      ;
; -1.584 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.468      ;
; -1.583 ; vga_display_controller:vga_ctrl|v_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.531      ;
; -1.581 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.532      ;
; -1.580 ; vga_display_controller:vga_ctrl|v_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 2.528      ;
; -1.580 ; vga_display_controller:vga_ctrl|h_count[0]      ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.527      ;
; -1.579 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.525      ;
; -1.578 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.524      ;
; -1.577 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.524      ;
; -1.572 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.519      ;
; -1.567 ; fifo_buffer:pixel_fifo|write_ptr_gray[9]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.451      ;
; -1.563 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.447      ;
; -1.563 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.510      ;
; -1.563 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.509      ;
; -1.558 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.505      ;
; -1.553 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.499      ;
; -1.551 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.498      ;
; -1.548 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.499      ;
; -1.547 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.499      ;
; -1.546 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.498      ;
; -1.545 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.491      ;
; -1.543 ; vga_display_controller:vga_ctrl|v_count[5]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.495      ;
; -1.542 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.493      ;
; -1.540 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.486      ;
; -1.539 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.485      ;
; -1.538 ; vga_display_controller:vga_ctrl|v_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.490      ;
; -1.536 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.421      ;
; -1.529 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.413      ;
; -1.528 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.479      ;
; -1.526 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.478      ;
; -1.526 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.472      ;
; -1.525 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.471      ;
; -1.524 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.470      ;
; -1.521 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.031     ; 2.477      ;
; -1.517 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.031     ; 2.473      ;
; -1.517 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 2.469      ;
; -1.514 ; vga_display_controller:vga_ctrl|h_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.460      ;
; -1.512 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.463      ;
; -1.512 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.459      ;
; -1.508 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.031     ; 2.464      ;
; -1.507 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.454      ;
; -1.506 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.457      ;
; -1.506 ; vga_display_controller:vga_ctrl|h_count[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.452      ;
; -1.505 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.456      ;
; -1.502 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.448      ;
; -1.501 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.452      ;
; -1.498 ; vga_display_controller:vga_ctrl|v_count[6]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.445      ;
; -1.496 ; vga_display_controller:vga_ctrl|v_count[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 2.442      ;
; -1.495 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.442      ;
; -1.492 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 2.443      ;
; -1.491 ; vga_display_controller:vga_ctrl|h_count[8]      ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.438      ;
; -1.488 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 2.435      ;
+--------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.047 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 0.786      ; 1.415      ;
; 0.444  ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 0.786      ; 1.424      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.161 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.165 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.167 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.179 ; sdram_controller:sdram_ctrl|state.ST_READ_LAT     ; sdram_controller:sdram_ctrl|state.ST_READ_LAT                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:sdram_ctrl|state.ST_READ_BURST   ; sdram_controller:sdram_ctrl|state.ST_READ_BURST                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|bl_cnt[2]             ; sdram_controller:sdram_ctrl|bl_cnt[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|bl_cnt[1]             ; sdram_controller:sdram_ctrl|bl_cnt[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR      ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP  ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD      ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT     ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|state.ST_tMRD         ; sdram_controller:sdram_ctrl|state.ST_tMRD                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|state.ST_tRFC1        ; sdram_controller:sdram_ctrl|state.ST_tRFC1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|state.ST_tRFC2        ; sdram_controller:sdram_ctrl|state.ST_tRFC2                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|state.WAIT_READY    ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|sdram_ready_latched ; vga_frame_reader:frame_reader|sdram_ready_latched                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_DISPLAYING                          ; sys_state.SYS_DISPLAYING                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.IDLE                ; image_loader:img_loader|state.IDLE                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.WAIT_SDRAM          ; image_loader:img_loader|state.WAIT_SDRAM                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.WRITING             ; image_loader:img_loader|state.WRITING                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sys_state.SYS_LOADING                             ; sys_state.SYS_LOADING                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sys_state.SYS_WAIT_BUTTON                         ; sys_state.SYS_WAIT_BUTTON                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sys_state.SYS_WAIT_INIT                           ; sys_state.SYS_WAIT_INIT                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:sdram_ctrl|init_done             ; sdram_controller:sdram_ctrl|init_done                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; image_loader:img_loader|state.DONE                ; image_loader:img_loader|state.DONE                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; start_sync1                                       ; start_sync2                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.203 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]          ; fifo_buffer:pixel_fifo|write_ptr_bin[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.217 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; sdram_controller:sdram_ctrl|bl_cnt[0]             ; sdram_controller:sdram_ctrl|bl_cnt[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.257 ; sdram_controller:sdram_ctrl|col_rd[4]             ; sdram_controller:sdram_ctrl|addr_r[4]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.262 ; vga_frame_reader:frame_reader|frame_start_prev    ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sdram_controller:sdram_ctrl|state.ST_WAIT_START   ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE_ALL                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.273 ; start_sync2                                       ; start_sync3                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.278 ; sys_state.SYS_DISPLAYING                          ; vga_frame_reader:frame_reader|sdram_ready_latched                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; vga_frame_reader:frame_reader|frame_start_sync2   ; vga_frame_reader:frame_reader|frame_start_prev                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.298 ; sdram_controller:sdram_ctrl|timer[2]              ; sdram_controller:sdram_ctrl|timer[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.303 ; sdram_controller:sdram_ctrl|refresh_cnt[15]       ; sdram_controller:sdram_ctrl|refresh_cnt[15]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sdram_controller:sdram_ctrl|row_rd[1]             ; sdram_controller:sdram_ctrl|row_rd[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_controller:sdram_ctrl|refresh_cnt[13]       ; sdram_controller:sdram_ctrl|refresh_cnt[13]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_controller:sdram_ctrl|timer[15]             ; sdram_controller:sdram_ctrl|timer[15]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_controller:sdram_ctrl|refresh_cnt[1]        ; sdram_controller:sdram_ctrl|refresh_cnt[1]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_controller:sdram_ctrl|refresh_cnt[3]        ; sdram_controller:sdram_ctrl|refresh_cnt[3]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_controller:sdram_ctrl|refresh_cnt[5]        ; sdram_controller:sdram_ctrl|refresh_cnt[5]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_controller:sdram_ctrl|refresh_cnt[11]       ; sdram_controller:sdram_ctrl|refresh_cnt[11]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|row_rd[11]            ; sdram_controller:sdram_ctrl|row_rd[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|row_rd[9]             ; sdram_controller:sdram_ctrl|row_rd[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|row_rd[3]             ; sdram_controller:sdram_ctrl|row_rd[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|timer[3]              ; sdram_controller:sdram_ctrl|timer[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|timer[5]              ; sdram_controller:sdram_ctrl|timer[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|timer[11]             ; sdram_controller:sdram_ctrl|timer[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|timer[13]             ; sdram_controller:sdram_ctrl|timer[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|refresh_cnt[6]        ; sdram_controller:sdram_ctrl|refresh_cnt[6]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_controller:sdram_ctrl|refresh_cnt[7]        ; sdram_controller:sdram_ctrl|refresh_cnt[7]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_controller:sdram_ctrl|refresh_cnt[9]        ; sdram_controller:sdram_ctrl|refresh_cnt[9]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; image_loader:img_loader|pixel_count[2]            ; image_loader:img_loader|pixel_count[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; image_loader:img_loader|pixel_count[9]            ; image_loader:img_loader|pixel_count[9]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram_controller:sdram_ctrl|refresh_cnt[14]       ; sdram_controller:sdram_ctrl|refresh_cnt[14]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_controller:sdram_ctrl|timer[6]              ; sdram_controller:sdram_ctrl|timer[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|timer[7]              ; sdram_controller:sdram_ctrl|timer[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|timer[9]              ; sdram_controller:sdram_ctrl|timer[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|refresh_cnt[2]        ; sdram_controller:sdram_ctrl|refresh_cnt[2]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_controller:sdram_ctrl|refresh_cnt[4]        ; sdram_controller:sdram_ctrl|refresh_cnt[4]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_controller:sdram_ctrl|refresh_cnt[8]        ; sdram_controller:sdram_ctrl|refresh_cnt[8]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|row_rd[2]             ; sdram_controller:sdram_ctrl|row_rd[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|timer[4]              ; sdram_controller:sdram_ctrl|timer[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|timer[8]              ; sdram_controller:sdram_ctrl|timer[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|timer[14]             ; sdram_controller:sdram_ctrl|timer[14]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_controller:sdram_ctrl|refresh_cnt[10]       ; sdram_controller:sdram_ctrl|refresh_cnt[10]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdram_controller:sdram_ctrl|refresh_cnt[12]       ; sdram_controller:sdram_ctrl|refresh_cnt[12]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|row_rd[10]            ; sdram_controller:sdram_ctrl|row_rd[10]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|row_rd[8]             ; sdram_controller:sdram_ctrl|row_rd[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|timer[12]             ; sdram_controller:sdram_ctrl|timer[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|timer[1]              ; sdram_controller:sdram_ctrl|timer[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; sdram_controller:sdram_ctrl|timer[0]              ; sdram_controller:sdram_ctrl|timer[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; sdram_controller:sdram_ctrl|timer[10]             ; sdram_controller:sdram_ctrl|timer[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_controller:sdram_ctrl|row_wr[9]             ; sdram_controller:sdram_ctrl|row_wr[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; image_loader:img_loader|pixel_count[5]            ; image_loader:img_loader|pixel_count[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; image_loader:img_loader|pixel_count[7]            ; image_loader:img_loader|pixel_count[7]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; image_loader:img_loader|pixel_count[8]            ; image_loader:img_loader|pixel_count[8]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; image_loader:img_loader|pixel_count[15]           ; image_loader:img_loader|pixel_count[15]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; sdram_controller:sdram_ctrl|row_wr[3]             ; sdram_controller:sdram_ctrl|row_wr[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; sdram_controller:sdram_ctrl|row_wr[1]             ; sdram_controller:sdram_ctrl|row_wr[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; image_loader:img_loader|pixel_count[1]            ; image_loader:img_loader|pixel_count[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; image_loader:img_loader|pixel_count[4]            ; image_loader:img_loader|pixel_count[4]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; image_loader:img_loader|pixel_count[6]            ; image_loader:img_loader|pixel_count[6]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sdram_controller:sdram_ctrl|row_wr[11]            ; sdram_controller:sdram_ctrl|row_wr[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sdram_controller:sdram_ctrl|row_rd[5]             ; sdram_controller:sdram_ctrl|addr_r[5]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; sdram_controller:sdram_ctrl|row_wr[8]             ; sdram_controller:sdram_ctrl|row_wr[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.483      ;
; 0.203 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.485      ;
; 0.208 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]               ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.493      ;
; 0.218 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.500      ;
; 0.218 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.500      ;
; 0.223 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.505      ;
; 0.253 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.535      ;
; 0.254 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.536      ;
; 0.257 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.378      ;
; 0.265 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.388      ;
; 0.302 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[1]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.316 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[0]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.437      ;
; 0.344 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.465      ;
; 0.351 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.471      ;
; 0.365 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.486      ;
; 0.372 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; vga_display_controller:vga_ctrl|v_count[8]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.493      ;
; 0.374 ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.495      ;
; 0.376 ; vga_display_controller:vga_ctrl|h_count[7]            ; vga_display_controller:vga_ctrl|h_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.498      ;
; 0.389 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]                                                                ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.509      ;
; 0.429 ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; vga_display_controller:vga_ctrl|rgb[0]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.140     ; 0.373      ;
; 0.429 ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; vga_display_controller:vga_ctrl|rgb[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.140     ; 0.373      ;
; 0.429 ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; vga_display_controller:vga_ctrl|rgb[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; -0.140     ; 0.373      ;
; 0.451 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.571      ;
; 0.453 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.576      ;
; 0.462 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.588      ;
; 0.471 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[1]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.591      ;
; 0.489 ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[0]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.609      ;
; 0.491 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_div      ; clk_div     ; 0.000        ; 0.178      ; 0.773      ;
; 0.514 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[5]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; vga_display_controller:vga_ctrl|h_count[5]            ; vga_display_controller:vga_ctrl|h_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[9]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; vga_display_controller:vga_ctrl|v_count[3]            ; vga_display_controller:vga_ctrl|v_count[6]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[4]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[8]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[3]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]                                                               ; clk_div      ; clk_div     ; 0.000        ; 0.031      ; 0.645      ;
; 0.530 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; fifo_buffer:pixel_fifo|read_ptr_bin[11]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                                                                        ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; vga_display_controller:vga_ctrl|v_count[2]            ; vga_display_controller:vga_ctrl|v_count[2]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[10]                                                                       ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.653      ;
; 0.534 ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[7]                                                                    ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.654      ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.234 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 0.816      ; 1.269      ;
; 0.747 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 0.816      ; 1.282      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.040 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.759      ;
; -3.040 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.759      ;
; -3.040 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.759      ;
; -3.040 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.759      ;
; -3.040 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.759      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[10]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[10] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.997 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.227     ; 1.717      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.996 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.228     ; 1.715      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.985 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.232     ; 1.700      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10] ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]        ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[10]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[11]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.231     ; 1.677      ;
; -2.410 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.233     ; 1.124      ;
; -2.410 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.233     ; 1.124      ;
; -2.410 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.233     ; 1.124      ;
; 4.662  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.278      ;
; 4.662  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.278      ;
; 4.662  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.278      ;
; 4.662  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.278      ;
; 4.662  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.278      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.705  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.036     ; 2.236      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.706  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.037     ; 2.234      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.717  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.041     ; 2.219      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 4.741  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.040     ; 2.196      ;
; 5.235  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.042     ; 1.700      ;
; 5.235  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.042     ; 1.700      ;
; 5.235  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.042     ; 1.700      ;
; 5.449  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.065     ; 1.463      ;
; 5.449  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.065     ; 1.463      ;
; 5.449  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.065     ; 1.463      ;
; 5.449  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.065     ; 1.463      ;
; 5.449  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.065     ; 1.463      ;
; 5.449  ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.990        ; -0.065     ; 1.463      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                                ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                         ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.403 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.287      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.394 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.278      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.351 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.968      ; 2.236      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.350 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.967      ; 2.234      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.339 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.963      ; 2.219      ;
; -1.315 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.964      ; 2.196      ;
; -1.315 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.010        ; 0.964      ; 2.196      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[11]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[10]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]          ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.818 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.768      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.759      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.717      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.715      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10] ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.754 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.700      ;
; -0.730 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 1.677      ;
; -0.730 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11] ; clk_div                                              ; clk_div     ; 1.000        ; -0.040     ; 1.677      ;
; -0.183 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.133      ;
; -0.151 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.101      ;
; -0.151 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]      ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.101      ;
+--------+----------------+-------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_div'                                                                                                                                                      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.646 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.219      ; 0.949      ;
; 0.646 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.219      ; 0.949      ;
; 0.646 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.219      ; 0.949      ;
; 0.700 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.224      ; 2.078      ;
; 0.700 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.224      ; 2.078      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.714 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.223      ; 2.091      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.728 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 2.109      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.733 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.853      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.740 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.122      ;
; 0.748 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[0]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.177      ; 1.015      ;
; 0.748 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[1]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.177      ; 1.015      ;
; 0.748 ; reset_sync_25  ; vga_display_controller:vga_ctrl|next_pixel_data[2]    ; clk_div                                              ; clk_div     ; 0.000        ; 0.177      ; 1.015      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.769 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.151      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.157      ;
; 0.830 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.949      ;
; 0.830 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.949      ;
; 0.830 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.949      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.834 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.955      ;
; 0.852 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.972      ;
; 0.852 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.972      ;
; 0.852 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.972      ;
; 0.852 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.972      ;
; 1.409 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[10]              ; clk_div                                              ; clk_div     ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[11]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.033      ; 1.526      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[10]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.423 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.032      ; 1.539      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.557      ;
; 1.449 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.570      ;
; 1.449 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[9]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.570      ;
; 1.449 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.570      ;
; 1.449 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.570      ;
; 1.449 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[10]       ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.570      ;
; 1.449 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.570      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.006 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.323      ;
; 1.006 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.323      ;
; 1.006 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.323      ;
; 1.006 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_IDLE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.322      ;
; 1.006 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_LAT      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.327      ;
; 1.007 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_BURST    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.324      ;
; 1.007 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AR1           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.322      ;
; 1.007 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AR2           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.322      ;
; 1.023 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.330      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACT_RD        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.322      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.320      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_PRE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.322      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRP   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.327      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRCD_RD       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.327      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACT_WR        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.322      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRCD_WR       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.327      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_WAIT      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.327      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_tRFC  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.327      ;
; 1.205 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_cnt[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|timer[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.323      ;
; 1.206 ; reset_sync_133 ; image_loader:img_loader|state.DONE                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.319      ;
; 1.206 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.319      ;
; 1.206 ; reset_sync_133 ; image_loader:img_loader|state.WRITING              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.319      ;
; 1.206 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_SDRAM           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.319      ;
; 1.206 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ_CMD      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE_BURST   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_REFRESH_AR    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|bl_cnt[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE_CMD     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_WR  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.324      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRP_AFTER_RD  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.324      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_RESET         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WAIT_START    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE_ALL ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.321      ;
; 1.206 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tMRD          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.324      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRFC1         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_tRFC2         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_MRS           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cmd[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cmd[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.207 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_r[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.322      ;
; 1.209 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.325      ;
; 1.209 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_valid               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.325      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.321      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[17]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.210 ; reset_sync_133 ; image_loader:img_loader|pixel_count[16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_rd[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.319      ;
; 1.212 ; reset_sync_133 ; sdram_controller:sdram_ctrl|col_rd[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.319      ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -5.532   ; 0.161 ; -6.509   ; 0.646   ; -3.201              ;
;  clk_50MHz                                            ; -0.911   ; 0.234 ; N/A      ; N/A     ; 9.453               ;
;  clk_div                                              ; -5.532   ; 0.201 ; -3.364   ; 0.646   ; -3.201              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.550   ; 0.161 ; -6.509   ; 1.006   ; 2.789               ;
; Design-wide TNS                                       ; -284.697 ; 0.0   ; -487.562 ; 0.0     ; -122.842            ;
;  clk_50MHz                                            ; -0.911   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_div                                              ; -217.101 ; 0.000 ; -193.716 ; 0.000   ; -122.842            ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -66.685  ; 0.000 ; -293.846 ; 0.000   ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cke            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; udqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ldqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_button            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 1903     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 12       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 16416    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 1903     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 12       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 16416    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 76       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 47       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 198      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 76       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 47       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 198      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 99    ; 99   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50MHz                                            ; clk_50MHz                                            ; Base      ; Constrained ;
; clk_div                                              ; clk_div                                              ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 20 16:59:44 2025
Info: Command: quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div clk_div
Warning (332125): Found combinational loop of 92 nodes File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv Line: 64
    Warning (332126): Node "pixel_fifo|Equal0~2|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~1|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~1|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|datab"
    Warning (332126): Node "pixel_fifo|Equal0~0|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~1|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~3|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~3|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~3|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~5|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~5|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~5|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~7|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~7|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|datac"
    Warning (332126): Node "pixel_fifo|Equal0~1|datab"
    Warning (332126): Node "pixel_fifo|Equal0~1|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~7|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~9|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~9|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|datab"
    Warning (332126): Node "pixel_fifo|Equal0~3|combout"
    Warning (332126): Node "pixel_fifo|Equal0~8|datac"
    Warning (332126): Node "pixel_fifo|Equal0~8|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~1|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~9|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~11|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~11|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~11|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~13|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~13|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[6]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[6]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|datab"
    Warning (332126): Node "pixel_fifo|Equal0~4|combout"
    Warning (332126): Node "pixel_fifo|Equal0~8|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~13|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~15|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~15|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[6]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~15|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~17|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~17|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[9]~19|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[9]~19|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|datad"
    Warning (332126): Node "pixel_fifo|Equal0~6|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~7|combout"
    Warning (332126): Node "pixel_fifo|Equal0~8|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[9]~19|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[10]~21|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[10]~21|combout"
    Warning (332126): Node "pixel_fifo|Equal0~5|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~5|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[10]~21|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[11]~12|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[11]~12|combout"
    Warning (332126): Node "pixel_fifo|Equal0~5|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~17|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]|datad"
Critical Warning (332081): Design contains combinational loop of 92 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.532            -217.101 clk_div 
    Info (332119):    -4.550             -66.685 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.911              -0.911 clk_50MHz 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.514               0.000 clk_div 
    Info (332119):     0.703               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -6.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.509            -293.846 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.364            -193.716 clk_div 
Info (332146): Worst-case removal slack is 1.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.488               0.000 clk_div 
    Info (332119):     2.233               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -122.842 clk_div 
    Info (332119):     2.789               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.761               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.056            -200.682 clk_div 
    Info (332119):    -4.037             -52.621 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.807              -0.807 clk_50MHz 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.475               0.000 clk_div 
    Info (332119):     0.642               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -5.915
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.915            -266.447 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.283            -185.312 clk_div 
Info (332146): Worst-case removal slack is 1.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.313               0.000 clk_div 
    Info (332119):     1.987               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -122.842 clk_div 
    Info (332119):     2.789               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.750               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.118             -22.224 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.857             -64.362 clk_div 
    Info (332119):    -0.047              -0.047 clk_50MHz 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.201               0.000 clk_div 
    Info (332119):     0.234               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -3.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.040            -138.705 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.403             -67.004 clk_div 
Info (332146): Worst-case removal slack is 0.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.646               0.000 clk_div 
    Info (332119):     1.006               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -78.000 clk_div 
    Info (332119):     3.227               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.453               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Wed Aug 20 16:59:46 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


