// Seed: 423127626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign id_4[""] = -1;
  assign id_1 = -1'b0 == -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_8,
      id_6,
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  and primCall (id_5, id_7, id_9, id_11, id_6);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6[""] = 1'b0 ? id_11 : id_9 ~^ -1 ? 1 == -1 : {-1{-1}};
endmodule
