Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 25 23:13:02 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.202    -4591.687                   2976                10177        0.018        0.000                      0                10177        1.100        0.000                       0                  3837  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.233        0.000                      0                  303        0.056        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  985.668        0.000                      0                 1789        0.058        0.000                      0                 1789      499.500        0.000                       0                   559  
clk_fpga_0                                -3.202    -4445.020                   2910                 7621        0.018        0.000                      0                 7621        1.520        0.000                       0                  3005  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       57.657        0.000                      0                    3        0.194        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               23.492        0.000                      0                  432       30.791        0.000                      0                  432  
clk_fpga_0                       clk1Mhz                               -2.524     -146.668                     66                   98        0.182        0.000                      0                   98  
clk1Mhz                          clk_fpga_0                             2.257        0.000                      0                    1        1.156        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.233ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.869ns (32.647%)  route 5.919ns (67.353%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.148     9.072    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.326     9.398 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           1.142    10.540    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X41Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.106    32.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.772    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 22.233    

Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 2.869ns (34.065%)  route 5.553ns (65.936%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 32.822 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.255     9.180    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.326     9.506 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.669    10.174    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.572    32.822    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X39Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.927    
                         clock uncertainty           -0.089    32.838    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.055    32.783    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             22.746ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 2.869ns (34.556%)  route 5.433ns (65.444%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.162     9.086    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.326     9.412 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.643    10.054    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X40Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)       -0.078    32.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.800    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                 22.746    

Slack (MET) :             22.757ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 2.869ns (34.547%)  route 5.436ns (65.453%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 32.823 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.329     9.253    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.326     9.579 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.477    10.057    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.573    32.823    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X41Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.966    
                         clock uncertainty           -0.089    32.877    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)       -0.064    32.813    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.813    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 22.757    

Slack (MET) :             22.774ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 2.869ns (34.590%)  route 5.425ns (65.410%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.109     9.034    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.326     9.360 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.687    10.046    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X40Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)       -0.058    32.820    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 22.774    

Slack (MET) :             22.781ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 2.869ns (34.485%)  route 5.451ns (65.515%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.148     9.072    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.326     9.398 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.674    10.072    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)       -0.026    32.852    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.852    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 22.781    

Slack (MET) :             22.962ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 2.869ns (35.657%)  route 5.177ns (64.343%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 32.822 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.979     8.904    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.230 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.569     9.798    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.572    32.822    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X39Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.927    
                         clock uncertainty           -0.089    32.838    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.078    32.760    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                 22.962    

Slack (MET) :             23.074ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 2.869ns (36.067%)  route 5.086ns (63.933%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 32.822 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.976     8.901    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.326     9.227 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.480     9.707    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.572    32.822    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X39Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.927    
                         clock uncertainty           -0.089    32.838    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.058    32.780    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                 23.074    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 2.869ns (35.854%)  route 5.133ns (64.146%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.152     7.924 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.162     9.086    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.326     9.412 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.342     9.754    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)       -0.040    32.838    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.838    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.127ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 2.639ns (33.217%)  route 5.306ns (66.783%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 32.824 - 31.250 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752     1.752    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X42Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.984     3.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.378 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.910 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.910    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.024 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.024    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.138 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.138    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.252    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.366    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.700 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.826     5.526    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[22]
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.303     5.829 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.810     6.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_12_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8/O
                         net (fo=2, routed)           1.009     7.772    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_8_n_0
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.896 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.190     9.086    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.124     9.210 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.486     9.697    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    32.824    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X40Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.143    32.967    
                         clock uncertainty           -0.089    32.878    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)       -0.055    32.823    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.823    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 23.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.367ns (80.179%)  route 0.091ns (19.821%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.821    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.971 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.024 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.024    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_7
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.347ns (79.050%)  route 0.092ns (20.950%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.586     0.586    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X3Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.091     0.818    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]
    SLICE_X3Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.970 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.025 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.025    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.853     0.853    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X3Y50          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/C
                         clock pessimism              0.000     0.853    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.351ns (79.461%)  route 0.091ns (20.539%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.090     0.792    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]
    SLICE_X21Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.909 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.948 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.948    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.002 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.002    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.380ns (80.726%)  route 0.091ns (19.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.821    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.971 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.037 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.037    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_5
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.358ns (79.562%)  route 0.092ns (20.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.586     0.586    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X3Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.091     0.818    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]
    SLICE_X3Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.970 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.036 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.036    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.853     0.853    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X3Y50          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/C
                         clock pessimism              0.000     0.853    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.362ns (79.960%)  route 0.091ns (20.040%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.090     0.792    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]
    SLICE_X21Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.909 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.948 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.948    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.013 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.013    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_5
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.403ns (81.624%)  route 0.091ns (18.376%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.821    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.971 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.060 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.060    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.405ns (81.698%)  route 0.091ns (18.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.821    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.971 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.062 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.062    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.407ns (81.772%)  route 0.091ns (18.228%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.821    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[17]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.971 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.011 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.064 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.064    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X12Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.383ns (80.638%)  route 0.092ns (19.362%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.586     0.586    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X3Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]/Q
                         net (fo=5, routed)           0.091     0.818    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[15]
    SLICE_X3Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.970 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.061 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.061    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.853     0.853    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X3Y50          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
                         clock pessimism              0.000     0.853    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y54      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y54      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y54      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y54      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y54      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y54      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y56      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y55      MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      985.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             985.668ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.720ns  (logic 2.777ns (20.241%)  route 10.942ns (79.754%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 1501.526 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           1.206   511.707    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.332   512.039 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1/O
                         net (fo=23, routed)          3.356   515.395    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.526  1501.526    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X5Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.526    
                         clock uncertainty           -0.035  1501.490    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.426  1501.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][1]
  -------------------------------------------------------------------
                         required time                       1501.064    
                         arrival time                        -515.396    
  -------------------------------------------------------------------
                         slack                                985.668    

Slack (MET) :             985.668ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.720ns  (logic 2.777ns (20.241%)  route 10.942ns (79.754%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 1501.526 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           1.206   511.707    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.332   512.039 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1/O
                         net (fo=23, routed)          3.356   515.395    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1_n_0
    SLICE_X5Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.526  1501.526    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X5Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.526    
                         clock uncertainty           -0.035  1501.490    
    SLICE_X5Y76          FDSE (Setup_fdse_C_S)       -0.426  1501.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][2]
  -------------------------------------------------------------------
                         required time                       1501.064    
                         arrival time                        -515.396    
  -------------------------------------------------------------------
                         slack                                985.668    

Slack (MET) :             985.668ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.720ns  (logic 2.777ns (20.241%)  route 10.942ns (79.754%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 1501.526 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           1.206   511.707    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.332   512.039 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1/O
                         net (fo=23, routed)          3.356   515.395    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[4][11]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.526  1501.526    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X5Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.526    
                         clock uncertainty           -0.035  1501.490    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.426  1501.064    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][3]
  -------------------------------------------------------------------
                         required time                       1501.064    
                         arrival time                        -515.396    
  -------------------------------------------------------------------
                         slack                                985.668    

Slack (MET) :             985.789ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.283ns  (logic 2.927ns (22.035%)  route 10.355ns (77.959%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 1501.496 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.205   514.958    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.496  1501.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X28Y11         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][1]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.510    
                         clock uncertainty           -0.035  1501.475    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.727  1500.748    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][1]
  -------------------------------------------------------------------
                         required time                       1500.748    
                         arrival time                        -514.959    
  -------------------------------------------------------------------
                         slack                                985.789    

Slack (MET) :             985.789ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.283ns  (logic 2.927ns (22.035%)  route 10.355ns (77.959%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 1501.496 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.205   514.958    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X28Y11         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.496  1501.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X28Y11         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.510    
                         clock uncertainty           -0.035  1501.475    
    SLICE_X28Y11         FDSE (Setup_fdse_C_S)       -0.727  1500.748    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][2]
  -------------------------------------------------------------------
                         required time                       1500.748    
                         arrival time                        -514.959    
  -------------------------------------------------------------------
                         slack                                985.789    

Slack (MET) :             985.789ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.283ns  (logic 2.927ns (22.035%)  route 10.355ns (77.959%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 1501.496 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.205   514.958    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.496  1501.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X28Y11         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.510    
                         clock uncertainty           -0.035  1501.475    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.727  1500.748    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]
  -------------------------------------------------------------------
                         required time                       1500.748    
                         arrival time                        -514.959    
  -------------------------------------------------------------------
                         slack                                985.789    

Slack (MET) :             985.866ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.269ns  (logic 2.927ns (22.060%)  route 10.341ns (77.934%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 1501.480 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.190   514.944    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.480  1501.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.480    
                         clock uncertainty           -0.035  1501.444    
    SLICE_X35Y81         FDRE (Setup_fdre_C_R)       -0.634  1500.810    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][4]
  -------------------------------------------------------------------
                         required time                       1500.810    
                         arrival time                        -514.945    
  -------------------------------------------------------------------
                         slack                                985.866    

Slack (MET) :             985.866ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.269ns  (logic 2.927ns (22.060%)  route 10.341ns (77.934%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 1501.480 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.190   514.944    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.480  1501.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.480    
                         clock uncertainty           -0.035  1501.444    
    SLICE_X35Y81         FDRE (Setup_fdre_C_R)       -0.634  1500.810    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][5]
  -------------------------------------------------------------------
                         required time                       1500.810    
                         arrival time                        -514.945    
  -------------------------------------------------------------------
                         slack                                985.866    

Slack (MET) :             985.866ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.269ns  (logic 2.927ns (22.060%)  route 10.341ns (77.934%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 1501.480 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.190   514.944    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X35Y81         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.480  1501.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y81         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.480    
                         clock uncertainty           -0.035  1501.444    
    SLICE_X35Y81         FDSE (Setup_fdse_C_S)       -0.634  1500.810    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][6]
  -------------------------------------------------------------------
                         required time                       1500.810    
                         arrival time                        -514.945    
  -------------------------------------------------------------------
                         slack                                985.866    

Slack (MET) :             985.866ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        13.269ns  (logic 2.927ns (22.060%)  route 10.341ns (77.934%))
  Logic Levels:           11  (CARRY4=4 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 1501.480 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.676   501.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.524   502.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)          3.180   505.380    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124   505.504 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17/O
                         net (fo=1, routed)           0.000   505.504    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[11][11]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.036 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]_i_5_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   506.150    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.264 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   506.264    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   506.598 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15/O[1]
                         net (fo=1, routed)           0.585   507.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]_i_15_n_6
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.303   507.486 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16/O
                         net (fo=1, routed)           0.953   508.439    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124   508.563 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=2, routed)           0.812   509.375    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124   509.499 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4/O
                         net (fo=9, routed)           0.850   510.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[1][11]_i_4_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.152   510.502 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4/O
                         net (fo=4, routed)           0.964   511.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332   511.797 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3/O
                         net (fo=2, routed)           0.806   512.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[5][11]_i_3_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.150   512.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=23, routed)          2.190   514.944    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X35Y81         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.480  1501.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y81         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.480    
                         clock uncertainty           -0.035  1501.444    
    SLICE_X35Y81         FDSE (Setup_fdse_C_S)       -0.634  1500.810    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][7]
  -------------------------------------------------------------------
                         required time                       1500.810    
                         arrival time                        -514.945    
  -------------------------------------------------------------------
                         slack                                985.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.438ns  (logic 0.347ns (79.228%)  route 0.091ns (20.777%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 500.591 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.591   500.591    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y49         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.146   500.737 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[22]/Q
                         net (fo=5, routed)           0.090   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[22]
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147   500.974 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001   500.975    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054   501.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   501.029    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress0[25]
    SLICE_X37Y50         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.859   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y50         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.859    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.112   500.971    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[25]
  -------------------------------------------------------------------
                         required time                       -500.971    
                         arrival time                         501.029    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (49.035%)  route 0.152ns (50.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 500.857 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y72         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDSE (Prop_fdse_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]/Q
                         net (fo=2, routed)           0.152   500.848    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[11][11]
    RAMB18_X1Y29         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.857   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB18_X1Y29         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.604    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.848    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (48.988%)  route 0.152ns (51.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 500.857 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/Q
                         net (fo=2, routed)           0.152   500.849    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[11][5]
    RAMB18_X1Y29         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.857   500.857    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB18_X1Y29         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.604    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_1
  -------------------------------------------------------------------
                         required time                       -500.787    
                         arrival time                         500.849    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.697%)  route 0.160ns (52.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y82         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDSE (Prop_fdse_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/Q
                         net (fo=2, routed)           0.160   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][11]
    RAMB18_X2Y33         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.866   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB18_X2Y33         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.612    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.861    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.785%)  route 0.160ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.554   500.554    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y68         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDSE (Prop_fdse_C_Q)         0.146   500.700 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][6]/Q
                         net (fo=2, routed)           0.160   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][6]
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.610    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.793    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0
  -------------------------------------------------------------------
                         required time                       -500.793    
                         arrival time                         500.859    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.635%)  route 0.161ns (52.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y67         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][3]/Q
                         net (fo=2, routed)           0.161   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][3]
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.610    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.793    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0
  -------------------------------------------------------------------
                         required time                       -500.793    
                         arrival time                         500.861    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.564%)  route 0.161ns (52.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y67         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDSE (Prop_fdse_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][2]/Q
                         net (fo=2, routed)           0.161   500.862    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][2]
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.610    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.793    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0
  -------------------------------------------------------------------
                         required time                       -500.793    
                         arrival time                         500.862    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.249%)  route 0.163ns (52.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y82         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDSE (Prop_fdse_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/Q
                         net (fo=2, routed)           0.163   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][8]
    RAMB18_X2Y33         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.866   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB18_X2Y33         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.612    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.864    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.449ns  (logic 0.358ns (79.742%)  route 0.091ns (20.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 500.591 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.591   500.591    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y49         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.146   500.737 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[22]/Q
                         net (fo=5, routed)           0.090   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[22]
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147   500.974 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001   500.975    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065   501.040 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   501.040    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress0[27]
    SLICE_X37Y50         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.859   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X37Y50         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.859    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.112   500.971    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[27]
  -------------------------------------------------------------------
                         required time                       -500.971    
                         arrival time                         501.040    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[11][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.573ns  (logic 0.167ns (29.126%)  route 0.406ns (70.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X28Y58         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[11][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDSE (Prop_fdse_C_Q)         0.167   500.727 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[11][7]/Q
                         net (fo=4, routed)           0.406   501.133    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1_0[6]
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   501.057    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0
  -------------------------------------------------------------------
                         required time                       -501.057    
                         arrival time                         501.133    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y3   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y21  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y16  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y34  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X26Y36  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X26Y36  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y39  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y39  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X26Y36  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X26Y36  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y39  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X25Y39  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2910  Failing Endpoints,  Worst Slack       -3.202ns,  Total Violation    -4445.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[7][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.050ns  (logic 1.996ns (24.796%)  route 6.054ns (75.204%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.179 - 7.500 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 5.460 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.652     5.460    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X29Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[7][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.459     5.919 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[7][2]/Q
                         net (fo=53, routed)          1.142     7.061    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[7]_91[2]
    SLICE_X30Y70         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.671 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[3][11]_i_175/O[3]
                         net (fo=2, routed)           0.925     8.596    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[3][11]_i_175_n_4
    SLICE_X28Y71         LUT6 (Prop_lut6_I1_O)        0.307     8.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_173/O
                         net (fo=1, routed)           0.538     9.441    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_173_n_0
    SLICE_X23Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.565 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_88/O
                         net (fo=1, routed)           0.575    10.140    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_88_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.264 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_27/O
                         net (fo=13, routed)          0.823    11.087    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_27_n_0
    SLICE_X19Y72         LUT5 (Prop_lut5_I1_O)        0.124    11.211 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_7/O
                         net (fo=25, routed)          1.043    12.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][11]_i_7_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    12.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][5]_i_3/O
                         net (fo=1, routed)           1.008    13.386    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][5]_i_3_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.124    13.510 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[3][5]_i_1/O
                         net (fo=1, routed)           0.000    13.510    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][11]_2[5]
    SLICE_X8Y68          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487    10.179    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X8Y68          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.309    
                         clock uncertainty           -0.083    10.226    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)        0.082    10.308    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][5]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[3][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.436ns  (logic 2.344ns (31.524%)  route 5.092ns (68.476%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.170 - 7.500 ) 
    Source Clock Delay      (SCD):    2.949ns = ( 5.449 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.641     5.449    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X25Y77         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[3][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.459     5.908 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[3][2]/Q
                         net (fo=53, routed)          0.941     6.849    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[3]_87[2]
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.505 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_183_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.619    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_181_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.932 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_182/O[3]
                         net (fo=1, routed)           0.995     8.927    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_182_n_4
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.306     9.233 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_185/O
                         net (fo=2, routed)           0.509     9.742    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_185_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.866 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_75/O
                         net (fo=1, routed)           0.829    10.695    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_75_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.819 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_18/O
                         net (fo=13, routed)          0.746    11.565    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_18_n_0
    SLICE_X18Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.689 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_3/O
                         net (fo=1, routed)           0.303    11.992    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_3_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.116 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_1/O
                         net (fo=12, routed)          0.769    12.885    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][11]_1[0]
    SLICE_X16Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.478    10.170    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X16Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.300    
                         clock uncertainty           -0.083    10.217    
    SLICE_X16Y71         FDRE (Setup_fdre_C_R)       -0.519     9.698    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][5]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -3.187    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[6][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[6][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.008ns  (logic 2.117ns (26.435%)  route 5.891ns (73.565%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.231 - 7.500 ) 
    Source Clock Delay      (SCD):    2.957ns = ( 5.457 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.649     5.457    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X32Y78         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[6][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.524     5.981 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[6][2]/Q
                         net (fo=54, routed)          0.913     6.894    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[6]_90[2]
    SLICE_X26Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.565 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[6][11]_i_147/O[2]
                         net (fo=2, routed)           0.594     8.159    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[6][11]_i_147_n_5
    SLICE_X26Y84         LUT3 (Prop_lut3_I1_O)        0.302     8.461 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_146/O
                         net (fo=1, routed)           0.671     9.132    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_146_n_0
    SLICE_X22Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_72/O
                         net (fo=1, routed)           0.633     9.890    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_72_n_0
    SLICE_X22Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.014 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_25/O
                         net (fo=13, routed)          0.798    10.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_25_n_0
    SLICE_X19Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.936 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_5/O
                         net (fo=25, routed)          1.201    12.137    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][11]_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.261 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][0]_i_3/O
                         net (fo=1, routed)           1.080    13.341    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][0]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.124    13.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[6][0]_i_1/O
                         net (fo=1, routed)           0.000    13.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[6][11]_2[0]
    SLICE_X5Y90          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.539    10.231    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X5Y90          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.361    
                         clock uncertainty           -0.083    10.278    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.034    10.312    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.535ns  (logic 2.025ns (26.875%)  route 5.510ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.257 - 7.500 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 5.462 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.654     5.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X15Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.459     5.921 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/Q
                         net (fo=53, routed)          0.805     6.726    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[5]_89[2]
    SLICE_X17Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.850 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227/O
                         net (fo=1, routed)           0.000     6.850    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.490 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155/O[3]
                         net (fo=3, routed)           0.830     8.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155_n_4
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.306     8.626 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152/O
                         net (fo=2, routed)           0.565     9.191    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.315 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69/O
                         net (fo=1, routed)           1.198    10.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69_n_0
    SLICE_X27Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17/O
                         net (fo=13, routed)          1.169    11.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.929 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_3/O
                         net (fo=1, routed)           0.302    12.232    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_3_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.356 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_1/O
                         net (fo=12, routed)          0.641    12.997    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]_1[0]
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.565    10.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][6]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.387    
                         clock uncertainty           -0.083    10.304    
    SLICE_X39Y96         FDRE (Setup_fdre_C_R)       -0.426     9.878    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][6]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.535ns  (logic 2.025ns (26.875%)  route 5.510ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.257 - 7.500 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 5.462 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.654     5.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X15Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.459     5.921 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/Q
                         net (fo=53, routed)          0.805     6.726    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[5]_89[2]
    SLICE_X17Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.850 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227/O
                         net (fo=1, routed)           0.000     6.850    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.490 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155/O[3]
                         net (fo=3, routed)           0.830     8.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155_n_4
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.306     8.626 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152/O
                         net (fo=2, routed)           0.565     9.191    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.315 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69/O
                         net (fo=1, routed)           1.198    10.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69_n_0
    SLICE_X27Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17/O
                         net (fo=13, routed)          1.169    11.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.929 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_3/O
                         net (fo=1, routed)           0.302    12.232    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_3_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.356 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_1/O
                         net (fo=12, routed)          0.641    12.997    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]_1[0]
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.565    10.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.387    
                         clock uncertainty           -0.083    10.304    
    SLICE_X39Y96         FDRE (Setup_fdre_C_R)       -0.426     9.878    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.535ns  (logic 2.025ns (26.875%)  route 5.510ns (73.125%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.257 - 7.500 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 5.462 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.654     5.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X15Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.459     5.921 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/Q
                         net (fo=53, routed)          0.805     6.726    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[5]_89[2]
    SLICE_X17Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.850 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227/O
                         net (fo=1, routed)           0.000     6.850    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.490 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155/O[3]
                         net (fo=3, routed)           0.830     8.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155_n_4
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.306     8.626 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152/O
                         net (fo=2, routed)           0.565     9.191    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.315 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69/O
                         net (fo=1, routed)           1.198    10.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69_n_0
    SLICE_X27Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17/O
                         net (fo=13, routed)          1.169    11.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.929 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_3/O
                         net (fo=1, routed)           0.302    12.232    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_3_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.356 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_1/O
                         net (fo=12, routed)          0.641    12.997    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]_1[0]
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.565    10.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.387    
                         clock uncertainty           -0.083    10.304    
    SLICE_X39Y96         FDRE (Setup_fdre_C_R)       -0.426     9.878    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][9]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.993ns  (logic 2.149ns (26.887%)  route 5.844ns (73.113%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.257 - 7.500 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 5.462 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.654     5.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X15Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.459     5.921 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/Q
                         net (fo=53, routed)          0.805     6.726    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[5]_89[2]
    SLICE_X17Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.850 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227/O
                         net (fo=1, routed)           0.000     6.850    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.490 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155/O[3]
                         net (fo=3, routed)           0.830     8.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155_n_4
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.306     8.626 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152/O
                         net (fo=2, routed)           0.735     9.361    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152_n_0
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.485 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][9]_i_27/O
                         net (fo=1, routed)           0.831    10.316    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][9]_i_27_n_0
    SLICE_X17Y91         LUT5 (Prop_lut5_I0_O)        0.124    10.440 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][9]_i_13/O
                         net (fo=12, routed)          1.221    11.661    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/mux/p_380_out
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.785 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][7]_i_6/O
                         net (fo=1, routed)           0.575    12.360    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][7]_i_6_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.124    12.484 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][7]_i_2/O
                         net (fo=1, routed)           0.847    13.331    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][7]_i_2_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.455 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][7]_i_1/O
                         net (fo=1, routed)           0.000    13.455    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]_2[7]
    SLICE_X36Y94         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.565    10.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X36Y94         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][7]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.387    
                         clock uncertainty           -0.083    10.304    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.034    10.338    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][7]
  -------------------------------------------------------------------
                         required time                         10.338    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 -3.117    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[3][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.909ns  (logic 2.468ns (31.207%)  route 5.441ns (68.793%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.168 - 7.500 ) 
    Source Clock Delay      (SCD):    2.949ns = ( 5.449 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.641     5.449    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X25Y77         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[3][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.459     5.908 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[3][2]/Q
                         net (fo=53, routed)          0.941     6.849    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[3]_87[2]
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.505 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.505    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_183_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.619    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_181_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.932 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_182/O[3]
                         net (fo=1, routed)           0.995     8.927    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[2][11]_i_182_n_4
    SLICE_X13Y76         LUT5 (Prop_lut5_I2_O)        0.306     9.233 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_185/O
                         net (fo=2, routed)           0.509     9.742    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_185_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.866 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_75/O
                         net (fo=1, routed)           0.829    10.695    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_75_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.819 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_18/O
                         net (fo=13, routed)          0.847    11.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][11]_i_18_n_0
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.124    11.790 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][0]_i_7/O
                         net (fo=1, routed)           0.887    12.677    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][0]_i_7_n_0
    SLICE_X19Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.801 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][0]_i_3/O
                         net (fo=1, routed)           0.433    13.234    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][0]_i_3_n_0
    SLICE_X19Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[2][0]_i_1/O
                         net (fo=1, routed)           0.000    13.358    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][11]_2[0]
    SLICE_X19Y72         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.476    10.168    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X19Y72         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.298    
                         clock uncertainty           -0.083    10.215    
    SLICE_X19Y72         FDRE (Setup_fdre_C_D)        0.032    10.247    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][0]
  -------------------------------------------------------------------
                         required time                         10.247    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.107ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.984ns  (logic 2.149ns (26.916%)  route 5.835ns (73.084%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.257 - 7.500 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 5.462 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.654     5.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X15Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.459     5.921 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[5][2]/Q
                         net (fo=53, routed)          0.805     6.726    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[5]_89[2]
    SLICE_X17Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.850 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227/O
                         net (fo=1, routed)           0.000     6.850    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_227_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.490 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155/O[3]
                         net (fo=3, routed)           0.830     8.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_155_n_4
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.306     8.626 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152/O
                         net (fo=2, routed)           0.565     9.191    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_152_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.315 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69/O
                         net (fo=1, routed)           1.198    10.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_69_n_0
    SLICE_X27Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.637 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17/O
                         net (fo=13, routed)          0.591    11.228    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_17_n_0
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.352 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][8]_i_7/O
                         net (fo=1, routed)           1.266    12.618    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][8]_i_7_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.742 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][8]_i_4/O
                         net (fo=1, routed)           0.580    13.322    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][8]_i_4_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.446 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][8]_i_1/O
                         net (fo=1, routed)           0.000    13.446    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]_2[8]
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.565    10.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X39Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.387    
                         clock uncertainty           -0.083    10.304    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.035    10.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][8]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 -3.107    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[7][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.077ns  (logic 2.241ns (27.745%)  route 5.836ns (72.255%))
  Logic Levels:           9  (CARRY4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.257 - 7.500 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 5.460 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.652     5.460    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X29Y81         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[7][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.459     5.919 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[7][2]/Q
                         net (fo=53, routed)          1.136     7.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[7]_91[2]
    SLICE_X36Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.562 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_121/CO[3]
                         net (fo=1, routed)           0.000     7.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_121_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.676    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_120_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.915 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_50/O[2]
                         net (fo=3, routed)           0.822     8.737    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[1][11]_i_50_n_5
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.302     9.039 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][9]_i_22/O
                         net (fo=2, routed)           0.805     9.845    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][9]_i_22_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.969 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_49/O
                         net (fo=1, routed)           0.869    10.837    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_49_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.124    10.961 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_13/O
                         net (fo=12, routed)          0.861    11.823    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_13_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.947 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_42/O
                         net (fo=1, routed)           0.707    12.654    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_42_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.778 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_12/O
                         net (fo=1, routed)           0.635    13.413    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_12_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.537 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[1][11]_i_2/O
                         net (fo=1, routed)           0.000    13.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]_2[11]
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.565    10.257    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X37Y96         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]/C  (IS_INVERTED)
                         clock pessimism              0.230    10.487    
                         clock uncertainty           -0.083    10.404    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.034    10.438    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[1][11]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                         -13.537    
  -------------------------------------------------------------------
                         slack                                 -3.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.584     0.925    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=2, routed)           0.210     1.276    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.851     1.221    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.066     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.870%)  route 0.222ns (61.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.222     1.259    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.826     1.196    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.070     1.232    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.248%)  route 0.207ns (55.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.567     0.908    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X8Y49          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.207     1.278    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[24]
    SLICE_X9Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.072     1.247    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.297%)  route 0.218ns (60.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.565     0.906    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  <hidden>
                         net (fo=6, routed)           0.218     1.264    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[23]
    SLICE_X6Y49          FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y49          FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDSE (Hold_fdse_C_D)         0.052     1.228    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.793%)  route 0.222ns (61.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.222     1.264    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[23]
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.047     1.215    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.010%)  route 0.251ns (63.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.251     1.292    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[27]
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.075     1.243    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.582%)  route 0.161ns (52.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 3.730 - 2.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 3.395 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.554     3.395    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X7Y77          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.146     3.541 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][6]/Q
                         net (fo=2, routed)           0.161     3.701    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1_2[6]
    RAMB18_X0Y30         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.860     3.730    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_4
    RAMB18_X0Y30         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.282     3.448    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     3.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.692%)  route 0.221ns (63.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.565     0.906    <hidden>
    SLICE_X7Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  <hidden>
                         net (fo=6, routed)           0.221     1.254    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_wdata[26]
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.009     1.184    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.558%)  route 0.221ns (51.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.555     0.896    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/Q
                         net (fo=1, routed)           0.221     1.281    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[28]
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.326 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.326    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[28]
    SLICE_X17Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.826     1.196    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X17Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.092     1.254    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.038%)  route 0.226ns (51.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.555     0.896    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/Q
                         net (fo=1, routed)           0.226     1.286    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[27]
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.331 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.331    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[27]
    SLICE_X18Y34         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.825     1.195    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X18Y34         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.091     1.252    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y3   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y21  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y16  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y34  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y25  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.657ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.520ns  (logic 1.020ns (22.564%)  route 3.501ns (77.438%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 563.999 - 562.500 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.673   501.673    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.524   502.197 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/Q
                         net (fo=1, routed)           1.110   503.307    MicroBlaze_i/Serializer_2/inst/waveIn[10]
    SLICE_X19Y42         LUT6 (Prop_lut6_I0_O)        0.124   503.431 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.645   504.077    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.124   504.201 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.714   504.915    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X19Y44         LUT5 (Prop_lut5_I0_O)        0.124   505.039 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           1.031   506.069    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.124   506.193 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   506.193    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499   563.999    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X19Y41         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.999    
                         clock uncertainty           -0.178   563.821    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.029   563.850    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.850    
                         arrival time                        -506.193    
  -------------------------------------------------------------------
                         slack                                 57.657    

Slack (MET) :             57.811ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.366ns  (logic 0.955ns (21.871%)  route 3.412ns (78.132%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 563.996 - 562.500 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.669   501.669    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.459   502.128 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.814   502.942    MicroBlaze_i/Serializer_1/inst/waveIn[0]
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.066 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           1.276   504.342    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X24Y45         LUT3 (Prop_lut3_I2_O)        0.124   504.466 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.776   505.242    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I0_O)        0.124   505.366 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.545   505.912    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I0_O)        0.124   506.036 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   506.036    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.496   563.996    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.996    
                         clock uncertainty           -0.178   563.818    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.029   563.847    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.847    
                         arrival time                        -506.035    
  -------------------------------------------------------------------
                         slack                                 57.811    

Slack (MET) :             58.133ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.088ns  (logic 0.955ns (23.360%)  route 3.133ns (76.641%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 564.052 - 562.500 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 501.682 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.682   501.682    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X7Y47          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.459   502.141 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/Q
                         net (fo=1, routed)           1.271   503.412    MicroBlaze_i/Serializer_0/inst/waveIn[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.124   503.536 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.816   504.352    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.124   504.476 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.892   505.368    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.124   505.492 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.154   505.646    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124   505.770 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.770    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.552   564.052    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X5Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.052    
                         clock uncertainty           -0.178   563.874    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.029   563.903    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.903    
                         arrival time                        -505.770    
  -------------------------------------------------------------------
                         slack                                 58.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.734ns  (logic 0.339ns (46.173%)  route 0.395ns (53.828%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.560   500.560    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.151   500.711 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/Q
                         net (fo=1, routed)           0.147   500.858    MicroBlaze_i/Serializer_2/inst/waveIn[11]
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.098   500.956 r  MicroBlaze_i/Serializer_2/inst/MISO_i_14/O
                         net (fo=1, routed)           0.137   501.093    MicroBlaze_i/Serializer_2/inst/MISO_i_14_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.045   501.138 r  MicroBlaze_i/Serializer_2/inst/MISO_i_6/O
                         net (fo=1, routed)           0.111   501.249    MicroBlaze_i/Serializer_2/inst/MISO_i_6_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.045   501.294 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.294    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830   500.830    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X19Y41         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.178   501.009    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.091   501.100    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.294    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.753ns  (logic 0.276ns (36.637%)  route 0.477ns (63.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 500.854 - 500.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 500.567 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.567   500.567    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X7Y47          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.133   500.700 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.118   500.818    MicroBlaze_i/Serializer_0/inst/waveIn[9]
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.098   500.916 r  MicroBlaze_i/Serializer_0/inst/MISO_i_4/O
                         net (fo=1, routed)           0.359   501.275    MicroBlaze_i/Serializer_0/inst/MISO_i_4_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I2_O)        0.045   501.320 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.320    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.854   500.854    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X5Y48          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.854    
                         clock uncertainty            0.178   501.033    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091   501.124    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.124    
                         arrival time                         501.320    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.744ns  (logic 0.276ns (37.104%)  route 0.468ns (62.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 500.829 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.560   500.560    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X23Y45         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.133   500.693 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.189   500.881    MicroBlaze_i/Serializer_1/inst/waveIn[3]
    SLICE_X24Y45         LUT5 (Prop_lut5_I2_O)        0.098   500.979 r  MicroBlaze_i/Serializer_1/inst/MISO_i_7/O
                         net (fo=1, routed)           0.279   501.258    MicroBlaze_i/Serializer_1/inst/MISO_i_7_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.045   501.303 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.303    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829   500.829    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.829    
                         clock uncertainty            0.178   501.008    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.091   501.099    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.099    
                         arrival time                         501.303    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       23.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.492ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.642ns  (logic 0.459ns (6.911%)  route 6.183ns (93.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 470.493 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.743   470.493    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X40Y53         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.459   470.952 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=12, routed)          6.183   477.135    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[1]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -477.135    
  -------------------------------------------------------------------
                         slack                                 23.492    

Slack (MET) :             23.510ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.623ns  (logic 0.459ns (6.930%)  route 6.164ns (93.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 470.493 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.743   470.493    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X40Y53         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.459   470.952 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=12, routed)          6.164   477.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -477.116    
  -------------------------------------------------------------------
                         slack                                 23.510    

Slack (MET) :             23.776ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.360ns  (logic 0.459ns (7.217%)  route 5.901ns (92.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 470.491 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.741   470.491    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y54         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.459   470.950 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=12, routed)          5.901   476.851    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[7]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -476.851    
  -------------------------------------------------------------------
                         slack                                 23.776    

Slack (MET) :             24.102ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.034ns  (logic 0.459ns (7.607%)  route 5.575ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 470.491 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.741   470.491    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y54         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.459   470.950 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          5.575   476.525    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -476.525    
  -------------------------------------------------------------------
                         slack                                 24.102    

Slack (MET) :             24.112ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.846ns  (logic 0.422ns (7.219%)  route 5.424ns (92.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 470.493 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.743   470.493    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X40Y53         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.422   470.915 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=12, routed)          5.424   476.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[8]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.912   500.451    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.451    
                         arrival time                        -476.339    
  -------------------------------------------------------------------
                         slack                                 24.112    

Slack (MET) :             24.314ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.807ns  (logic 0.459ns (7.904%)  route 5.348ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X41Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=12, routed)          5.348   476.309    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X0Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.538   501.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB18_X0Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.360    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.623    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -476.309    
  -------------------------------------------------------------------
                         slack                                 24.314    

Slack (MET) :             24.318ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.815ns  (logic 0.459ns (7.893%)  route 5.356ns (92.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 470.493 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.743   470.493    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X40Y53         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.459   470.952 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=12, routed)          5.356   476.309    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -476.308    
  -------------------------------------------------------------------
                         slack                                 24.318    

Slack (MET) :             24.332ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.803ns  (logic 0.459ns (7.910%)  route 5.344ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 470.492 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.742   470.492    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.459   470.951 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=12, routed)          5.344   476.295    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -476.295    
  -------------------------------------------------------------------
                         slack                                 24.332    

Slack (MET) :             24.383ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.757ns  (logic 0.459ns (7.973%)  route 5.298ns (92.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 470.493 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.743   470.493    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X40Y53         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.459   470.952 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=12, routed)          5.298   476.250    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[1]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -476.250    
  -------------------------------------------------------------------
                         slack                                 24.383    

Slack (MET) :             24.523ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.611ns  (logic 0.459ns (8.180%)  route 5.152ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 470.492 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.742   470.492    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.459   470.951 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=12, routed)          5.152   476.104    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -476.103    
  -------------------------------------------------------------------
                         slack                                 24.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.791ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.326ns  (logic 0.167ns (51.225%)  route 0.159ns (48.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X6Y56          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=12, routed)          0.159   532.140    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[0]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.140    
  -------------------------------------------------------------------
                         slack                                 30.791    

Slack (MET) :             30.844ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.417%)  route 0.215ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 531.832 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.582   531.832    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X5Y57          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.146   531.978 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=12, routed)          0.215   532.193    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[3]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.193    
  -------------------------------------------------------------------
                         slack                                 30.844    

Slack (MET) :             30.865ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.382ns  (logic 0.167ns (43.691%)  route 0.215ns (56.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 531.832 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.582   531.832    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X4Y57          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.167   531.999 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=12, routed)          0.215   532.214    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[5]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.214    
  -------------------------------------------------------------------
                         slack                                 30.865    

Slack (MET) :             30.866ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.383ns  (logic 0.167ns (43.577%)  route 0.216ns (56.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 531.832 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.582   531.832    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X4Y57          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.167   531.999 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=12, routed)          0.216   532.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[7]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.215    
  -------------------------------------------------------------------
                         slack                                 30.866    

Slack (MET) :             30.868ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.733%)  route 0.231ns (61.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=12, routed)          0.231   532.216    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.216    
  -------------------------------------------------------------------
                         slack                                 30.868    

Slack (MET) :             30.869ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.630%)  route 0.232ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y51         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=12, routed)          0.232   532.217    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.217    
  -------------------------------------------------------------------
                         slack                                 30.869    

Slack (MET) :             30.900ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.417ns  (logic 0.167ns (40.058%)  route 0.250ns (59.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 531.832 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.582   531.832    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X4Y57          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.167   531.999 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=12, routed)          0.250   532.249    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[1]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.249    
  -------------------------------------------------------------------
                         slack                                 30.900    

Slack (MET) :             30.905ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.622%)  route 0.276ns (65.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 531.833 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.583   531.833    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X5Y54          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.146   531.979 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.276   532.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[4]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.254    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             30.907ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.987%)  route 0.271ns (65.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y54         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=12, routed)          0.271   532.255    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[7]
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.255    
  -------------------------------------------------------------------
                         slack                                 30.907    

Slack (MET) :             30.913ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.562%)  route 0.276ns (65.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 531.838 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.588   531.838    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y54         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.146   531.984 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.276   532.260    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X2Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_3
    RAMB36_X2Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.260    
  -------------------------------------------------------------------
                         slack                                 30.913    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           66  Failing Endpoints,  Worst Slack       -2.524ns,  Total Violation     -146.668ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.537ns  (logic 2.991ns (54.015%)  route 2.546ns (45.985%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.529   503.514    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.426   500.990    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.514    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.537ns  (logic 2.991ns (54.015%)  route 2.546ns (45.985%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.529   503.514    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.426   500.990    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.514    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.537ns  (logic 2.991ns (54.015%)  route 2.546ns (45.985%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.529   503.514    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.426   500.990    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.514    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.537ns  (logic 2.991ns (54.015%)  route 2.546ns (45.985%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.529   503.514    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X19Y42         FDRE (Setup_fdre_C_R)       -0.426   500.990    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.514    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.360ns  (logic 2.991ns (55.800%)  route 2.369ns (44.200%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.337    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.519   500.897    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.897    
                         arrival time                        -503.337    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.360ns  (logic 2.991ns (55.800%)  route 2.369ns (44.200%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.337    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.519   500.897    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.897    
                         arrival time                        -503.337    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.360ns  (logic 2.991ns (55.800%)  route 2.369ns (44.200%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.337    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.519   500.897    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        500.897    
                         arrival time                        -503.337    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.360ns  (logic 2.991ns (55.800%)  route 2.369ns (44.200%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.337    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.519   500.897    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        500.897    
                         arrival time                        -503.337    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.360ns  (logic 2.991ns (55.800%)  route 2.369ns (44.200%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.337    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.519   500.897    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                        500.897    
                         arrival time                        -503.337    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.360ns  (logic 2.991ns (55.800%)  route 2.369ns (44.200%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 501.499 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456   498.433 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]_replica/Q
                         net (fo=4, routed)           0.574   499.007    MicroBlaze_i/SineWaveGen_1/inst/gpio_io_o[3]_repN_alias
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124   499.131 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.131    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.664 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.664    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.781 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.781    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.898 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.898    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.015 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.015    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.132 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.132    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.447 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/O[3]
                         net (fo=1, routed)           0.658   501.106    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_4
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.307   501.413 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7/O
                         net (fo=1, routed)           0.000   501.413    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.963 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.963    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.077 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.784   502.861    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.985 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.337    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.499   501.499    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.499    
                         clock uncertainty           -0.083   501.416    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.519   500.897    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                        500.897    
                         arrival time                        -503.337    
  -------------------------------------------------------------------
                         slack                                 -2.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.561   500.902    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141   501.043 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.126   501.169    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[11]
    SLICE_X17Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.827   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X17Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.083   500.910    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.077   500.987    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[11]
  -------------------------------------------------------------------
                         required time                       -500.987    
                         arrival time                         501.169    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.432%)  route 0.133ns (48.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 500.826 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141   501.042 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.133   501.175    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[5]
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.826   500.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.826    
                         clock uncertainty            0.083   500.909    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.079   500.988    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.988    
                         arrival time                         501.175    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141   501.042 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.131   501.173    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[6]
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.827   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.083   500.910    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.073   500.983    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.983    
                         arrival time                         501.173    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 500.834 - 500.000 ) 
    Source Clock Delay      (SCD):    0.907ns = ( 500.906 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.566   500.907    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y46          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164   501.071 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.122   501.193    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[10]
    SLICE_X6Y45          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.834   500.834    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y45          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.834    
                         clock uncertainty            0.083   500.917    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.063   500.980    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.980    
                         arrival time                         501.193    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.296%)  route 0.126ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.128   501.029 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.126   501.155    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[4]
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.827   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.083   500.910    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.023   500.933    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.933    
                         arrival time                         501.155    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.851%)  route 0.188ns (57.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 500.829 - 500.000 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 500.904 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.563   500.904    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.188   501.233    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[8]
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.829   500.829    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X10Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.829    
                         clock uncertainty            0.083   500.912    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.088   501.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]
  -------------------------------------------------------------------
                         required time                       -501.000    
                         arrival time                         501.233    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.657%)  route 0.182ns (56.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141   501.042 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.182   501.223    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[7]
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.827   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.083   500.910    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.077   500.987    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.987    
                         arrival time                         501.224    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.859%)  route 0.188ns (57.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 500.827 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.141   501.042 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.188   501.229    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[9]
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.827   500.827    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.827    
                         clock uncertainty            0.083   500.910    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.079   500.989    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.989    
                         arrival time                         501.229    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.017%)  route 0.184ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 500.826 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.128   501.029 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.184   501.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[2]
    SLICE_X15Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.826   500.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y36         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.826    
                         clock uncertainty            0.083   500.909    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.024   500.933    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.933    
                         arrival time                         501.213    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.726%)  route 0.211ns (62.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 500.826 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.128   501.029 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.211   501.240    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[1]
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         0.826   500.826    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.826    
                         clock uncertainty            0.083   500.909    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.020   500.929    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.929    
                         arrival time                         501.240    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.103ns  (logic 0.056ns (5.078%)  route 1.047ns (94.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 503.423 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.047   501.047    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.056   501.103 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   501.103    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.583   503.423    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.423    
                         clock uncertainty           -0.083   503.341    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.019   503.360    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.359    
                         arrival time                        -501.103    
  -------------------------------------------------------------------
                         slack                                  2.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.061ns  (logic 0.100ns (4.852%)  route 1.961ns (95.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 500.549 - 497.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=560, routed)         1.961   501.961    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.100   502.061 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   502.061    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.741   500.549    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   500.549    
                         clock uncertainty            0.083   500.632    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.273   500.905    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                       -500.905    
                         arrival time                         502.061    
  -------------------------------------------------------------------
                         slack                                  1.156    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 0.124ns (5.192%)  route 2.264ns (94.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.676     1.676    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.800 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.589     2.388    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.483     2.675    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.045ns (4.415%)  route 0.974ns (95.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.690     0.690    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.735 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.285     1.019    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.815     1.185    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 0.610ns (14.937%)  route 3.474ns (85.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.661     2.969    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.942     6.367    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.154     6.521 f  <hidden>
                         net (fo=3, routed)           0.532     7.053    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.504     2.696    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 0.610ns (14.937%)  route 3.474ns (85.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.661     2.969    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.942     6.367    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.154     6.521 f  <hidden>
                         net (fo=3, routed)           0.532     7.053    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.504     2.696    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 0.610ns (14.937%)  route 3.474ns (85.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.661     2.969    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.942     6.367    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.154     6.521 f  <hidden>
                         net (fo=3, routed)           0.532     7.053    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.504     2.696    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.477ns  (logic 0.459ns (31.067%)  route 1.018ns (68.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.051ns = ( 5.551 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.743     5.551    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X36Y32         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.459     6.010 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[5]/Q
                         net (fo=1, routed)           1.018     7.028    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X28Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 0.580ns (14.462%)  route 3.431ns (85.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.661     2.969    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.942     6.367    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  <hidden>
                         net (fo=3, routed)           0.489     6.980    <hidden>
    SLICE_X10Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.504     2.696    <hidden>
    SLICE_X10Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 0.580ns (14.462%)  route 3.431ns (85.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.661     2.969    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.942     6.367    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  <hidden>
                         net (fo=3, routed)           0.489     6.980    <hidden>
    SLICE_X10Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.504     2.696    <hidden>
    SLICE_X10Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 0.580ns (14.462%)  route 3.431ns (85.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.661     2.969    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.942     6.367    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  <hidden>
                         net (fo=3, routed)           0.489     6.980    <hidden>
    SLICE_X10Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.504     2.696    <hidden>
    SLICE_X10Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.459ns (34.163%)  route 0.885ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.061ns = ( 5.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.753     5.561    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X39Y49         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.459     6.020 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/Q
                         net (fo=1, routed)           0.885     6.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X32Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.326ns  (logic 0.459ns (34.617%)  route 0.867ns (65.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.061ns = ( 5.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.753     5.561    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X39Y48         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.459     6.020 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[12]/Q
                         net (fo=1, routed)           0.867     6.887    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X35Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.459ns (34.734%)  route 0.862ns (65.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    3.061ns = ( 5.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.753     5.561    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X39Y48         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.459     6.020 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[11]/Q
                         net (fo=1, routed)           0.862     6.882    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.499     2.691    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.185ns (35.273%)  route 0.339ns (64.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.216     1.250    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.044     1.294 f  <hidden>
                         net (fo=3, routed)           0.124     1.418    <hidden>
    SLICE_X7Y23          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.819     1.189    <hidden>
    SLICE_X7Y23          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.185ns (35.273%)  route 0.339ns (64.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.216     1.250    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.044     1.294 f  <hidden>
                         net (fo=3, routed)           0.124     1.418    <hidden>
    SLICE_X7Y23          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.819     1.189    <hidden>
    SLICE_X7Y23          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.185ns (35.273%)  route 0.339ns (64.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.216     1.250    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.044     1.294 f  <hidden>
                         net (fo=3, routed)           0.124     1.418    <hidden>
    SLICE_X7Y23          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.819     1.189    <hidden>
    SLICE_X7Y23          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.094%)  route 0.376ns (66.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.260     1.295    <hidden>
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.340 f  <hidden>
                         net (fo=3, routed)           0.116     1.456    <hidden>
    SLICE_X7Y27          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.821     1.191    <hidden>
    SLICE_X7Y27          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.094%)  route 0.376ns (66.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.260     1.295    <hidden>
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.340 f  <hidden>
                         net (fo=3, routed)           0.116     1.456    <hidden>
    SLICE_X7Y27          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.821     1.191    <hidden>
    SLICE_X7Y27          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.094%)  route 0.376ns (66.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.260     1.295    <hidden>
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.340 f  <hidden>
                         net (fo=3, routed)           0.116     1.456    <hidden>
    SLICE_X7Y27          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.821     1.191    <hidden>
    SLICE_X7Y27          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.333%)  route 0.389ns (67.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.216     1.250    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  <hidden>
                         net (fo=3, routed)           0.173     1.469    <hidden>
    SLICE_X9Y22          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.821     1.191    <hidden>
    SLICE_X9Y22          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.333%)  route 0.389ns (67.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.216     1.250    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  <hidden>
                         net (fo=3, routed)           0.173     1.469    <hidden>
    SLICE_X9Y22          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.821     1.191    <hidden>
    SLICE_X9Y22          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.333%)  route 0.389ns (67.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.216     1.250    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  <hidden>
                         net (fo=3, routed)           0.173     1.469    <hidden>
    SLICE_X9Y22          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.821     1.191    <hidden>
    SLICE_X9Y22          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.678%)  route 0.420ns (69.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          0.241     1.275    <hidden>
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.320 f  <hidden>
                         net (fo=3, routed)           0.179     1.500    <hidden>
    SLICE_X9Y23          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.819     1.189    <hidden>
    SLICE_X9Y23          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3006, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





