// Seed: 4231342760
module module_0 (
    input  tri0 id_0,
    input  wor  id_1
    , id_4,
    output wire id_2
);
  reg id_5;
  always force id_4 = 1 * 1'b0;
  reg id_6;
  assign id_5 = id_1 - 1;
  wire id_7;
  wire id_8;
  always @(1'd0) begin
    id_5 <= id_6;
  end
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output wire id_9,
    input wand id_10,
    output tri id_11
    , id_13
);
  wire id_14;
  module_0(
      id_8, id_10, id_6
  );
endmodule
