Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Mon Oct 21 14:08:24 2024


Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                       3 uses
GTP_DFF_C                  3670 uses
GTP_DFF_CE                 5561 uses
GTP_DFF_P                   111 uses
GTP_DFF_PE                   98 uses
GTP_DLL                       1 use
GTP_GRS                       1 use
GTP_INV                      18 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  32 uses
GTP_LUT1                     37 uses
GTP_LUT2                    961 uses
GTP_LUT3                   1921 uses
GTP_LUT4                   1221 uses
GTP_LUT5                   1987 uses
GTP_LUT5CARRY              1179 uses
GTP_LUT5M                  1235 uses
GTP_MUX2LUT6                118 uses
GTP_MUX2LUT7                  3 uses
GTP_MUX2LUT8                  1 use
GTP_OSERDES                  65 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP                70 uses

I/O ports: 74
GTP_INBUF                   3 uses
GTP_IOBUF                  32 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                  6 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8611 of 42800 (20.12%)
	LUTs as dram: 70 of 17000 (0.41%)
	LUTs as logic: 8541
Total Registers: 9443 of 64200 (14.71%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 79 of 296 (26.69%)


Overview of Control Sets:

Number of unique control sets : 234

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 0                 3
  [2, 4)      | 48       | 1                 47
  [4, 6)      | 24       | 0                 24
  [6, 8)      | 22       | 0                 22
  [8, 10)     | 42       | 0                 42
  [10, 12)    | 13       | 0                 13
  [12, 14)    | 8        | 0                 8
  [14, 16)    | 18       | 0                 18
  [16, Inf)   | 56       | 0                 56
--------------------------------------------------------------
  The maximum fanout: 2124
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 3
  NO              NO                YES                3781
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                5659
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file test_ddr_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test_ddr                                                       | 8611     | 9443     | 70                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 79     | 1           | 0           | 3            | 0        | 1179          | 118          | 3            | 1            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 3        
| + I_ipsxb_ddr_top                                              | 5459     | 4580     | 70                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70     | 1           | 0           | 3            | 0        | 875           | 30           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 1        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 4083     | 3271     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70     | 0           | 0           | 0            | 0        | 727           | 9            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 1151     | 803      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 77            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 33       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 136      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 568      | 75       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 355      | 564      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 354      | 647      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_gate_update_ctrl                                  | 195      | 167      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 79            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[0].ddrphy_drift_ctrl                   | 44       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[1].ddrphy_drift_ctrl                   | 43       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[2].ddrphy_drift_ctrl                   | 45       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[3].ddrphy_drift_ctrl                   | 46       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 98       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 76       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 2192     | 1514     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70     | 0           | 0           | 0            | 0        | 500           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 562      | 338      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 129           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 212      | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 111      | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 101      | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 111      | 76       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 174      | 94       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 467      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 129           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 124      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 93       | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 108      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 174      | 91       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 413      | 285      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 105           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 124      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 93       | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 123      | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 452      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 129           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 124      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 93       | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 164      | 91       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 261      | 260      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1373     | 1307     | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 148           | 21           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 153      | 142      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 108      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 14       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 45       | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 818      | 575      | 68                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 534      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 27       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 237      | 145      | 68                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 47       | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 219      | 316      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 45            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 89       | 63       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 26       | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 97       | 139      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 69       | 120      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_bist_top                                                   | 1233     | 2861     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 259           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_test_main_ctrl                                           | 76       | 87       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + I_prbs31_128bit                                          | 59       | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_test_rd_ctrl                                             | 806      | 2622     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 109           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_prbs15_64bit                                           | 56       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_test_wr_ctrl                                             | 351      | 132      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 150           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_prbs15_64bit                                           | 59       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_core_clk_rst_sync                                          | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_free_clk_rstn_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsxb_uart_ctrl                                            | 319      | 668      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 68           | 2            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_ctrl                                                | 244      | 609      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cmd_parser                                             | 23       | 55       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ver_ctrl                                               | 221      | 554      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_top                                                 | 75       | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 4            | 2            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_clk_gen                                          | 21       | 17       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_seu_uart_rx                                      | 21       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_seu_uart_tx                                      | 31       | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 4            | 2            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_rd_lock                                               | 1559     | 1303     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 20           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                          
*****************************************************************************************************************************************
                                                                            Clock   Non-clock                                            
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                   
-----------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                  20.000       {0 10}         Declared               2042           5  {ref_clk}                                 
   ddrphy_clkin           10.000       {0 5}          Generated (ref_clk)    7575           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                 2.500        {0 1.25}       Generated (ref_clk)      11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                 2.500        {0 1.25}       Generated (ref_clk)      27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk2                 2.500        {0 1.25}       Generated (ref_clk)       2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/CLKOUT} 
   ioclk_gate_clk         10.000       {0 5}          Generated (ref_clk)       1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/CLKOUT}   
=========================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     177.211 MHz         20.000          5.643         14.357
 ddrphy_clkin               100.000 MHz     118.934 MHz         10.000          8.408          1.592
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     14.357       0.000              0           3989
 ddrphy_clkin           ddrphy_clkin                 1.592       0.000              0          12113
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.740       0.000              0           3989
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0          12113
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.563       0.000              0           2040
 ddrphy_clkin           ddrphy_clkin                 5.501       0.000              0           6063
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      1.273       0.000              0           2040
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           6063
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0           2042
 ddrphy_clkin                                        3.100       0.000              0           7575
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[0]/CE (GTP_DFF_PE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196       4.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=1071)     3.820       8.564         uart_read_addr[0]
                                                                                   u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252/I0 (GTP_LUT5)
                                   td                    0.172       8.736 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252/Z (GTP_LUT5)
                                   net (fanout=32)       0.730       9.466         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252
                                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   9.466         Logic Levels: 1  
                                                                                   Logic: 0.501ns(9.919%), Route: 4.550ns(90.081%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196      24.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[1]/CE (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196       4.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=1071)     3.820       8.564         uart_read_addr[0]
                                                                                   u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252/I0 (GTP_LUT5)
                                   td                    0.172       8.736 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252/Z (GTP_LUT5)
                                   net (fanout=32)       0.730       9.466         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252
                                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.466         Logic Levels: 1  
                                                                                   Logic: 0.501ns(9.919%), Route: 4.550ns(90.081%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196      24.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[2]/CE (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196       4.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=1071)     3.820       8.564         uart_read_addr[0]
                                                                                   u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252/I0 (GTP_LUT5)
                                   td                    0.172       8.736 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252/Z (GTP_LUT5)
                                   net (fanout=32)       0.730       9.466         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N252
                                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.466         Logic Levels: 1  
                                                                                   Logic: 0.501ns(9.919%), Route: 4.550ns(90.081%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196      24.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.357                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ipsxb_ddr_top/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       8.066         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [3]
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_7/I2 (GTP_LUT4)
                                   td                    0.274       8.340 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.804         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N70669
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/I4 (GTP_LUT5)
                                   td                    0.185       8.989 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.542         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/I0 (GTP_LUT5)
                                   td                    0.185       9.727 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.191         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13298
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[2]/ID (GTP_LUT5M)
                                   td                    0.265      10.456 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[2]/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730      11.186         debug_calib_ctrl[2]
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421/I0 (GTP_LUT3)
                                   td                    0.185      11.371 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.976         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_7/I1 (GTP_LUT5)
                                   td                    0.185      12.161 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.625         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N70675
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_3/ID (GTP_LUT5M)
                                   td                    0.265      12.890 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.354         _N67495_3        
                                                                                   _N67495_1_inv/I1 (GTP_LUT5M)
                                   td                    0.300      13.654 f       _N67495_1_inv/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730      14.384         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_rnmt
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.617 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.617         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5265
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.647 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.647         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5266
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.677 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.677         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5267
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.707 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.707         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5268
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.737 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.737         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5269
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.767 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.767         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5270
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.003 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.003         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N520 [7]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/D (GTP_DFF_C)

 Data arrival time                                                  15.003         Logic Levels: 10 
                                                                                   Logic: 2.792ns(34.503%), Route: 5.300ns(65.497%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146      16.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.592                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       8.066         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [3]
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_7/I2 (GTP_LUT4)
                                   td                    0.274       8.340 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.804         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N70669
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/I4 (GTP_LUT5)
                                   td                    0.185       8.989 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.542         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/I0 (GTP_LUT5)
                                   td                    0.185       9.727 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.191         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13298
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[2]/ID (GTP_LUT5M)
                                   td                    0.265      10.456 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[2]/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730      11.186         debug_calib_ctrl[2]
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421/I0 (GTP_LUT3)
                                   td                    0.185      11.371 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.976         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_7/I1 (GTP_LUT5)
                                   td                    0.185      12.161 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.625         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N70675
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_3/ID (GTP_LUT5M)
                                   td                    0.265      12.890 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.354         _N67495_3        
                                                                                   _N67495_1_inv/I1 (GTP_LUT5M)
                                   td                    0.300      13.654 f       _N67495_1_inv/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730      14.384         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_rnmt
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.617 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.617         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5265
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.647 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.647         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5266
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.677 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.677         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5267
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.707 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.707         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5268
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.737 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.737         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5269
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.973 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.973         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N520 [6]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  14.973         Logic Levels: 10 
                                                                                   Logic: 2.762ns(34.259%), Route: 5.300ns(65.741%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146      16.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.622                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       8.066         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [3]
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_7/I2 (GTP_LUT4)
                                   td                    0.274       8.340 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.804         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N70669
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/I4 (GTP_LUT5)
                                   td                    0.185       8.989 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.542         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N39
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/I0 (GTP_LUT5)
                                   td                    0.185       9.727 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.191         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13298
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[2]/ID (GTP_LUT5M)
                                   td                    0.265      10.456 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[2]/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730      11.186         debug_calib_ctrl[2]
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421/I0 (GTP_LUT3)
                                   td                    0.185      11.371 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      11.976         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N421
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_7/I1 (GTP_LUT5)
                                   td                    0.185      12.161 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.625         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N70675
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_3/ID (GTP_LUT5M)
                                   td                    0.265      12.890 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.354         _N67495_3        
                                                                                   _N67495_1_inv/I1 (GTP_LUT5M)
                                   td                    0.300      13.654 f       _N67495_1_inv/Z (GTP_LUT5M)
                                   net (fanout=8)        0.730      14.384         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N593_rnmt
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.617 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.617         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5265
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.647 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.647         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5266
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.677 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.677         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5267
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.707 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.707         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5268
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.943 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N99_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.943         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N520 [5]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5]/D (GTP_DFF_C)

 Data arrival time                                                  14.943         Logic Levels: 10 
                                                                                   Logic: 2.732ns(34.014%), Route: 5.300ns(65.986%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146      16.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.652                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196       4.415         free_clk_g       
                                                                           r       u_free_clk_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_free_clk_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         free_clk_rst_n   
                                                                                   u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41/Z (GTP_INV)
                                   net (fanout=1971)     2.516       7.260         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41
                                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.260         Logic Levels: 1  
                                                                                   Logic: 0.329ns(11.564%), Route: 2.516ns(88.436%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196      24.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196       4.415         free_clk_g       
                                                                           r       u_free_clk_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_free_clk_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         free_clk_rst_n   
                                                                                   u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41/Z (GTP_INV)
                                   net (fanout=1971)     2.516       7.260         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41
                                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.260         Logic Levels: 1  
                                                                                   Logic: 0.329ns(11.564%), Route: 2.516ns(88.436%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196      24.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[2]/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196       4.415         free_clk_g       
                                                                           r       u_free_clk_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_free_clk_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         free_clk_rst_n   
                                                                                   u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41/Z (GTP_INV)
                                   net (fanout=1971)     2.516       7.260         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/N41
                                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.260         Logic Levels: 1  
                                                                                   Logic: 0.329ns(11.564%), Route: 2.516ns(88.436%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      22.219         nt_ref_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1973)     2.196      24.415         free_clk_g       
                                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.563                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=3186)     3.278      10.518         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  10.518         Logic Levels: 1  
                                                                                   Logic: 0.329ns(9.121%), Route: 3.278ns(90.879%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146      16.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  10.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.501                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=3186)     3.278      10.518         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  10.518         Logic Levels: 1  
                                                                                   Logic: 0.329ns(9.121%), Route: 3.278ns(90.879%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146      16.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  10.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.501                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=3186)     3.278      10.518         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  10.518         Logic Levels: 1  
                                                                                   Logic: 0.329ns(9.121%), Route: 3.278ns(90.879%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146      16.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  10.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.501                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=318)      2.077       9.317         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172       9.489 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.580         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.383 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.383         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.383         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.051%), Route: 3.168ns(48.949%)
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/err_flag_led/CLK (GTP_DFF_CE)
Endpoint    : err_flag_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       u_bist_top/u_test_rd_ctrl/err_flag_led/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_bist_top/u_test_rd_ctrl/err_flag_led/Q (GTP_DFF_CE)
                                   net (fanout=6)        2.072       9.306         nt_err_flag_led  
                                                                                   err_flag_led_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.109 f       err_flag_led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.109         err_flag_led     
 err_flag_led                                                              f       err_flag_led (port)

 Data arrival time                                                  12.109         Logic Levels: 1  
                                                                                   Logic: 3.126ns(60.139%), Route: 2.072ns(39.861%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=7575)     3.146       6.911         core_clk         
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=28)       1.385       8.619         nt_ddr_init_done 
                                                                                   ddr_init_done_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.422 f       ddr_init_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.422         ddr_init_done    
 ddr_init_done                                                             f       ddr_init_done (port)

 Data arrival time                                                  11.422         Logic Levels: 1  
                                                                                   Logic: 3.126ns(69.297%), Route: 1.385ns(30.703%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rxd (port)
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_d[0]/D (GTP_DFF_P)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rxd                                                0.000       0.000 r       uart_rxd (port)  
                                   net (fanout=1)        0.000       0.000         uart_rxd         
                                                                                   uart_rxd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_uart_rxd      
                                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_d[0]/D (GTP_DFF_P)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : rst_board (port)
Endpoint    : u_free_clk_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_board                                               0.000       0.000 r       rst_board (port) 
                                   net (fanout=1)        0.000       0.000         rst_board        
                                                                                   rst_board_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_board_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rst_board     
                                                                                   u_free_clk_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_free_clk_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        1.180       2.391         u_free_clk_rstn_sync/N0
                                                                           f       u_free_clk_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.391         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

====================================================================================================

Startpoint  : rst_board (port)
Endpoint    : u_free_clk_rstn_sync/sig_async_r2[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_board                                               0.000       0.000 r       rst_board (port) 
                                   net (fanout=1)        0.000       0.000         rst_board        
                                                                                   rst_board_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_board_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rst_board     
                                                                                   u_free_clk_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_free_clk_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        1.180       2.391         u_free_clk_rstn_sync/N0
                                                                           f       u_free_clk_rstn_sync/sig_async_r2[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.391         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                    
+------------------------------------------------------------------------------------------------------------+
| Input      | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/compile/test_ddr_comp.adf               
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/ddr_test.fdc                            
| Output     | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/synthesize/test_ddr_syn.adf             
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/synthesize/test_ddr_syn.vm              
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/synthesize/test_ddr_controlsets.txt     
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/synthesize/snr.db                       
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/synthesize/test_ddr.snr                 
+------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 622 MB
Total CPU time to synthesize completion : 0h:0m:36s
Process Total CPU time to synthesize completion : 0h:0m:43s
Total real time to synthesize completion : 0h:0m:40s
