#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 18 15:44:12 2022
# Process ID: 12964
# Current directory: C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20224 C:\Users\Wufisher\Desktop\work\cs_riscv_exp\exp4\cache\cache.xpr
# Log file: C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/vivado.log
# Journal file: C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
upgrade_ip -srcset blk_mem -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  blk_mem] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips blk_mem] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
close_sim
generate_target all [get_files C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sources_1/ip/blk_mem/blk_mem.xci]
export_ip_user_files -of_objects [get_files C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sources_1/ip/blk_mem/blk_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sources_1/ip/blk_mem/blk_mem.xci] -directory C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.ip_user_files -ipstatic_source_dir C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.cache/compile_simlib/modelsim} {questa=C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.cache/compile_simlib/questa} {riviera=C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.cache/compile_simlib/riviera} {activehdl=C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset blk_mem
set_property top blk_mem [get_fileset blk_mem]
move_files -fileset [get_fileset blk_mem] [get_files -of_objects [get_fileset sources_1] C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sources_1/ip/blk_mem/blk_mem.xci]
launch_run blk_mem_synth_1
wait_on_run blk_mem_synth_1

launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
save_wave_config {C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Wufisher/Desktop/work/cs_riscv_exp/exp4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
