{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611192535241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611192535242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 17:28:55 2021 " "Processing started: Wed Jan 20 17:28:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611192535242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611192535242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPLD_design -c CPLD_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPLD_design -c CPLD_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611192535242 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611192535621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpld_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpld_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPLD_design " "Found entity 1: CPLD_design" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611192535668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611192535668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPLD_design " "Elaborating entity \"CPLD_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611192535706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273b 74273b:inst11 " "Elaborating entity \"74273b\" for hierarchy \"74273b:inst11\"" {  } { { "CPLD_design.bdf" "inst11" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 352 600 744 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611192535757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273b:inst11 " "Elaborated megafunction instantiation \"74273b:inst11\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 352 600 744 432 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192535775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst3 " "Elaborating entity \"74138\" for hierarchy \"74138:inst3\"" {  } { { "CPLD_design.bdf" "inst3" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 112 176 296 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611192535791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst3 " "Elaborated megafunction instantiation \"74138:inst3\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 112 176 296 272 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192535804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244b 74244b:inst10 " "Elaborating entity \"74244b\" for hierarchy \"74244b:inst10\"" {  } { { "CPLD_design.bdf" "inst10" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 544 704 840 640 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611192535822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244b:inst10 " "Elaborated megafunction instantiation \"74244b:inst10\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 544 704 840 640 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192535835 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[7\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[7\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[6\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[6\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[5\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[5\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[4\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[4\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[3\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[3\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[2\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[2\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[1\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[1\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A7_DO\[0\] " "Inserted always-enabled tri-state buffer between \"A7_DO\[0\]\" and its non-tri-state driver." {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1611192536157 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1611192536157 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[7\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[6\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[5\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[4\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[3\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[2\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[1\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "A7_DO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"A7_DO\[0\]\" is moved to its source" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1611192536160 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1611192536160 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""} { "Warning" "WMLS_MLS_NODE_NAME" "A7_DO~synth " "Node \"A7_DO~synth\"" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611192536181 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1611192536181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611192536250 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611192536250 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1611192536250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611192536250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611192536250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611192536509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 17:28:56 2021 " "Processing ended: Wed Jan 20 17:28:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611192536509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611192536509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611192536509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611192536509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611192538609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611192538610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 17:28:57 2021 " "Processing started: Wed Jan 20 17:28:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611192538610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611192538610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPLD_design -c CPLD_design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPLD_design -c CPLD_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611192538610 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611192539846 ""}
{ "Info" "0" "" "Project  = CPLD_design" {  } {  } 0 0 "Project  = CPLD_design" 0 0 "Fitter" 0 0 1611192539848 ""}
{ "Info" "0" "" "Revision = CPLD_design" {  } {  } 0 0 "Revision = CPLD_design" 0 0 "Fitter" 0 0 1611192539850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1611192539938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPLD_design EPM240T100C5 " "Selected device EPM240T100C5 for design \"CPLD_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611192539944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611192539993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611192539993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611192540123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611192540148 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611192540394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611192540394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611192540394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611192540394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611192540394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611192540394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPLD_design.sdc " "Synopsys Design Constraints File file not found: 'CPLD_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611192540587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611192540590 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1611192540602 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1611192540602 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611192540603 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611192540603 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         A\[0\] " "   1.000         A\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1611192540603 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1611192540603 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611192540613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611192540614 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1611192540619 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst4 Global clock " "Automatically promoted signal \"inst4\" to use Global clock" {  } { { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 384 464 528 432 "inst4" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1611192540625 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1611192540626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1611192540633 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1611192540652 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1611192540660 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1611192540662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1611192540662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611192540662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611192540719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611192540899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611192540941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611192540951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611192541105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611192541105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611192541121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1611192541208 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611192541208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611192541240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1611192541241 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1611192541241 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611192541241 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1611192541251 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611192541258 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[7\] a permanently enabled " "Pin A7_DO\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[7\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[6\] a permanently enabled " "Pin A7_DO\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[6\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[5\] a permanently enabled " "Pin A7_DO\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[5\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[4\] a permanently enabled " "Pin A7_DO\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[4\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[3\] a permanently enabled " "Pin A7_DO\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[3\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[2\] a permanently enabled " "Pin A7_DO\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[2\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[1\] a permanently enabled " "Pin A7_DO\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[1\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A7_DO\[0\] a permanently enabled " "Pin A7_DO\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A7_DO[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A7_DO\[0\]" } } } } { "CPLD_design.bdf" "" { Schematic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/CPLD_design.bdf" { { 456 1008 1184 472 "A7_DO\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A7_DO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1611192541277 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1611192541277 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1611192541279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/output_files/CPLD_design.fit.smsg " "Generated suppressed messages file C:/Users/Kevin Rim/ShareFile/Personal Folders/4th Semester/ROBT4451/ROBT4451_Lab02_pioInt/4.2.2 CPLD/output_files/CPLD_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611192541359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611192541431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 17:29:01 2021 " "Processing ended: Wed Jan 20 17:29:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611192541431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611192541431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611192541431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611192541431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611192543137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611192543138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 17:29:02 2021 " "Processing started: Wed Jan 20 17:29:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611192543138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611192543138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPLD_design -c CPLD_design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPLD_design -c CPLD_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611192543138 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611192543487 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611192543501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611192543862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 17:29:03 2021 " "Processing ended: Wed Jan 20 17:29:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611192543862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611192543862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611192543862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611192543862 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611192544492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611192545771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611192545771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 17:29:05 2021 " "Processing started: Wed Jan 20 17:29:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611192545771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611192545771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPLD_design -c CPLD_design " "Command: quartus_sta CPLD_design -c CPLD_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611192545771 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1611192545903 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611192546072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611192546121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611192546121 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1611192546162 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1611192546228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPLD_design.sdc " "Synopsys Design Constraints File file not found: 'CPLD_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1611192546294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1611192546294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[0\] A\[0\] " "create_clock -period 1.000 -name A\[0\] A\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611192546295 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611192546295 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1611192546296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611192546318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611192546335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611192546342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611192546350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611192546357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611192546357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611192546365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611192546365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 A\[0\]  " "   -2.289              -2.289 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611192546365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611192546365 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611192546401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611192546430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611192546430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611192546518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 17:29:06 2021 " "Processing ended: Wed Jan 20 17:29:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611192546518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611192546518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611192546518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611192546518 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611192547163 ""}
