 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : SyncBoothMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:29:45 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.07       0.07 f
  registerIn2/out[0] (Register32bit_7)                    0.00       0.07 f
  BM/Q[0] (BoothMultiplier)                               0.00       0.07 f
  BM/U2775/Z (BUF_X1)                                     0.03       0.11 f
  BM/U2578/Z (BUF_X1)                                     0.06       0.17 f
  BM/U2558/ZN (AND2_X1)                                   0.06       0.22 f
  BM/out[0] (BoothMultiplier)                             0.00       0.22 f
  registerOut/in[0] (Register64bit)                       0.00       0.22 f
  registerOut/U68/ZN (AND2_X1)                            0.03       0.25 f
  registerOut/out_reg_0_/D (DFF_X1)                       0.01       0.26 f
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_0_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U1266/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U1265/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[61] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[61] (Register64bit)                      0.00       0.26 f
  registerOut/U8/ZN (AND2_X1)                             0.03       0.29 f
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U1894/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U1893/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[60] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[60] (Register64bit)                      0.00       0.26 f
  registerOut/U9/ZN (AND2_X1)                             0.03       0.29 f
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U2280/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U2279/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[59] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[59] (Register64bit)                      0.00       0.26 f
  registerOut/U10/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_59_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_59_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U2410/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U2409/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[58] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[58] (Register64bit)                      0.00       0.26 f
  registerOut/U11/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_58_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_58_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U2414/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U2413/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[57] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[57] (Register64bit)                      0.00       0.26 f
  registerOut/U12/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_57_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_57_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U2416/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U2415/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[56] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[56] (Register64bit)                      0.00       0.26 f
  registerOut/U13/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_56_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_56_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U2419/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U2418/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[55] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[55] (Register64bit)                      0.00       0.26 f
  registerOut/U14/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_55_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_55_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_30_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_30_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[30] (Register32bit_7)                   0.00       0.08 r
  BM/Q[30] (BoothMultiplier)                              0.00       0.08 r
  BM/U2861/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U348/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2768/Z (BUF_X1)                                     0.05       0.19 f
  BM/U2479/ZN (AOI222_X1)                                 0.05       0.24 r
  BM/U2478/ZN (INV_X1)                                    0.02       0.26 f
  BM/out[30] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[30] (Register64bit)                      0.00       0.26 f
  registerOut/U39/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_30_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_30_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U664/ZN (AOI222_X1)                                  0.05       0.24 r
  BM/U663/ZN (INV_X1)                                     0.02       0.26 f
  BM/out[63] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[63] (Register64bit)                      0.00       0.26 f
  registerOut/U6/ZN (AND2_X1)                             0.03       0.30 f
  registerOut/out_reg_63_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_63_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2771/Z (BUF_X1)                                     0.05       0.19 f
  BM/U664/ZN (AOI222_X1)                                  0.05       0.24 r
  BM/U663/ZN (INV_X1)                                     0.02       0.26 f
  BM/out[62] (BoothMultiplier)                            0.00       0.26 f
  registerOut/in[62] (Register64bit)                      0.00       0.26 f
  registerOut/U5/ZN (AND2_X1)                             0.03       0.30 f
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_29_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[29] (Register32bit_7)                   0.00       0.08 r
  BM/Q[29] (BoothMultiplier)                              0.00       0.08 r
  BM/U2858/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U346/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2766/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2482/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2481/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[29] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[29] (Register64bit)                      0.00       0.27 f
  registerOut/U40/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_28_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_28_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[28] (Register32bit_7)                   0.00       0.08 r
  BM/Q[28] (BoothMultiplier)                              0.00       0.08 r
  BM/U2855/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U344/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2764/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2485/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2484/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[28] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[28] (Register64bit)                      0.00       0.27 f
  registerOut/U41/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_28_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_28_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_27_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_27_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[27] (Register32bit_7)                   0.00       0.08 r
  BM/Q[27] (BoothMultiplier)                              0.00       0.08 r
  BM/U2852/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U342/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2762/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2488/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2487/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[27] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[27] (Register64bit)                      0.00       0.27 f
  registerOut/U42/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_27_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_27_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_26_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_26_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[26] (Register32bit_7)                   0.00       0.08 r
  BM/Q[26] (BoothMultiplier)                              0.00       0.08 r
  BM/U2849/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U340/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2758/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2490/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2489/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[26] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[26] (Register64bit)                      0.00       0.27 f
  registerOut/U43/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_26_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_26_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_25_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_25_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[25] (Register32bit_7)                   0.00       0.08 r
  BM/Q[25] (BoothMultiplier)                              0.00       0.08 r
  BM/U2846/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U338/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2754/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2493/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2492/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[25] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[25] (Register64bit)                      0.00       0.27 f
  registerOut/U44/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_25_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_25_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_24_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_24_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[24] (Register32bit_7)                   0.00       0.08 r
  BM/Q[24] (BoothMultiplier)                              0.00       0.08 r
  BM/U2843/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U336/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2750/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2496/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2495/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[24] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[24] (Register64bit)                      0.00       0.27 f
  registerOut/U45/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_24_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_24_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_23_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_23_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[23] (Register32bit_7)                   0.00       0.08 r
  BM/Q[23] (BoothMultiplier)                              0.00       0.08 r
  BM/U2840/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U334/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2746/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2499/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2498/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[23] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[23] (Register64bit)                      0.00       0.27 f
  registerOut/U46/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_23_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_23_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_22_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_22_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[22] (Register32bit_7)                   0.00       0.08 r
  BM/Q[22] (BoothMultiplier)                              0.00       0.08 r
  BM/U2837/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U332/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2740/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2502/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2501/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[22] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[22] (Register64bit)                      0.00       0.27 f
  registerOut/U47/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_22_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_22_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_21_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_21_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[21] (Register32bit_7)                   0.00       0.08 r
  BM/Q[21] (BoothMultiplier)                              0.00       0.08 r
  BM/U2834/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U330/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2734/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2505/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2504/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[21] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[21] (Register64bit)                      0.00       0.27 f
  registerOut/U48/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_21_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_21_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_20_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_20_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[20] (Register32bit_7)                   0.00       0.08 r
  BM/Q[20] (BoothMultiplier)                              0.00       0.08 r
  BM/U2831/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U328/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2728/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2508/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2507/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[20] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[20] (Register64bit)                      0.00       0.27 f
  registerOut/U49/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_20_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_20_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_19_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_19_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[19] (Register32bit_7)                   0.00       0.08 r
  BM/Q[19] (BoothMultiplier)                              0.00       0.08 r
  BM/U2828/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U326/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2722/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2511/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2510/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[19] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[19] (Register64bit)                      0.00       0.27 f
  registerOut/U50/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_19_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_19_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_18_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_18_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[18] (Register32bit_7)                   0.00       0.08 r
  BM/Q[18] (BoothMultiplier)                              0.00       0.08 r
  BM/U2825/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U324/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2716/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2514/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2513/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[18] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[18] (Register64bit)                      0.00       0.27 f
  registerOut/U51/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_18_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_18_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_17_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_17_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[17] (Register32bit_7)                   0.00       0.08 r
  BM/Q[17] (BoothMultiplier)                              0.00       0.08 r
  BM/U2822/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U322/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2710/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2517/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2516/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[17] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[17] (Register64bit)                      0.00       0.27 f
  registerOut/U52/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_17_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_17_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_16_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_16_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[16] (Register32bit_7)                   0.00       0.08 r
  BM/Q[16] (BoothMultiplier)                              0.00       0.08 r
  BM/U2819/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U320/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2704/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2520/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2519/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[16] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[16] (Register64bit)                      0.00       0.27 f
  registerOut/U53/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_15_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_15_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[15] (Register32bit_7)                   0.00       0.08 r
  BM/Q[15] (BoothMultiplier)                              0.00       0.08 r
  BM/U2816/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U318/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2698/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2523/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2522/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[15] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[15] (Register64bit)                      0.00       0.27 f
  registerOut/U54/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_14_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_14_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[14] (Register32bit_7)                   0.00       0.08 r
  BM/Q[14] (BoothMultiplier)                              0.00       0.08 r
  BM/U2813/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U316/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2692/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2526/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2525/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[14] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[14] (Register64bit)                      0.00       0.27 f
  registerOut/U55/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_13_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_13_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[13] (Register32bit_7)                   0.00       0.08 r
  BM/Q[13] (BoothMultiplier)                              0.00       0.08 r
  BM/U2810/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U314/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2686/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2529/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2528/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[13] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[13] (Register64bit)                      0.00       0.27 f
  registerOut/U56/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_13_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_13_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_12_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_12_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[12] (Register32bit_7)                   0.00       0.08 r
  BM/Q[12] (BoothMultiplier)                              0.00       0.08 r
  BM/U2807/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U312/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2680/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2532/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2531/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[12] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[12] (Register64bit)                      0.00       0.27 f
  registerOut/U57/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_12_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_12_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_11_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_11_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[11] (Register32bit_7)                   0.00       0.08 r
  BM/Q[11] (BoothMultiplier)                              0.00       0.08 r
  BM/U2804/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U310/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2674/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2535/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2534/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[11] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[11] (Register64bit)                      0.00       0.27 f
  registerOut/U58/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_11_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_11_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_10_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_10_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[10] (Register32bit_7)                   0.00       0.08 r
  BM/Q[10] (BoothMultiplier)                              0.00       0.08 r
  BM/U2801/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U308/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2668/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2538/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2537/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[10] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[10] (Register64bit)                      0.00       0.27 f
  registerOut/U59/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_10_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_10_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_9_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_9_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[9] (Register32bit_7)                    0.00       0.08 r
  BM/Q[9] (BoothMultiplier)                               0.00       0.08 r
  BM/U2798/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U306/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2642/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2541/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2540/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[9] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[9] (Register64bit)                       0.00       0.27 f
  registerOut/U60/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_9_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_9_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_8_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_8_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[8] (Register32bit_7)                    0.00       0.08 r
  BM/Q[8] (BoothMultiplier)                               0.00       0.08 r
  BM/U2795/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U304/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2636/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2544/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2543/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[8] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[8] (Register64bit)                       0.00       0.27 f
  registerOut/U61/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_8_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_8_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_7_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_7_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[7] (Register32bit_7)                    0.00       0.08 r
  BM/Q[7] (BoothMultiplier)                               0.00       0.08 r
  BM/U2792/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U299/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2630/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2546/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2545/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[7] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[7] (Register64bit)                       0.00       0.27 f
  registerOut/U62/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_7_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_7_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_6_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_6_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[6] (Register32bit_7)                    0.00       0.08 r
  BM/Q[6] (BoothMultiplier)                               0.00       0.08 r
  BM/U2789/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U293/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2622/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2548/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2547/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[6] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[6] (Register64bit)                       0.00       0.27 f
  registerOut/U63/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_6_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_6_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_5_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_5_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[5] (Register32bit_7)                    0.00       0.08 r
  BM/Q[5] (BoothMultiplier)                               0.00       0.08 r
  BM/U2786/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U287/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2612/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2550/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2549/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[5] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[5] (Register64bit)                       0.00       0.27 f
  registerOut/U64/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_5_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_5_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_4_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_4_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[4] (Register32bit_7)                    0.00       0.08 r
  BM/Q[4] (BoothMultiplier)                               0.00       0.08 r
  BM/U2783/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U281/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2602/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2552/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2551/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[4] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[4] (Register64bit)                       0.00       0.27 f
  registerOut/U65/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_4_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_4_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_3_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[3] (Register32bit_7)                    0.00       0.08 r
  BM/Q[3] (BoothMultiplier)                               0.00       0.08 r
  BM/U2780/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U275/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2593/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2554/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2553/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[3] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[3] (Register64bit)                       0.00       0.27 f
  registerOut/U66/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_3_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_3_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_2_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_2_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[2] (Register32bit_7)                    0.00       0.08 r
  BM/Q[2] (BoothMultiplier)                               0.00       0.08 r
  BM/U2779/ZN (NOR2_X1)                                   0.03       0.11 f
  BM/U268/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2585/Z (BUF_X1)                                     0.05       0.20 f
  BM/U2556/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2555/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[2] (BoothMultiplier)                             0.00       0.27 f
  registerOut/in[2] (Register64bit)                       0.00       0.27 f
  registerOut/U67/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_2_/D (DFF_X1)                       0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_2_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2453/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2452/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[41] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[41] (Register64bit)                      0.00       0.27 f
  registerOut/U28/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_41_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_41_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2455/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2454/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[40] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[40] (Register64bit)                      0.00       0.27 f
  registerOut/U29/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_40_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_40_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2457/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2456/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[39] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[39] (Register64bit)                      0.00       0.27 f
  registerOut/U30/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_39_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_39_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2460/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2459/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[38] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[38] (Register64bit)                      0.00       0.27 f
  registerOut/U31/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2462/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2461/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[37] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[37] (Register64bit)                      0.00       0.27 f
  registerOut/U32/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2464/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2463/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[36] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[36] (Register64bit)                      0.00       0.27 f
  registerOut/U33/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_36_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_36_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2466/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2465/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[35] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[35] (Register64bit)                      0.00       0.27 f
  registerOut/U34/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2469/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2468/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[34] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[34] (Register64bit)                      0.00       0.27 f
  registerOut/U35/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2471/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2470/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[33] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[33] (Register64bit)                      0.00       0.27 f
  registerOut/U36/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2473/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2472/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[32] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[32] (Register64bit)                      0.00       0.27 f
  registerOut/U37/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: registerIn2/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncBoothMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[31] (Register32bit_7)                   0.00       0.08 r
  BM/Q[31] (BoothMultiplier)                              0.00       0.08 r
  BM/U2864/ZN (NOR2_X1)                                   0.02       0.10 f
  BM/U350/Z (BUF_X1)                                      0.03       0.14 f
  BM/U2769/Z (BUF_X1)                                     0.06       0.20 f
  BM/U2476/ZN (AOI222_X1)                                 0.05       0.25 r
  BM/U2475/ZN (INV_X1)                                    0.02       0.27 f
  BM/out[31] (BoothMultiplier)                            0.00       0.27 f
  registerOut/in[31] (Register64bit)                      0.00       0.27 f
  registerOut/U38/ZN (AND2_X1)                            0.03       0.30 f
  registerOut/out_reg_31_/D (DFF_X1)                      0.01       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_31_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


1
