<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/x86_64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../../share/opto/graphKit.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/x86_64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
11743 %{
11744   match(Set cr (CmpI (AndI src (LoadI mem)) zero));
11745 
11746   format %{ &quot;testl   $src, $mem&quot; %}
11747   opcode(0x85);
11748   ins_encode(REX_reg_mem(src, mem), OpcP, reg_mem(src, mem));
11749   ins_pipe(ialu_cr_reg_mem);
11750 %}
11751 
11752 // Fold array properties check
11753 instruct testI_mem_imm(rFlagsReg cr, memory mem, immI con, immI0 zero)
11754 %{
11755   match(Set cr (CmpI (AndI (CastN2I (LoadNKlass mem)) con) zero));
11756 
11757   format %{ &quot;testl   $mem, $con&quot; %}
11758   opcode(0xF7, 0x00);
11759   ins_encode(REX_mem(mem), OpcP, RM_opc_mem(0x00, mem), Con32(con));
11760   ins_pipe(ialu_mem_imm);
11761 %}
11762 
<span class="line-removed">11763 // Clear array property bits</span>
<span class="line-removed">11764 instruct clear_property_bits(rRegN dst, memory mem, immU31 mask, rFlagsReg cr)</span>
<span class="line-removed">11765 %{</span>
<span class="line-removed">11766   match(Set dst (CastI2N (AndI (CastN2I (LoadNKlass mem)) mask)));</span>
<span class="line-removed">11767   effect(KILL cr);</span>
<span class="line-removed">11768 </span>
<span class="line-removed">11769   format %{ &quot;movl    $dst, $mem\t# clear property bits\n\t&quot;</span>
<span class="line-removed">11770             &quot;andl    $dst, $mask&quot; %}</span>
<span class="line-removed">11771   ins_encode %{</span>
<span class="line-removed">11772     __ movl($dst$$Register, $mem$$Address);</span>
<span class="line-removed">11773     __ andl($dst$$Register, $mask$$constant);</span>
<span class="line-removed">11774   %}</span>
<span class="line-removed">11775   ins_pipe(ialu_reg_mem);</span>
<span class="line-removed">11776 %}</span>
<span class="line-removed">11777 </span>
11778 // Unsigned compare Instructions; really, same as signed except they
11779 // produce an rFlagsRegU instead of rFlagsReg.
11780 instruct compU_rReg(rFlagsRegU cr, rRegI op1, rRegI op2)
11781 %{
11782   match(Set cr (CmpU op1 op2));
11783 
11784   format %{ &quot;cmpl    $op1, $op2\t# unsigned&quot; %}
11785   opcode(0x3B); /* Opcode 3B /r */
11786   ins_encode(REX_reg_reg(op1, op2), OpcP, reg_reg(op1, op2));
11787   ins_pipe(ialu_cr_reg_reg);
11788 %}
11789 
11790 instruct compU_rReg_imm(rFlagsRegU cr, rRegI op1, immI op2)
11791 %{
11792   match(Set cr (CmpU op1 op2));
11793 
11794   format %{ &quot;cmpl    $op1, $op2\t# unsigned&quot; %}
11795   opcode(0x81,0x07); /* Opcode 81 /7 */
11796   ins_encode(OpcSErm(op1, op2), Con8or32(op2));
11797   ins_pipe(ialu_cr_reg_imm);
</pre>
</td>
<td>
<hr />
<pre>
11743 %{
11744   match(Set cr (CmpI (AndI src (LoadI mem)) zero));
11745 
11746   format %{ &quot;testl   $src, $mem&quot; %}
11747   opcode(0x85);
11748   ins_encode(REX_reg_mem(src, mem), OpcP, reg_mem(src, mem));
11749   ins_pipe(ialu_cr_reg_mem);
11750 %}
11751 
11752 // Fold array properties check
11753 instruct testI_mem_imm(rFlagsReg cr, memory mem, immI con, immI0 zero)
11754 %{
11755   match(Set cr (CmpI (AndI (CastN2I (LoadNKlass mem)) con) zero));
11756 
11757   format %{ &quot;testl   $mem, $con&quot; %}
11758   opcode(0xF7, 0x00);
11759   ins_encode(REX_mem(mem), OpcP, RM_opc_mem(0x00, mem), Con32(con));
11760   ins_pipe(ialu_mem_imm);
11761 %}
11762 















11763 // Unsigned compare Instructions; really, same as signed except they
11764 // produce an rFlagsRegU instead of rFlagsReg.
11765 instruct compU_rReg(rFlagsRegU cr, rRegI op1, rRegI op2)
11766 %{
11767   match(Set cr (CmpU op1 op2));
11768 
11769   format %{ &quot;cmpl    $op1, $op2\t# unsigned&quot; %}
11770   opcode(0x3B); /* Opcode 3B /r */
11771   ins_encode(REX_reg_reg(op1, op2), OpcP, reg_reg(op1, op2));
11772   ins_pipe(ialu_cr_reg_reg);
11773 %}
11774 
11775 instruct compU_rReg_imm(rFlagsRegU cr, rRegI op1, immI op2)
11776 %{
11777   match(Set cr (CmpU op1 op2));
11778 
11779   format %{ &quot;cmpl    $op1, $op2\t# unsigned&quot; %}
11780   opcode(0x81,0x07); /* Opcode 81 /7 */
11781   ins_encode(OpcSErm(op1, op2), Con8or32(op2));
11782   ins_pipe(ialu_cr_reg_imm);
</pre>
</td>
</tr>
</table>
<center><a href="c1_LIRAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../../share/opto/graphKit.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>