Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 11 20:03:50 2022
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_methodology -file simplex_wrapper_methodology_drc_routed.rpt -pb simplex_wrapper_methodology_drc_routed.pb -rpx simplex_wrapper_methodology_drc_routed.rpx
| Design       : simplex_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+---------------------------------------------+------------+
| Rule     | Severity | Description                                 | Violations |
+----------+----------+---------------------------------------------+------------+
| ULMTCS-1 | Warning  | Control Sets use limits recommend reduction | 1          |
+----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 506 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


