INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aruna/DSD_mini_project/DSD_mini_project.srcs/sources_1/new/crc74.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc74
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [/home/aruna/DSD_mini_project/DSD_mini_project.srcs/sources_1/new/crc74.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aruna/DSD_mini_project/DSD_mini_project.srcs/sources_1/new/Testbed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbed
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aruna/DSD_mini_project/DSD_mini_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
