{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572530234693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572530234700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 10:57:14 2019 " "Processing started: Thu Oct 31 10:57:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572530234700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530234700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530234700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572530235471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572530235471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-comportamento " "Found design unit 1: ULA_MIPS-comportamento" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247377 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ULA_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL_R-assincrona " "Found design unit 1: TOP_LEVEL_R-assincrona" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247384 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL_R " "Found entity 1: TOP_LEVEL_R" {  } { { "../Componentes/TOP_LEVEL_R.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247389 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_MIPS-assincrona " "Found design unit 1: ROM_MIPS-assincrona" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_MIPS " "Found entity 1: ROM_MIPS" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/ROM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247400 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/pc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/pc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MIPS-assincrona " "Found design unit 1: PC_MIPS-assincrona" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247405 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MIPS " "Found entity 1: PC_MIPS" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/PC_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/bancoregistradores_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/bancoregistradores_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores_MIPS-comportamento " "Found design unit 1: bancoRegistradores_MIPS-comportamento" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247411 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_MIPS " "Found entity 1: bancoRegistradores_MIPS" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Arch " "Found design unit 1: MUX2_1-Arch" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/MUX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247417 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/top_level_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL_I-assincrona " "Found design unit 1: TOP_LEVEL_I-assincrona" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247422 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL_I " "Found entity 1: TOP_LEVEL_I" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/extensor_de_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felippe/documents/insper/semestre-6/design_de_computadores/mips/componentes/extensor_de_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_de_sinal-comportamento " "Found design unit 1: extensor_de_sinal-comportamento" {  } { { "../Componentes/extensor_de_sinal.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/extensor_de_sinal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247430 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "../Componentes/extensor_de_sinal.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/Componentes/extensor_de_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572530247430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530247430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extensor_de_sinal " "Elaborating entity \"extensor_de_sinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572530247619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572530250067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572530250067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572530250827 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572530250827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572530250827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572530250874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 10:57:30 2019 " "Processing ended: Thu Oct 31 10:57:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572530250874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572530250874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572530250874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572530250874 ""}
