#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar  1 15:42:36 2023
# Process ID: 27602
# Current directory: /home/timdg/Documents/Verilog/Lab5/Lab5
# Command line: vivado
# Log file: /home/timdg/Documents/Verilog/Lab5/Lab5/vivado.log
# Journal file: /home/timdg/Documents/Verilog/Lab5/Lab5/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 4772.090 MHz, CPU Physical cores: 8, Host memory: 16624 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project vga_vivado /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files -norecurse {/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v /home/timdg/Documents/Verilog/Lab5/Lab5/VGATimingGenerator.v /home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v /home/timdg/Documents/Verilog/Lab5/Lab5/Ps2Interface.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar  1 15:49:01 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6834.340 ; gain = 0.000 ; free physical = 1335 ; free virtual = 25993
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6962.148 ; gain = 0.000 ; free physical = 1243 ; free virtual = 25898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7143.098 ; gain = 549.227 ; free physical = 1122 ; free virtual = 25777
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: VGAController
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7668.480 ; gain = 219.828 ; free physical = 446 ; free virtual = 25138
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGAController' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/VGATimingGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM' [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 352'b0010111101101000011011110110110101100101001011110111010001101001011011010110010001100111001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101010110011001010111001001101001011011000110111101100111001011110100110001100001011000100011010100101111011010010110110101100001011001110110010100101110011011010110010101101101 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/home/timdg/Documents/Verilog/Lab5/image.mem'; please make sure the file is added to project and has read permission, ignoring [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ImageData' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:64]
WARNING: [Synth 8-7023] instance 'ImageData' of module 'RAM' has 5 connections declared, but only 4 given [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:64]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 360'b001011110110100001101111011011010110010100101111011101000110100101101101011001000110011100101111010001000110111101100011011101010110110101100101011011100111010001110011001011110101011001100101011100100110100101101100011011110110011100101111010011000110000101100010001101010010111101100011011011110110110001101111011100100111001100101110011011010110010101101101 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/home/timdg/Documents/Verilog/Lab5/colors.mem'; please make sure the file is added to project and has read permission, ignoring [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ColorPalette' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:78]
WARNING: [Synth 8-7023] instance 'ColorPalette' of module 'RAM' has 5 connections declared, but only 4 given [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:78]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:2]
WARNING: [Synth 8-7129] Port addr[8] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_clk in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_data in module VGAController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7792.504 ; gain = 343.852 ; free physical = 723 ; free virtual = 25238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7792.504 ; gain = 343.852 ; free physical = 723 ; free virtual = 25238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7792.504 ; gain = 343.852 ; free physical = 723 ; free virtual = 25238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7792.504 ; gain = 0.000 ; free physical = 723 ; free virtual = 25238
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7897.348 ; gain = 0.000 ; free physical = 670 ; free virtual = 25184
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7921.359 ; gain = 472.707 ; free physical = 613 ; free virtual = 25127
11 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7921.359 ; gain = 472.707 ; free physical = 613 ; free virtual = 25127
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp to /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Wed Mar  1 15:51:05 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1654 ; free virtual = 25244
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1590 ; free virtual = 25180
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: VGAController
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1526 ; free virtual = 25109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGAController' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/VGATimingGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM' [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 392'b00101111011010000110111101101101011001010010111101110100011010010110110101100100011001110010111101000100011011110110001101110101011011010110010101101110011101000111001100101111010101100110010101110010011010010110110001101111011001110010111101001100011000010110001000110101001011110100110001100001011000100011010100101111011010010110110101100001011001110110010100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file '/home/timdg/Documents/Verilog/Lab5/Lab5/image.mem' is read successfully [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ImageData' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:64]
WARNING: [Synth 8-7023] instance 'ImageData' of module 'RAM' has 5 connections declared, but only 4 given [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:64]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 400'b0010111101101000011011110110110101100101001011110111010001101001011011010110010001100111001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101010110011001010111001001101001011011000110111101100111001011110100110001100001011000100011010100101111010011000110000101100010001101010010111101100011011011110110110001101111011100100111001100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file '/home/timdg/Documents/Verilog/Lab5/Lab5/colors.mem' is read successfully [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/RAM.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ColorPalette' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:78]
WARNING: [Synth 8-7023] instance 'ColorPalette' of module 'RAM' has 5 connections declared, but only 4 given [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:78]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (0#1) [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:2]
WARNING: [Synth 8-7129] Port addr[8] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_clk in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_data in module VGAController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1541 ; free virtual = 25126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1541 ; free virtual = 25126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1541 ; free virtual = 25126
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7921.359 ; gain = 0.000 ; free physical = 1541 ; free virtual = 25126
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7993.262 ; gain = 0.000 ; free physical = 1497 ; free virtual = 25083
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8025.273 ; gain = 103.914 ; free physical = 1494 ; free virtual = 25085
13 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8025.273 ; gain = 103.914 ; free physical = 1494 ; free virtual = 25085
add_files -fileset constrs_1 -norecurse /home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar  1 15:52:51 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 15:52:51 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-19:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2394A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2394A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-19:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307C7A
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 8
[Wed Mar  1 16:12:36 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9855.168 ; gain = 0.000 ; free physical = 1670 ; free virtual = 22436
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:41]
Finished Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9906.035 ; gain = 0.000 ; free physical = 1596 ; free virtual = 22362
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 8
[Wed Mar  1 16:15:22 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10035.246 ; gain = 0.000 ; free physical = 1896 ; free virtual = 22626
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:41]
Finished Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10035.246 ; gain = 0.000 ; free physical = 1841 ; free virtual = 22569
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10064.199 ; gain = 28.949 ; free physical = 1787 ; free virtual = 22513
[Wed Mar  1 16:16:14 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 8
[Wed Mar  1 16:29:11 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10227.160 ; gain = 0.000 ; free physical = 2345 ; free virtual = 22661
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:41]
Finished Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10227.160 ; gain = 0.000 ; free physical = 2292 ; free virtual = 22608
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10259.176 ; gain = 0.000 ; free physical = 2289 ; free virtual = 22587
[Wed Mar  1 16:30:00 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 8
[Wed Mar  1 16:32:59 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10269.113 ; gain = 0.000 ; free physical = 2287 ; free virtual = 22513
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:41]
Finished Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10269.113 ; gain = 0.000 ; free physical = 2233 ; free virtual = 22459
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10317.137 ; gain = 0.000 ; free physical = 2211 ; free virtual = 22427
[Wed Mar  1 16:33:49 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:88]
CRITICAL WARNING: [HDL 9-3116] 'sqX' is not a type [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:50]
[Wed Mar  1 16:40:26 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:89]
[Wed Mar  1 16:41:24 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/timdg/Documents/Verilog/Lab5/Lab5/VGAController.v:90]
[Wed Mar  1 16:42:12 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar  1 16:43:33 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10508.199 ; gain = 0.000 ; free physical = 2382 ; free virtual = 22587
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:41]
Finished Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10508.199 ; gain = 0.000 ; free physical = 2332 ; free virtual = 22537
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10540.215 ; gain = 0.000 ; free physical = 2287 ; free virtual = 22489
[Wed Mar  1 16:44:16 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs synth_1 -jobs 8
[Wed Mar  1 16:46:15 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10540.215 ; gain = 0.000 ; free physical = 2537 ; free virtual = 22619
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc:41]
Finished Parsing XDC File [/home/timdg/Documents/Verilog/Lab5/Lab5/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10540.215 ; gain = 0.000 ; free physical = 2489 ; free virtual = 22571
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10548.223 ; gain = 0.000 ; free physical = 2473 ; free virtual = 22558
[Wed Mar  1 16:46:59 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 16:48:58 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 16:48:58 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10548.223 ; gain = 0.000 ; free physical = 2540 ; free virtual = 22544
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10716.754 ; gain = 0.000 ; free physical = 2400 ; free virtual = 22404
Restored from archive | CPU: 0.080000 secs | Memory: 2.056122 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10716.754 ; gain = 0.000 ; free physical = 2400 ; free virtual = 22404
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10716.754 ; gain = 0.000 ; free physical = 2400 ; free virtual = 22404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 16:51:35 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 16:51:35 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:01:33 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:01:33 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:02:18 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:02:18 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:03:22 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:03:22 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:05:40 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:05:40 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:07:58 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:07:58 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:09:26 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:09:26 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:10:36 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:10:36 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:12:39 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:12:39 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:13:31 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:13:31 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:16:25 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:16:25 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:18:33 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:18:33 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:31:14 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:31:14 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:32:45 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:32:45 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:37:43 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:37:43 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.srcs/utils_1/imports/synth_1/VGAController.dcp with file /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/VGAController.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  1 17:43:43 2023] Launched synth_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/synth_1/runme.log
[Wed Mar  1 17:43:43 2023] Launched impl_1...
Run output will be captured here: /home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/timdg/Documents/Verilog/Lab5/Lab5/vga_vivado/vga_vivado.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 15:55:27 2023...
