#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Sep 15 18:23:35 2019
# Process ID: 3908
# Current directory: C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 328.016 ; gain = 66.059
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 445.250 ; gain = 106.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (2#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_0' requires 16 connections, but only 14 given [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/synth/design_1.v:191]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (3#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'design_1_axi_smc_0' requires 115 connections, but only 111 given [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/synth/design_1.v:206]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (4#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 6 given [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/synth/design_1.v:318]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_1' [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_1' (5#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/.Xil/Vivado-3908-WINDOWS-A7NTBKE/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.523 ; gain = 162.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.523 ; gain = 162.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 500.523 ; gain = 162.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1417.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1417.988 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1417.988 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1417.988 ; gain = 1079.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1417.988 ; gain = 1079.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1417.988 ; gain = 1079.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1417.988 ; gain = 1079.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1417.988 ; gain = 1079.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1812.527 ; gain = 1474.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1812.656 ; gain = 1474.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0      |         1|
|2     |design_1_axi_bram_ctrl_0_bram_0 |         1|
|3     |design_1_axi_smc_0              |         1|
|4     |design_1_rst_ps8_0_100M_0       |         1|
|5     |design_1_zynq_ultra_ps_e_0_1    |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_axi_bram_ctrl_0_0      |     1|
|2     |design_1_axi_bram_ctrl_0_bram_0 |     1|
|3     |design_1_axi_smc_0              |     1|
|4     |design_1_rst_ps8_0_100M_0       |     1|
|5     |design_1_zynq_ultra_ps_e_0_1    |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  1409|
|2     |  design_1_i |design_1 |  1409|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1822.996 ; gain = 567.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.996 ; gain = 1484.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1865.785 ; gain = 1537.770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jennifer/Documents/CMU_Year_5/Fall_Semester/18643/ReturnOf447Hype/Lab1/Ultra96_Basic_System/Ultra96_Basic_System.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 15 18:24:14 2019...
