Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_adder_behav xil_defaultlib.tb_full_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v:45]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v:50]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v:55]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v:60]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 45, File C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 50, File C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 55, File C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 60, File C:/Users/raghv/OneDrive/Desktop/Vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.tb_full_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_full_adder_behav
