
*** Running vivado
    with args -log blk_mem_gen_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_7.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb 17 17:15:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source blk_mem_gen_7.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 595.785 ; gain = 240.617
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arg/Documents/GitHub/FPGA/First_Project'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/arg/Documents/GitHub/FPGA/First_Project' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_7
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 08ae03696ac28e67 to dir: C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/0/8/08ae03696ac28e67/blk_mem_gen_7.dcp to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1/blk_mem_gen_7.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/0/8/08ae03696ac28e67/blk_mem_gen_7_sim_netlist.v to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1/blk_mem_gen_7_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/0/8/08ae03696ac28e67/blk_mem_gen_7_sim_netlist.vhdl to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1/blk_mem_gen_7_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/0/8/08ae03696ac28e67/blk_mem_gen_7_stub.v to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1/blk_mem_gen_7_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.cache/ip/2024.1/0/8/08ae03696ac28e67/blk_mem_gen_7_stub.vhdl to C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.runs/blk_mem_gen_7_synth_1/blk_mem_gen_7_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP blk_mem_gen_7, cache-ID = 08ae03696ac28e67.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 17:16:03 2025...
