// Seed: 2513420304
module module_0 ();
  wire id_2, id_3, id_4, id_5;
endmodule
module module_1 (
    inout uwire id_0,
    output supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output logic id_6
);
  id_8 :
  assert property (@(negedge 1) (1'b0))
  else begin : LABEL_0
    id_6 <= 1;
  end
  wire id_9;
  wire id_10;
  assign id_8 = id_8;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
  wire id_14;
endmodule
