Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSandbox_behav xil_defaultlib.CPUSandbox xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'MemAddrIn' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:60]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'MemAddrOut' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'AddrIn' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'AddrOut' [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/CPU.sv:96]
WARNING: [VRFC 10-3818] variable 'IAddr' is driven by invalid combination of procedural drivers [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/PC.sv:6]
WARNING: [VRFC 10-2921] 'IAddr' driven by this always_ff block should not be driven by any other process [C:/Users/DELL/.Code/SystemVerilog/Mario/Mario.srcs/sources_1/new/PC.sv:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CU_ID
Compiling module xil_defaultlib.CU_EX
Compiling module xil_defaultlib.BypassOverlay
Compiling module xil_defaultlib.CU_MEM
Compiling module xil_defaultlib.CU_WB
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPUSandbox
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSandbox_behav
