module logical_shift_left_bits(
	input [31:0] RB,
	output [31:0] RC
	);
	

integer i;

always @(*) begin
	// MSB gets shifted, filled with 0
	RC[31] <= 0;

	for (i = 31; i > 0; i = i - 1) begin
		RC[i-1] <= RB[i];		
	end
end
endmodule
