"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

