/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[6] | celloutsig_0_3z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z[11] | celloutsig_0_5z);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[3] | celloutsig_0_5z);
  assign celloutsig_0_37z = ~((celloutsig_0_8z | celloutsig_0_26z[5]) & celloutsig_0_28z[4]);
  assign celloutsig_0_46z = ~((celloutsig_0_41z[0] | celloutsig_0_41z[2]) & celloutsig_0_4z[11]);
  assign celloutsig_1_1z = ~((in_data[98] | in_data[150]) & in_data[187]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] | celloutsig_1_2z[1]) & celloutsig_1_1z);
  assign celloutsig_1_18z = ~((in_data[126] | celloutsig_1_2z[3]) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_1z[8]) & celloutsig_0_5z);
  assign celloutsig_0_33z = celloutsig_0_21z[1] ^ celloutsig_0_16z;
  assign celloutsig_1_7z = celloutsig_1_2z[0] ^ celloutsig_1_3z;
  assign celloutsig_0_18z = celloutsig_0_15z ^ celloutsig_0_2z[3];
  assign celloutsig_0_49z = ~(celloutsig_0_22z[16] ^ celloutsig_0_12z);
  assign celloutsig_0_52z = ~(celloutsig_0_21z[2] ^ celloutsig_0_31z);
  assign celloutsig_0_16z = ~(celloutsig_0_12z ^ celloutsig_0_3z[0]);
  assign celloutsig_0_23z = ~(celloutsig_0_21z[2] ^ celloutsig_0_22z[12]);
  assign celloutsig_0_36z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_33z } <= { celloutsig_0_1z[6:2], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_38z = { in_data[89:84], celloutsig_0_10z } <= celloutsig_0_1z[9:3];
  assign celloutsig_0_5z = celloutsig_0_1z[8:5] <= celloutsig_0_4z[5:2];
  assign celloutsig_0_53z = { celloutsig_0_13z[3:0], celloutsig_0_23z } <= celloutsig_0_25z[6:2];
  assign celloutsig_0_58z = { in_data[80:74], celloutsig_0_23z } <= { celloutsig_0_54z[4:3], celloutsig_0_55z, celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_57z };
  assign celloutsig_0_7z = celloutsig_0_4z[6:1] <= celloutsig_0_0z[5:0];
  assign celloutsig_1_19z = { in_data[158:153], celloutsig_1_9z } <= { celloutsig_1_8z[5:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_0z[3:0] <= { celloutsig_0_2z[4:2], celloutsig_0_7z };
  assign celloutsig_0_56z = celloutsig_0_27z[13:11] && { celloutsig_0_53z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_57z = celloutsig_0_17z[7:5] && { celloutsig_0_2z[9], celloutsig_0_46z, celloutsig_0_18z };
  assign celloutsig_0_6z = { celloutsig_0_1z[7:3], celloutsig_0_5z, celloutsig_0_5z } && celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[103:98] && in_data[123:118];
  assign celloutsig_0_24z = celloutsig_0_19z[13:8] && celloutsig_0_4z[5:0];
  assign celloutsig_0_0z = in_data[40:34] % { 1'h1, in_data[86:81] };
  assign celloutsig_0_47z = { celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_0_67z = { celloutsig_0_47z, celloutsig_0_56z } % { 1'h1, celloutsig_0_25z[5:3] };
  assign celloutsig_0_2z = { celloutsig_0_0z[5:0], celloutsig_0_1z } % { 1'h1, in_data[38:34], celloutsig_0_1z[9:1], in_data[0] };
  assign celloutsig_0_28z = { celloutsig_0_25z[8:4], celloutsig_0_20z, celloutsig_0_24z } % { 1'h1, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_31z = & celloutsig_0_13z[6:0];
  assign celloutsig_0_41z = celloutsig_0_4z[14:12] << celloutsig_0_4z[7:5];
  assign celloutsig_0_4z = { celloutsig_0_1z[9:1], celloutsig_0_0z } << celloutsig_0_2z;
  assign celloutsig_0_55z = celloutsig_0_0z[3:1] << { celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_52z };
  assign celloutsig_0_68z = { celloutsig_0_21z[3:0], celloutsig_0_58z, celloutsig_0_12z } << { celloutsig_0_27z[9:8], celloutsig_0_3z, celloutsig_0_57z };
  assign celloutsig_1_5z = in_data[106:102] << { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[165:156], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } << { celloutsig_1_2z[2:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[1:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z } << { celloutsig_1_6z[5:2], celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_6z } << { celloutsig_0_4z[12:5], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_13z[4:0], celloutsig_0_8z } << celloutsig_0_17z[7:2];
  assign celloutsig_0_3z = celloutsig_0_1z[8:6] <<< celloutsig_0_0z[5:3];
  assign celloutsig_0_54z = { in_data[79:73], celloutsig_0_49z } <<< celloutsig_0_26z[14:7];
  assign celloutsig_1_2z = { in_data[109:107], celloutsig_1_0z } <<< in_data[170:167];
  assign celloutsig_1_8z = { celloutsig_1_6z[10:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z } <<< { celloutsig_1_6z[12:1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[92:90], celloutsig_0_0z } <<< { celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[87:79], celloutsig_0_0z } <<< { celloutsig_0_2z[12:0], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_11z = { celloutsig_0_2z[10:6], celloutsig_0_4z } >>> { celloutsig_0_1z[8:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_2z, celloutsig_0_20z } >>> { celloutsig_0_13z[8:2], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_25z = celloutsig_0_22z[21:13] >>> { in_data[27:21], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_4z[8:1], celloutsig_0_9z, celloutsig_0_7z } - { celloutsig_0_11z[17:9], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_14z[6:5], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } - { celloutsig_0_3z[1:0], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_11z[18:15], celloutsig_0_14z } - { celloutsig_0_14z[8:2], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_20z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_20z = celloutsig_0_11z[13:8];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
