{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2422, "design__instance__area": 23543.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0018775974167510867, "power__switching__total": 0.000761004164814949, "power__leakage__total": 3.516507618428477e-08, "power__total": 0.0026386368554085493, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2824316693791266, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.28295469546081975, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.573845542881866, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.137018400503864, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.573846, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.776695, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3073641150817252, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3060942419502445, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3655243988725019, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.3010448642247163, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.365524, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.301045, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2747957217332492, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2757446293792332, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26622838021009637, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.460039130921833, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.266228, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.773804, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 32, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2731015213497559, "clock__skew__worst_setup": 0.27356304107414525, "timing__hold__ws": 0.2623457636497206, "timing__setup__ws": 3.209447909388923, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262346, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.209448, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.225 270.945", "design__core__bbox": "5.52 10.88 254.38 258.4", "design__io": 55, "design__die__area": 70506.7, "design__core__area": 61597.8, "design__instance__count__stdcell": 3305, "design__instance__area__stdcell": 24648.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.400154, "design__instance__utilization__stdcell": 0.400154, "design__rows": 91, "design__rows:unithd": 91, "design__sites": 49231, "design__sites:unithd": 49231, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 11.2608, "design__instance__count__class:inverter": 348, "design__instance__area__class:inverter": 1307.5, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 7611.05, "design__instance__count__class:multi_input_combinational_cell": 972, "design__instance__area__class:multi_input_combinational_cell": 7561, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3639946, "design__instance__count__class:timing_repair_buffer": 695, "design__instance__area__class:timing_repair_buffer": 5590.36, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 50318.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 63, "design__instance__area__class:clock_buffer": 923.386, "design__instance__count__class:clock_inverter": 39, "design__instance__area__class:clock_inverter": 539.267, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 370, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "antenna_diodes_count": 0, "route__net": 2401, "route__net__special": 2, "route__drc_errors__iter:0": 485, "route__wirelength__iter:0": 54746, "route__drc_errors__iter:1": 148, "route__wirelength__iter:1": 54049, "route__drc_errors__iter:2": 114, "route__wirelength__iter:2": 54031, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 54004, "route__drc_errors": 0, "route__wirelength": 54004, "route__vias": 14529, "route__vias__singlecut": 14529, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 434.82, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.28040584536879887, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2804786760012741, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5679191722088076, "timing__setup__ws__corner:min_tt_025C_1v80": 8.158121520352775, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.567919, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.819384, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3031851244765437, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.30184053333339256, "timing__hold__ws__corner:min_ss_100C_1v60": 1.356065298435174, "timing__setup__ws__corner:min_ss_100C_1v60": 3.380004816147617, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.356065, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.380005, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2731015213497559, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27356304107414525, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2623457636497206, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.474867270058095, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.262346, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.820825, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28312122891922337, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28696754118566714, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5774723085389809, "timing__setup__ws__corner:max_tt_025C_1v80": 8.115460533291204, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.577472, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.729993, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3089427412450863, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.310131346048866, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3771596475219432, "timing__setup__ws__corner:max_ss_100C_1v60": 3.209447909388923, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.37716, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.209448, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2746027094549593, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2792088028697934, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2712995460630991, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.44479621245184, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.2713, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.734193, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79958, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000420142, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000367444, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.59735e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000367444, "design_powergrid__voltage__worst": 0.000367444, "design_powergrid__voltage__worst__net:VPWR": 1.79958, "design_powergrid__drop__worst": 0.000420142, "design_powergrid__drop__worst__net:VPWR": 0.000420142, "design_powergrid__voltage__worst__net:VGND": 0.000367444, "design_powergrid__drop__worst__net:VGND": 0.000367444, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.86e-05, "ir__drop__worst": 0.00042, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}