#ifndef SCL_A172MRQ_CONFIG_H_
#define SCL_A172MRQ_CONFIG_H_

#ifdef __cplusplus
extern "C"
{
#endif

// <<< sl:start pin_tool >>>

// <gpio optional=true> A172MRQ_RESET
// $[GPIO_A172MRQ_RESET]
#warning "RESET pin for A172MRQ is not configured"
// #define A172MRQ_RESET_PORT       gpioPortC
// #define A172MRQ_RESET_PIN        6
// [GPIO_A172MRQ_RESET]$

// <gpio optional=true> A172MRQ_LD1
// $[GPIO_A172MRQ_LD1]
#warning "LD1 pin for A172MRQ is not configured"
// #define A172MRQ_LD1_PORT         gpioPortB
// #define A172MRQ_LD1_PIN          0
// [GPIO_A172MRQ_LD1]$

// <gpio optional=true> A172MRQ_LD2
// $[GPIO_A172MRQ_LD2]
#warning "LD2 pin for A172MRQ is not configured"
// #define A172MRQ_LD2_PORT         gpioPortB
// #define A172MRQ_LD2_PIN          3
// [GPIO_A172MRQ_LD2]$

// <gpio optional=true> A172MRQ_GP1
// $[GPIO_A172MRQ_GP1]
#warning "GP1 pin for A172MRQ is not configured"
// #define A172MRQ_GP1_PORT         gpioPortC
// #define A172MRQ_GP1_PIN          3
// [GPIO_A172MRQ_GP1]$

// <gpio optional=true> A172MRQ_GP2
// $[GPIO_A172MRQ_GP2]
#warning "GP2 pin for A172MRQ is not configured"
// #define A172MRQ_GP2_PORT         gpioPortB
// #define A172MRQ_GP2_PIN          4
// [GPIO_A172MRQ_GP2]$

// <<< sl:end pin_tool >>>

#ifdef __cplusplus
}
#endif

#endif /* SCL_A172MRQ_CONFIG_H_ */
