Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1_AR70908 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May 17 10:59:25 2019
| Host         : DESKTOP-I5G3QUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kalkulator_timing_summary_routed.rpt -pb kalkulator_timing_summary_routed.pb -rpx kalkulator_timing_summary_routed.rpx -warn_on_violation
| Design       : kalkulator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.206        0.000                      0                  339        0.076        0.000                      0                  339        3.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.206        0.000                      0                  339        0.076        0.000                      0                  339        3.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 STATE_MACHINE1/current_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/left_LED_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.912ns (34.658%)  route 3.605ns (65.342%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.740     5.408    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  STATE_MACHINE1/current_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  STATE_MACHINE1/current_result_reg[4]/Q
                         net (fo=7, routed)           1.036     6.901    STATE_MACHINE1/current_result[4]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.152     7.053 r  STATE_MACHINE1/right_LED_result[3]_i_4/O
                         net (fo=6, routed)           0.664     7.716    STATE_MACHINE1/right_LED_result[3]_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.332     8.048 r  STATE_MACHINE1/L0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.048    STATE_MACHINE1/L0_carry_i_3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.688 r  STATE_MACHINE1/L0_carry/O[3]
                         net (fo=4, routed)           1.274     9.962    STATE_MACHINE1/L0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.332    10.294 r  STATE_MACHINE1/left_LED_result[2]_i_1/O
                         net (fo=2, routed)           0.631    10.925    STATE_MACHINE1/L[2]
    SLICE_X42Y53         FDRE                                         r  STATE_MACHINE1/left_LED_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.563    12.954    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  STATE_MACHINE1/left_LED_result_reg[2]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.217    13.131    STATE_MACHINE1/left_LED_result_reg[2]
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 STATE_MACHINE1/current_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/left_LED_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.240ns (39.423%)  route 3.442ns (60.577%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.740     5.408    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  STATE_MACHINE1/current_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  STATE_MACHINE1/current_result_reg[4]/Q
                         net (fo=7, routed)           1.036     6.901    STATE_MACHINE1/current_result[4]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.152     7.053 r  STATE_MACHINE1/right_LED_result[3]_i_4/O
                         net (fo=6, routed)           0.664     7.716    STATE_MACHINE1/right_LED_result[3]_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.332     8.048 r  STATE_MACHINE1/L0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.048    STATE_MACHINE1/L0_carry_i_3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.688 r  STATE_MACHINE1/L0_carry/O[3]
                         net (fo=4, routed)           1.274     9.962    STATE_MACHINE1/L0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.332    10.294 r  STATE_MACHINE1/left_LED_result[2]_i_1/O
                         net (fo=2, routed)           0.468    10.762    STATE_MACHINE1/L[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.328    11.090 r  STATE_MACHINE1/left_LED_result[0]_i_1/O
                         net (fo=1, routed)           0.000    11.090    STATE_MACHINE1/L[0]
    SLICE_X42Y53         FDRE                                         r  STATE_MACHINE1/left_LED_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.563    12.954    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  STATE_MACHINE1/left_LED_result_reg[0]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.079    13.427    STATE_MACHINE1/left_LED_result_reg[0]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 STATE_MACHINE1/current_second_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/current_result_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.561ns (30.806%)  route 3.506ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.756     5.424    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  STATE_MACHINE1/current_second_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  STATE_MACHINE1/current_second_digit_reg[3]/Q
                         net (fo=16, routed)          1.719     7.599    STATE_MACHINE1/current_second_digit_reg_n_0_[3]
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.723 r  STATE_MACHINE1/multOp__1_carry__0_i_9/O
                         net (fo=1, routed)           0.421     8.144    STATE_MACHINE1/multOp__1_carry__0_i_9_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.268 r  STATE_MACHINE1/multOp__1_carry__0_i_3/O
                         net (fo=2, routed)           0.595     8.863    STATE_MACHINE1/multOp__1_carry__0_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.987 r  STATE_MACHINE1/multOp__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.987    STATE_MACHINE1/multOp__1_carry__0_i_6_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.414 r  STATE_MACHINE1/multOp__1_carry__0/O[1]
                         net (fo=1, routed)           0.582     9.996    STATE_MACHINE1/multOp[5]
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.306    10.302 r  STATE_MACHINE1/current_result[5]_i_3/O
                         net (fo=1, routed)           0.190    10.491    STATE_MACHINE1/current_result[5]_i_3_n_0
    SLICE_X41Y53         FDSE                                         r  STATE_MACHINE1/current_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.563    12.954    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X41Y53         FDSE                                         r  STATE_MACHINE1/current_result_reg[5]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X41Y53         FDSE (Setup_fdse_C_D)       -0.081    13.115    STATE_MACHINE1/current_result_reg[5]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 STATE_MACHINE1/current_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/left_LED_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.031ns (40.174%)  route 3.024ns (59.826%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.740     5.408    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  STATE_MACHINE1/current_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  STATE_MACHINE1/current_result_reg[4]/Q
                         net (fo=7, routed)           1.036     6.901    STATE_MACHINE1/current_result[4]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.152     7.053 r  STATE_MACHINE1/right_LED_result[3]_i_4/O
                         net (fo=6, routed)           0.664     7.716    STATE_MACHINE1/right_LED_result[3]_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.332     8.048 r  STATE_MACHINE1/L0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.048    STATE_MACHINE1/L0_carry_i_3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.598 r  STATE_MACHINE1/L0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.598    STATE_MACHINE1/L0_carry_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.837 r  STATE_MACHINE1/L0_carry__0/O[2]
                         net (fo=6, routed)           0.982     9.819    STATE_MACHINE1/L0[6]
    SLICE_X42Y53         LUT6 (Prop_lut6_I1_O)        0.302    10.121 r  STATE_MACHINE1/left_LED_result[1]_i_1/O
                         net (fo=2, routed)           0.343    10.464    STATE_MACHINE1/L[1]
    SLICE_X42Y53         FDRE                                         r  STATE_MACHINE1/left_LED_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.563    12.954    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  STATE_MACHINE1/left_LED_result_reg[1]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.031    13.317    STATE_MACHINE1/left_LED_result_reg[1]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 STATE_MACHINE1/current_second_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/current_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.465ns (29.614%)  route 3.482ns (70.385%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.756     5.424    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  STATE_MACHINE1/current_second_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  STATE_MACHINE1/current_second_digit_reg[3]/Q
                         net (fo=16, routed)          1.719     7.599    STATE_MACHINE1/current_second_digit_reg_n_0_[3]
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.723 r  STATE_MACHINE1/multOp__1_carry__0_i_9/O
                         net (fo=1, routed)           0.421     8.144    STATE_MACHINE1/multOp__1_carry__0_i_9_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.268 r  STATE_MACHINE1/multOp__1_carry__0_i_3/O
                         net (fo=2, routed)           0.595     8.863    STATE_MACHINE1/multOp__1_carry__0_i_3_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.987 r  STATE_MACHINE1/multOp__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.987    STATE_MACHINE1/multOp__1_carry__0_i_6_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.500 r  STATE_MACHINE1/multOp__1_carry__0/CO[3]
                         net (fo=1, routed)           0.747    10.247    STATE_MACHINE1/multOp[7]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.371 r  STATE_MACHINE1/current_result[7]_i_1/O
                         net (fo=1, routed)           0.000    10.371    STATE_MACHINE1/current_result[7]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  STATE_MACHINE1/current_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.563    12.954    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  STATE_MACHINE1/current_result_reg[7]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.032    13.228    STATE_MACHINE1/current_result_reg[7]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 DISPLAY1/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/LED_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.978ns (46.421%)  route 2.283ns (53.579%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.757     5.425    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  DISPLAY1/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  DISPLAY1/delay_reg[3]/Q
                         net (fo=3, routed)           0.822     6.704    DISPLAY1/delay_reg[3]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  DISPLAY1/delay1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.828    DISPLAY1/delay1_carry_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.361 r  DISPLAY1/delay1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.361    DISPLAY1/delay1_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  DISPLAY1/delay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    DISPLAY1/delay1_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  DISPLAY1/delay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    DISPLAY1/delay1_carry__1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  DISPLAY1/delay1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.712    DISPLAY1/delay1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.931 r  DISPLAY1/delay1_carry__3/O[0]
                         net (fo=41, routed)          0.847     8.778    DISPLAY1/clear
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.295     9.073 r  DISPLAY1/LED[7]_i_1/O
                         net (fo=7, routed)           0.613     9.686    DISPLAY1/LED[7]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564    12.955    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[0]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    DISPLAY1/LED_reg[0]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 DISPLAY1/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/LED_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.978ns (46.421%)  route 2.283ns (53.579%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.757     5.425    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  DISPLAY1/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  DISPLAY1/delay_reg[3]/Q
                         net (fo=3, routed)           0.822     6.704    DISPLAY1/delay_reg[3]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  DISPLAY1/delay1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.828    DISPLAY1/delay1_carry_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.361 r  DISPLAY1/delay1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.361    DISPLAY1/delay1_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  DISPLAY1/delay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    DISPLAY1/delay1_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  DISPLAY1/delay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    DISPLAY1/delay1_carry__1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  DISPLAY1/delay1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.712    DISPLAY1/delay1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.931 r  DISPLAY1/delay1_carry__3/O[0]
                         net (fo=41, routed)          0.847     8.778    DISPLAY1/clear
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.295     9.073 r  DISPLAY1/LED[7]_i_1/O
                         net (fo=7, routed)           0.613     9.686    DISPLAY1/LED[7]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564    12.955    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[1]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    DISPLAY1/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 DISPLAY1/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/LED_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.978ns (46.421%)  route 2.283ns (53.579%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.757     5.425    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  DISPLAY1/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  DISPLAY1/delay_reg[3]/Q
                         net (fo=3, routed)           0.822     6.704    DISPLAY1/delay_reg[3]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  DISPLAY1/delay1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.828    DISPLAY1/delay1_carry_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.361 r  DISPLAY1/delay1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.361    DISPLAY1/delay1_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  DISPLAY1/delay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    DISPLAY1/delay1_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  DISPLAY1/delay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    DISPLAY1/delay1_carry__1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  DISPLAY1/delay1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.712    DISPLAY1/delay1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.931 r  DISPLAY1/delay1_carry__3/O[0]
                         net (fo=41, routed)          0.847     8.778    DISPLAY1/clear
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.295     9.073 r  DISPLAY1/LED[7]_i_1/O
                         net (fo=7, routed)           0.613     9.686    DISPLAY1/LED[7]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564    12.955    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[2]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    DISPLAY1/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 DISPLAY1/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/LED_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.978ns (46.421%)  route 2.283ns (53.579%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.757     5.425    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  DISPLAY1/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  DISPLAY1/delay_reg[3]/Q
                         net (fo=3, routed)           0.822     6.704    DISPLAY1/delay_reg[3]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  DISPLAY1/delay1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.828    DISPLAY1/delay1_carry_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.361 r  DISPLAY1/delay1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.361    DISPLAY1/delay1_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  DISPLAY1/delay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    DISPLAY1/delay1_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  DISPLAY1/delay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    DISPLAY1/delay1_carry__1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  DISPLAY1/delay1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.712    DISPLAY1/delay1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.931 r  DISPLAY1/delay1_carry__3/O[0]
                         net (fo=41, routed)          0.847     8.778    DISPLAY1/clear
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.295     9.073 r  DISPLAY1/LED[7]_i_1/O
                         net (fo=7, routed)           0.613     9.686    DISPLAY1/LED[7]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564    12.955    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[3]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    DISPLAY1/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 DISPLAY1/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/LED_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.978ns (46.421%)  route 2.283ns (53.579%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.757     5.425    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  DISPLAY1/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  DISPLAY1/delay_reg[3]/Q
                         net (fo=3, routed)           0.822     6.704    DISPLAY1/delay_reg[3]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  DISPLAY1/delay1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.828    DISPLAY1/delay1_carry_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.361 r  DISPLAY1/delay1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.361    DISPLAY1/delay1_carry_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  DISPLAY1/delay1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.478    DISPLAY1/delay1_carry__0_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  DISPLAY1/delay1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    DISPLAY1/delay1_carry__1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  DISPLAY1/delay1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.712    DISPLAY1/delay1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.931 r  DISPLAY1/delay1_carry__3/O[0]
                         net (fo=41, routed)          0.847     8.778    DISPLAY1/clear
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.295     9.073 r  DISPLAY1/LED[7]_i_1/O
                         net (fo=7, routed)           0.613     9.686    DISPLAY1/LED[7]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.564    12.955    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  DISPLAY1/LED_reg[4]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    DISPLAY1/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 STATE_MACHINE1/current_sign_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/led_tmp_calc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.336%)  route 0.258ns (64.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.507    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  STATE_MACHINE1/current_sign_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  STATE_MACHINE1/current_sign_reg[1]/Q
                         net (fo=10, routed)          0.258     1.906    STATE_MACHINE1/current_sign[1]
    SLICE_X42Y52         FDRE                                         r  STATE_MACHINE1/led_tmp_calc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.859     2.018    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  STATE_MACHINE1/led_tmp_calc_reg[1]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.059     1.830    STATE_MACHINE1/led_tmp_calc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 KEYPAD1/pressed_key_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/current_first_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.665%)  route 0.308ns (62.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.592     1.504    KEYPAD1/CLK_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  KEYPAD1/pressed_key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  KEYPAD1/pressed_key_reg[0]/Q
                         net (fo=5, routed)           0.308     1.953    STATE_MACHINE1/pressed_key_reg[3][0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.998 r  STATE_MACHINE1/current_first_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.998    STATE_MACHINE1/current_first_digit[0]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  STATE_MACHINE1/current_first_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.857     2.016    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  STATE_MACHINE1/current_first_digit_reg[0]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.889    STATE_MACHINE1/current_first_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 STATE_MACHINE1/current_sign_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/left_and_right_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.426%)  route 0.298ns (61.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.507    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  STATE_MACHINE1/current_sign_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  STATE_MACHINE1/current_sign_reg[1]/Q
                         net (fo=10, routed)          0.298     1.946    STATE_MACHINE1/current_sign[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  STATE_MACHINE1/left_and_right_led_i_1/O
                         net (fo=1, routed)           0.000     1.991    STATE_MACHINE1/left_and_right_led_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  STATE_MACHINE1/left_and_right_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.859     2.018    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  STATE_MACHINE1/left_and_right_led_reg/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.863    STATE_MACHINE1/left_and_right_led_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 STATE_MACHINE1/is_new_digit2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/current_second_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.505    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  STATE_MACHINE1/is_new_digit2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  STATE_MACHINE1/is_new_digit2_reg/Q
                         net (fo=5, routed)           0.090     1.735    STATE_MACHINE1/is_new_digit2
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  STATE_MACHINE1/current_second_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    STATE_MACHINE1/current_second_digit[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  STATE_MACHINE1/current_second_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.862     2.021    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  STATE_MACHINE1/current_second_digit_reg[0]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.639    STATE_MACHINE1/current_second_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 STATE_MACHINE1/led_tmp_result_one_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/led_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.748%)  route 0.115ns (38.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.589     1.501    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  STATE_MACHINE1/led_tmp_result_one_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  STATE_MACHINE1/led_tmp_result_one_led_reg[2]/Q
                         net (fo=1, routed)           0.115     1.757    STATE_MACHINE1/led_tmp_result_one_led[2]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  STATE_MACHINE1/led_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    STATE_MACHINE1/led_tmp[2]
    SLICE_X38Y51         FDRE                                         r  STATE_MACHINE1/led_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.857     2.016    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  STATE_MACHINE1/led_tmp_reg[2]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.120     1.655    STATE_MACHINE1/led_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY1/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.507    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  DISPLAY1/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  DISPLAY1/delay_reg[27]/Q
                         net (fo=3, routed)           0.170     1.818    DISPLAY1/delay_reg[27]
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  DISPLAY1/delay[24]_i_2/O
                         net (fo=1, routed)           0.000     1.863    DISPLAY1/delay[24]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.978 r  DISPLAY1/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    DISPLAY1/delay_reg[24]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  DISPLAY1/delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.033    DISPLAY1/delay_reg[28]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  DISPLAY1/delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.859     2.018    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  DISPLAY1/delay_reg[28]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    DISPLAY1/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 STATE_MACHINE1/NEXT_FSM_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/CURRENT_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.505    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  STATE_MACHINE1/NEXT_FSM_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  STATE_MACHINE1/NEXT_FSM_STATE_reg[1]/Q
                         net (fo=1, routed)           0.056     1.725    STATE_MACHINE1/NEXT_FSM_STATE_reg_n_0_[1]
    SLICE_X38Y49         FDRE                                         r  STATE_MACHINE1/CURRENT_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.862     2.021    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  STATE_MACHINE1/CURRENT_FSM_STATE_reg[1]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.060     1.565    STATE_MACHINE1/CURRENT_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DISPLAY1/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DISPLAY1/delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.507    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  DISPLAY1/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  DISPLAY1/delay_reg[27]/Q
                         net (fo=3, routed)           0.170     1.818    DISPLAY1/delay_reg[27]
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  DISPLAY1/delay[24]_i_2/O
                         net (fo=1, routed)           0.000     1.863    DISPLAY1/delay[24]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.978 r  DISPLAY1/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    DISPLAY1/delay_reg[24]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.044 r  DISPLAY1/delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.044    DISPLAY1/delay_reg[28]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  DISPLAY1/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.859     2.018    DISPLAY1/CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  DISPLAY1/delay_reg[30]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    DISPLAY1/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 STATE_MACHINE1/led_tmp_result_one_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/led_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.589     1.501    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  STATE_MACHINE1/led_tmp_result_one_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  STATE_MACHINE1/led_tmp_result_one_led_reg[0]/Q
                         net (fo=1, routed)           0.130     1.772    STATE_MACHINE1/led_tmp_result_one_led[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  STATE_MACHINE1/led_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    STATE_MACHINE1/led_tmp[0]
    SLICE_X42Y51         FDRE                                         r  STATE_MACHINE1/led_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.859     2.018    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  STATE_MACHINE1/led_tmp_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.637    STATE_MACHINE1/led_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 KEYPAD1/pressed_key_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STATE_MACHINE1/current_first_digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.737%)  route 0.382ns (67.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.592     1.504    KEYPAD1/CLK_IBUF_BUFG
    SLICE_X39Y44         FDSE                                         r  KEYPAD1/pressed_key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  KEYPAD1/pressed_key_reg[3]/Q
                         net (fo=6, routed)           0.382     2.027    STATE_MACHINE1/pressed_key_reg[3][3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.072 r  STATE_MACHINE1/current_first_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     2.072    STATE_MACHINE1/current_first_digit[3]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  STATE_MACHINE1/current_first_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.857     2.016    STATE_MACHINE1/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  STATE_MACHINE1/current_first_digit_reg[3]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     1.890    STATE_MACHINE1/current_first_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    DISPLAY1/LED_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    DISPLAY1/LED_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y45    DISPLAY1/delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    DISPLAY1/LED_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    DISPLAY1/delay_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    DISPLAY1/delay_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    DISPLAY1/LED_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    DISPLAY1/LED_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    DISPLAY1/delay_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y45    DISPLAY1/delay_reg[10]/C



