// Seed: 897612910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout reg id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1
  );
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_4 <= -1;
  end
endmodule
