<stg><name>wGenerator_Pipeline_VITIS_LOOP_7_1</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wout, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %win, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln7 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln7 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln7 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.inc24.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:0 %zext_ln7 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %win_addr = getelementptr i32 %win, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="win_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:5 %win_load = load i4 %win_addr

]]></Node>
<StgValue><ssdm name="win_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:8 %store_ln7 = store i5 %add_ln7, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.inc24.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln7 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:5 %win_load = load i4 %win_addr

]]></Node>
<StgValue><ssdm name="win_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %wout_addr = getelementptr i32 %wout, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="wout_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.split:7 %store_ln8 = store i32 %win_load, i6 %wout_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:9 %br_ln7 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="win" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="win"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="wout" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="wout"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="wout" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="65" from="win" to="specinterface_ln0" fromId="35" toId="7">
</dataflow>
<dataflow id="66" from="empty" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln7" fromId="84" toId="8">
</dataflow>
<dataflow id="86" from="i" to="store_ln7" fromId="5" toId="8">
</dataflow>
<dataflow id="87" from="i" to="i_1" fromId="5" toId="10">
</dataflow>
<dataflow id="88" from="i_1" to="icmp_ln7" fromId="10" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln7" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="i_1" to="add_ln7" fromId="10" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln7" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="icmp_ln7" to="br_ln7" fromId="11" toId="13">
</dataflow>
<dataflow id="95" from="i_1" to="zext_ln7" fromId="10" toId="14">
</dataflow>
<dataflow id="96" from="win" to="win_addr" fromId="35" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="win_addr" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="zext_ln7" to="win_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="win_addr" to="win_load" fromId="15" toId="16">
</dataflow>
<dataflow id="101" from="add_ln7" to="store_ln7" fromId="12" toId="17">
</dataflow>
<dataflow id="102" from="i" to="store_ln7" fromId="5" toId="17">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln7" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_49" to="specpipeline_ln7" fromId="49" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_44" to="specpipeline_ln7" fromId="44" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_44" to="specpipeline_ln7" fromId="44" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_44" to="specpipeline_ln7" fromId="44" toId="18">
</dataflow>
<dataflow id="109" from="empty_0" to="specpipeline_ln7" fromId="47" toId="18">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln7" fromId="110" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="speclooptripcount_ln7" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_112" to="speclooptripcount_ln7" fromId="112" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_112" to="speclooptripcount_ln7" fromId="112" toId="19">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="116" toId="20">
</dataflow>
<dataflow id="119" from="empty_3" to="specloopname_ln7" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="win_addr" to="win_load" fromId="15" toId="21">
</dataflow>
<dataflow id="121" from="wout" to="wout_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_97" to="wout_addr" fromId="97" toId="22">
</dataflow>
<dataflow id="123" from="zext_ln7" to="wout_addr" fromId="14" toId="22">
</dataflow>
<dataflow id="124" from="win_load" to="store_ln8" fromId="21" toId="23">
</dataflow>
<dataflow id="125" from="wout_addr" to="store_ln8" fromId="22" toId="23">
</dataflow>
<dataflow id="126" from="icmp_ln7" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
