
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//whereis_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a8 <.init>:
  4015a8:	stp	x29, x30, [sp, #-16]!
  4015ac:	mov	x29, sp
  4015b0:	bl	401a80 <ferror@plt+0x60>
  4015b4:	ldp	x29, x30, [sp], #16
  4015b8:	ret

Disassembly of section .plt:

00000000004015c0 <memcpy@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 415000 <ferror@plt+0x135e0>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <memcpy@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <getcwd@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <setuid@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <strtoul@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <strlen@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <fputs@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <exit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <dup@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <getegid@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <geteuid@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <getuid@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <pipe@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <opendir@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <__cxa_atexit@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <fputc@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <fork@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <snprintf@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <fileno@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <fclose@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <getpid@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <strtok_r@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <fopen@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <malloc@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <strncmp@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <bindtextdomain@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <__libc_start_main@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <readdir@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <strdup@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <closedir@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <close@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <strrchr@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <__gmon_start__@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <write@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <abort@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <setgid@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <access@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <puts@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <textdomain@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <warn@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <__ctype_b_loc@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <free@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <getgid@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <nanosleep@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <vasprintf@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <warnx@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <read@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <realpath@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <strncpy@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <vfprintf@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <getenv@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <putchar@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

00000000004019b0 <__xstat@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4019b4:	ldr	x17, [x16, #488]
  4019b8:	add	x16, x16, #0x1e8
  4019bc:	br	x17

00000000004019c0 <waitpid@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4019c4:	ldr	x17, [x16, #496]
  4019c8:	add	x16, x16, #0x1f0
  4019cc:	br	x17

00000000004019d0 <gettext@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4019d4:	ldr	x17, [x16, #504]
  4019d8:	add	x16, x16, #0x1f8
  4019dc:	br	x17

00000000004019e0 <fprintf@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4019e4:	ldr	x17, [x16, #512]
  4019e8:	add	x16, x16, #0x200
  4019ec:	br	x17

00000000004019f0 <fgets@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x145e0>
  4019f4:	ldr	x17, [x16, #520]
  4019f8:	add	x16, x16, #0x208
  4019fc:	br	x17

0000000000401a00 <err@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401a04:	ldr	x17, [x16, #528]
  401a08:	add	x16, x16, #0x210
  401a0c:	br	x17

0000000000401a10 <setlocale@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401a14:	ldr	x17, [x16, #536]
  401a18:	add	x16, x16, #0x218
  401a1c:	br	x17

0000000000401a20 <ferror@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x145e0>
  401a24:	ldr	x17, [x16, #544]
  401a28:	add	x16, x16, #0x220
  401a2c:	br	x17

Disassembly of section .text:

0000000000401a30 <.text>:
  401a30:	mov	x29, #0x0                   	// #0
  401a34:	mov	x30, #0x0                   	// #0
  401a38:	mov	x5, x0
  401a3c:	ldr	x1, [sp]
  401a40:	add	x2, sp, #0x8
  401a44:	mov	x6, sp
  401a48:	movz	x0, #0x0, lsl #48
  401a4c:	movk	x0, #0x0, lsl #32
  401a50:	movk	x0, #0x40, lsl #16
  401a54:	movk	x0, #0x38f8
  401a58:	movz	x3, #0x0, lsl #48
  401a5c:	movk	x3, #0x0, lsl #32
  401a60:	movk	x3, #0x40, lsl #16
  401a64:	movk	x3, #0x4a80
  401a68:	movz	x4, #0x0, lsl #48
  401a6c:	movk	x4, #0x0, lsl #32
  401a70:	movk	x4, #0x40, lsl #16
  401a74:	movk	x4, #0x4b00
  401a78:	bl	401780 <__libc_start_main@plt>
  401a7c:	bl	401820 <abort@plt>
  401a80:	adrp	x0, 415000 <ferror@plt+0x135e0>
  401a84:	ldr	x0, [x0, #4064]
  401a88:	cbz	x0, 401a90 <ferror@plt+0x70>
  401a8c:	b	401800 <__gmon_start__@plt>
  401a90:	ret
  401a94:	stp	x29, x30, [sp, #-32]!
  401a98:	mov	x29, sp
  401a9c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401aa0:	add	x0, x0, #0x418
  401aa4:	str	x0, [sp, #24]
  401aa8:	ldr	x0, [sp, #24]
  401aac:	str	x0, [sp, #24]
  401ab0:	ldr	x1, [sp, #24]
  401ab4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401ab8:	add	x0, x0, #0x418
  401abc:	cmp	x1, x0
  401ac0:	b.eq	401afc <ferror@plt+0xdc>  // b.none
  401ac4:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401ac8:	add	x0, x0, #0xb40
  401acc:	ldr	x0, [x0]
  401ad0:	str	x0, [sp, #16]
  401ad4:	ldr	x0, [sp, #16]
  401ad8:	str	x0, [sp, #16]
  401adc:	ldr	x0, [sp, #16]
  401ae0:	cmp	x0, #0x0
  401ae4:	b.eq	401b00 <ferror@plt+0xe0>  // b.none
  401ae8:	ldr	x1, [sp, #16]
  401aec:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401af0:	add	x0, x0, #0x418
  401af4:	blr	x1
  401af8:	b	401b00 <ferror@plt+0xe0>
  401afc:	nop
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	ret
  401b08:	stp	x29, x30, [sp, #-48]!
  401b0c:	mov	x29, sp
  401b10:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401b14:	add	x0, x0, #0x418
  401b18:	str	x0, [sp, #40]
  401b1c:	ldr	x0, [sp, #40]
  401b20:	str	x0, [sp, #40]
  401b24:	ldr	x1, [sp, #40]
  401b28:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401b2c:	add	x0, x0, #0x418
  401b30:	sub	x0, x1, x0
  401b34:	asr	x0, x0, #3
  401b38:	lsr	x1, x0, #63
  401b3c:	add	x0, x1, x0
  401b40:	asr	x0, x0, #1
  401b44:	str	x0, [sp, #32]
  401b48:	ldr	x0, [sp, #32]
  401b4c:	cmp	x0, #0x0
  401b50:	b.eq	401b90 <ferror@plt+0x170>  // b.none
  401b54:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401b58:	add	x0, x0, #0xb48
  401b5c:	ldr	x0, [x0]
  401b60:	str	x0, [sp, #24]
  401b64:	ldr	x0, [sp, #24]
  401b68:	str	x0, [sp, #24]
  401b6c:	ldr	x0, [sp, #24]
  401b70:	cmp	x0, #0x0
  401b74:	b.eq	401b94 <ferror@plt+0x174>  // b.none
  401b78:	ldr	x2, [sp, #24]
  401b7c:	ldr	x1, [sp, #32]
  401b80:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401b84:	add	x0, x0, #0x418
  401b88:	blr	x2
  401b8c:	b	401b94 <ferror@plt+0x174>
  401b90:	nop
  401b94:	ldp	x29, x30, [sp], #48
  401b98:	ret
  401b9c:	stp	x29, x30, [sp, #-16]!
  401ba0:	mov	x29, sp
  401ba4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401ba8:	add	x0, x0, #0x430
  401bac:	ldrb	w0, [x0]
  401bb0:	and	x0, x0, #0xff
  401bb4:	cmp	x0, #0x0
  401bb8:	b.ne	401bd4 <ferror@plt+0x1b4>  // b.any
  401bbc:	bl	401a94 <ferror@plt+0x74>
  401bc0:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401bc4:	add	x0, x0, #0x430
  401bc8:	mov	w1, #0x1                   	// #1
  401bcc:	strb	w1, [x0]
  401bd0:	b	401bd8 <ferror@plt+0x1b8>
  401bd4:	nop
  401bd8:	ldp	x29, x30, [sp], #16
  401bdc:	ret
  401be0:	stp	x29, x30, [sp, #-16]!
  401be4:	mov	x29, sp
  401be8:	bl	401b08 <ferror@plt+0xe8>
  401bec:	nop
  401bf0:	ldp	x29, x30, [sp], #16
  401bf4:	ret
  401bf8:	stp	x29, x30, [sp, #-48]!
  401bfc:	mov	x29, sp
  401c00:	str	x0, [sp, #24]
  401c04:	str	x1, [sp, #16]
  401c08:	ldr	x1, [sp, #16]
  401c0c:	ldr	x0, [sp, #24]
  401c10:	bl	4017a0 <calloc@plt>
  401c14:	str	x0, [sp, #40]
  401c18:	ldr	x0, [sp, #40]
  401c1c:	cmp	x0, #0x0
  401c20:	b.ne	401c50 <ferror@plt+0x230>  // b.any
  401c24:	ldr	x0, [sp, #16]
  401c28:	cmp	x0, #0x0
  401c2c:	b.eq	401c50 <ferror@plt+0x230>  // b.none
  401c30:	ldr	x0, [sp, #24]
  401c34:	cmp	x0, #0x0
  401c38:	b.eq	401c50 <ferror@plt+0x230>  // b.none
  401c3c:	ldr	x2, [sp, #16]
  401c40:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401c44:	add	x1, x0, #0xb50
  401c48:	mov	w0, #0x1                   	// #1
  401c4c:	bl	401a00 <err@plt>
  401c50:	ldr	x0, [sp, #40]
  401c54:	ldp	x29, x30, [sp], #48
  401c58:	ret
  401c5c:	stp	x29, x30, [sp, #-48]!
  401c60:	mov	x29, sp
  401c64:	str	x0, [sp, #24]
  401c68:	ldr	x0, [sp, #24]
  401c6c:	cmp	x0, #0x0
  401c70:	b.ne	401c94 <ferror@plt+0x274>  // b.any
  401c74:	adrp	x0, 405000 <ferror@plt+0x35e0>
  401c78:	add	x3, x0, #0x698
  401c7c:	mov	w2, #0x4a                  	// #74
  401c80:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401c84:	add	x1, x0, #0xb70
  401c88:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401c8c:	add	x0, x0, #0xb88
  401c90:	bl	401970 <__assert_fail@plt>
  401c94:	ldr	x0, [sp, #24]
  401c98:	bl	4017c0 <strdup@plt>
  401c9c:	str	x0, [sp, #40]
  401ca0:	ldr	x0, [sp, #40]
  401ca4:	cmp	x0, #0x0
  401ca8:	b.ne	401cbc <ferror@plt+0x29c>  // b.any
  401cac:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401cb0:	add	x1, x0, #0xb90
  401cb4:	mov	w0, #0x1                   	// #1
  401cb8:	bl	401a00 <err@plt>
  401cbc:	ldr	x0, [sp, #40]
  401cc0:	ldp	x29, x30, [sp], #48
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-288]!
  401ccc:	mov	x29, sp
  401cd0:	str	x0, [sp, #56]
  401cd4:	str	x1, [sp, #48]
  401cd8:	str	x2, [sp, #240]
  401cdc:	str	x3, [sp, #248]
  401ce0:	str	x4, [sp, #256]
  401ce4:	str	x5, [sp, #264]
  401ce8:	str	x6, [sp, #272]
  401cec:	str	x7, [sp, #280]
  401cf0:	str	q0, [sp, #112]
  401cf4:	str	q1, [sp, #128]
  401cf8:	str	q2, [sp, #144]
  401cfc:	str	q3, [sp, #160]
  401d00:	str	q4, [sp, #176]
  401d04:	str	q5, [sp, #192]
  401d08:	str	q6, [sp, #208]
  401d0c:	str	q7, [sp, #224]
  401d10:	add	x0, sp, #0x120
  401d14:	str	x0, [sp, #72]
  401d18:	add	x0, sp, #0x120
  401d1c:	str	x0, [sp, #80]
  401d20:	add	x0, sp, #0xf0
  401d24:	str	x0, [sp, #88]
  401d28:	mov	w0, #0xffffffd0            	// #-48
  401d2c:	str	w0, [sp, #96]
  401d30:	mov	w0, #0xffffff80            	// #-128
  401d34:	str	w0, [sp, #100]
  401d38:	add	x2, sp, #0x10
  401d3c:	add	x3, sp, #0x48
  401d40:	ldp	x0, x1, [x3]
  401d44:	stp	x0, x1, [x2]
  401d48:	ldp	x0, x1, [x3, #16]
  401d4c:	stp	x0, x1, [x2, #16]
  401d50:	add	x0, sp, #0x10
  401d54:	mov	x2, x0
  401d58:	ldr	x1, [sp, #48]
  401d5c:	ldr	x0, [sp, #56]
  401d60:	bl	4018d0 <vasprintf@plt>
  401d64:	str	w0, [sp, #108]
  401d68:	ldr	w0, [sp, #108]
  401d6c:	cmp	w0, #0x0
  401d70:	b.ge	401d84 <ferror@plt+0x364>  // b.tcont
  401d74:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401d78:	add	x1, x0, #0xba8
  401d7c:	mov	w0, #0x1                   	// #1
  401d80:	bl	401a00 <err@plt>
  401d84:	ldr	w0, [sp, #108]
  401d88:	ldp	x29, x30, [sp], #288
  401d8c:	ret
  401d90:	stp	x29, x30, [sp, #-48]!
  401d94:	mov	x29, sp
  401d98:	str	x0, [sp, #24]
  401d9c:	bl	401980 <__errno_location@plt>
  401da0:	str	wzr, [x0]
  401da4:	ldr	x0, [sp, #24]
  401da8:	bl	401a20 <ferror@plt>
  401dac:	cmp	w0, #0x0
  401db0:	b.ne	401e0c <ferror@plt+0x3ec>  // b.any
  401db4:	ldr	x0, [sp, #24]
  401db8:	bl	4018f0 <fflush@plt>
  401dbc:	cmp	w0, #0x0
  401dc0:	b.ne	401e0c <ferror@plt+0x3ec>  // b.any
  401dc4:	ldr	x0, [sp, #24]
  401dc8:	bl	401700 <fileno@plt>
  401dcc:	str	w0, [sp, #44]
  401dd0:	ldr	w0, [sp, #44]
  401dd4:	cmp	w0, #0x0
  401dd8:	b.lt	401e14 <ferror@plt+0x3f4>  // b.tstop
  401ddc:	ldr	w0, [sp, #44]
  401de0:	bl	401660 <dup@plt>
  401de4:	str	w0, [sp, #44]
  401de8:	ldr	w0, [sp, #44]
  401dec:	cmp	w0, #0x0
  401df0:	b.lt	401e14 <ferror@plt+0x3f4>  // b.tstop
  401df4:	ldr	w0, [sp, #44]
  401df8:	bl	4017e0 <close@plt>
  401dfc:	cmp	w0, #0x0
  401e00:	b.ne	401e14 <ferror@plt+0x3f4>  // b.any
  401e04:	mov	w0, #0x0                   	// #0
  401e08:	b	401e34 <ferror@plt+0x414>
  401e0c:	nop
  401e10:	b	401e18 <ferror@plt+0x3f8>
  401e14:	nop
  401e18:	bl	401980 <__errno_location@plt>
  401e1c:	ldr	w0, [x0]
  401e20:	cmp	w0, #0x9
  401e24:	b.ne	401e30 <ferror@plt+0x410>  // b.any
  401e28:	mov	w0, #0x0                   	// #0
  401e2c:	b	401e34 <ferror@plt+0x414>
  401e30:	mov	w0, #0xffffffff            	// #-1
  401e34:	ldp	x29, x30, [sp], #48
  401e38:	ret
  401e3c:	stp	x29, x30, [sp, #-16]!
  401e40:	mov	x29, sp
  401e44:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401e48:	add	x0, x0, #0x420
  401e4c:	ldr	x0, [x0]
  401e50:	bl	401d90 <ferror@plt+0x370>
  401e54:	cmp	w0, #0x0
  401e58:	b.eq	401ea8 <ferror@plt+0x488>  // b.none
  401e5c:	bl	401980 <__errno_location@plt>
  401e60:	ldr	w0, [x0]
  401e64:	cmp	w0, #0x20
  401e68:	b.eq	401ea8 <ferror@plt+0x488>  // b.none
  401e6c:	bl	401980 <__errno_location@plt>
  401e70:	ldr	w0, [x0]
  401e74:	cmp	w0, #0x0
  401e78:	b.eq	401e90 <ferror@plt+0x470>  // b.none
  401e7c:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401e80:	add	x0, x0, #0xbc0
  401e84:	bl	4019d0 <gettext@plt>
  401e88:	bl	401880 <warn@plt>
  401e8c:	b	401ea0 <ferror@plt+0x480>
  401e90:	adrp	x0, 404000 <ferror@plt+0x25e0>
  401e94:	add	x0, x0, #0xbc0
  401e98:	bl	4019d0 <gettext@plt>
  401e9c:	bl	401900 <warnx@plt>
  401ea0:	mov	w0, #0x1                   	// #1
  401ea4:	bl	4015f0 <_exit@plt>
  401ea8:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401eac:	add	x0, x0, #0x418
  401eb0:	ldr	x0, [x0]
  401eb4:	bl	401d90 <ferror@plt+0x370>
  401eb8:	cmp	w0, #0x0
  401ebc:	b.eq	401ec8 <ferror@plt+0x4a8>  // b.none
  401ec0:	mov	w0, #0x1                   	// #1
  401ec4:	bl	4015f0 <_exit@plt>
  401ec8:	nop
  401ecc:	ldp	x29, x30, [sp], #16
  401ed0:	ret
  401ed4:	stp	x29, x30, [sp, #-16]!
  401ed8:	mov	x29, sp
  401edc:	adrp	x0, 401000 <memcpy@plt-0x5e0>
  401ee0:	add	x0, x0, #0xe3c
  401ee4:	bl	404b08 <ferror@plt+0x30e8>
  401ee8:	nop
  401eec:	ldp	x29, x30, [sp], #16
  401ef0:	ret
  401ef4:	stp	x29, x30, [sp, #-48]!
  401ef8:	mov	x29, sp
  401efc:	str	x0, [sp, #40]
  401f00:	str	x1, [sp, #32]
  401f04:	str	x2, [sp, #24]
  401f08:	ldr	x0, [sp, #24]
  401f0c:	sub	x0, x0, #0x1
  401f10:	mov	x2, x0
  401f14:	ldr	x1, [sp, #32]
  401f18:	ldr	x0, [sp, #40]
  401f1c:	bl	401930 <strncpy@plt>
  401f20:	ldr	x0, [sp, #24]
  401f24:	sub	x0, x0, #0x1
  401f28:	ldr	x1, [sp, #40]
  401f2c:	add	x0, x1, x0
  401f30:	strb	wzr, [x0]
  401f34:	nop
  401f38:	ldp	x29, x30, [sp], #48
  401f3c:	ret
  401f40:	stp	x29, x30, [sp, #-288]!
  401f44:	mov	x29, sp
  401f48:	str	x0, [sp, #56]
  401f4c:	str	x1, [sp, #232]
  401f50:	str	x2, [sp, #240]
  401f54:	str	x3, [sp, #248]
  401f58:	str	x4, [sp, #256]
  401f5c:	str	x5, [sp, #264]
  401f60:	str	x6, [sp, #272]
  401f64:	str	x7, [sp, #280]
  401f68:	str	q0, [sp, #96]
  401f6c:	str	q1, [sp, #112]
  401f70:	str	q2, [sp, #128]
  401f74:	str	q3, [sp, #144]
  401f78:	str	q4, [sp, #160]
  401f7c:	str	q5, [sp, #176]
  401f80:	str	q6, [sp, #192]
  401f84:	str	q7, [sp, #208]
  401f88:	add	x0, sp, #0x120
  401f8c:	str	x0, [sp, #64]
  401f90:	add	x0, sp, #0x120
  401f94:	str	x0, [sp, #72]
  401f98:	add	x0, sp, #0xe0
  401f9c:	str	x0, [sp, #80]
  401fa0:	mov	w0, #0xffffffc8            	// #-56
  401fa4:	str	w0, [sp, #88]
  401fa8:	mov	w0, #0xffffff80            	// #-128
  401fac:	str	w0, [sp, #92]
  401fb0:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401fb4:	add	x0, x0, #0x418
  401fb8:	ldr	x4, [x0]
  401fbc:	add	x2, sp, #0x10
  401fc0:	add	x3, sp, #0x40
  401fc4:	ldp	x0, x1, [x3]
  401fc8:	stp	x0, x1, [x2]
  401fcc:	ldp	x0, x1, [x3, #16]
  401fd0:	stp	x0, x1, [x2, #16]
  401fd4:	add	x0, sp, #0x10
  401fd8:	mov	x2, x0
  401fdc:	ldr	x1, [sp, #56]
  401fe0:	mov	x0, x4
  401fe4:	bl	401950 <vfprintf@plt>
  401fe8:	adrp	x0, 416000 <ferror@plt+0x145e0>
  401fec:	add	x0, x0, #0x418
  401ff0:	ldr	x0, [x0]
  401ff4:	mov	x1, x0
  401ff8:	mov	w0, #0xa                   	// #10
  401ffc:	bl	4016d0 <fputc@plt>
  402000:	nop
  402004:	ldp	x29, x30, [sp], #288
  402008:	ret
  40200c:	stp	x29, x30, [sp, #-80]!
  402010:	mov	x29, sp
  402014:	str	x0, [sp, #24]
  402018:	str	x1, [sp, #16]
  40201c:	add	x0, sp, #0x20
  402020:	mov	w2, #0x0                   	// #0
  402024:	mov	x1, x0
  402028:	ldr	x0, [sp, #16]
  40202c:	bl	401620 <strtoul@plt>
  402030:	str	w0, [sp, #76]
  402034:	ldr	x0, [sp, #32]
  402038:	cmp	x0, #0x0
  40203c:	b.eq	402154 <ferror@plt+0x734>  // b.none
  402040:	ldr	x0, [sp, #32]
  402044:	ldrsb	w0, [x0]
  402048:	cmp	w0, #0x0
  40204c:	b.eq	402154 <ferror@plt+0x734>  // b.none
  402050:	ldr	x0, [sp, #24]
  402054:	cmp	x0, #0x0
  402058:	b.eq	402154 <ferror@plt+0x734>  // b.none
  40205c:	ldr	x0, [sp, #24]
  402060:	ldr	x0, [x0]
  402064:	cmp	x0, #0x0
  402068:	b.eq	402154 <ferror@plt+0x734>  // b.none
  40206c:	str	wzr, [sp, #76]
  402070:	ldr	x0, [sp, #16]
  402074:	bl	4017c0 <strdup@plt>
  402078:	str	x0, [sp, #48]
  40207c:	ldr	x0, [sp, #48]
  402080:	str	x0, [sp, #64]
  402084:	ldr	x0, [sp, #64]
  402088:	cmp	x0, #0x0
  40208c:	b.ne	402118 <ferror@plt+0x6f8>  // b.any
  402090:	ldr	w0, [sp, #76]
  402094:	b	402188 <ferror@plt+0x768>
  402098:	ldr	x0, [sp, #32]
  40209c:	str	x0, [sp, #64]
  4020a0:	ldr	x0, [sp, #24]
  4020a4:	str	x0, [sp, #56]
  4020a8:	b	4020ec <ferror@plt+0x6cc>
  4020ac:	ldr	x0, [sp, #56]
  4020b0:	ldr	x0, [x0]
  4020b4:	mov	x1, x0
  4020b8:	ldr	x0, [sp, #40]
  4020bc:	bl	401870 <strcmp@plt>
  4020c0:	cmp	w0, #0x0
  4020c4:	b.ne	4020e0 <ferror@plt+0x6c0>  // b.any
  4020c8:	ldr	x0, [sp, #56]
  4020cc:	ldr	w0, [x0, #8]
  4020d0:	ldr	w1, [sp, #76]
  4020d4:	orr	w0, w1, w0
  4020d8:	str	w0, [sp, #76]
  4020dc:	b	402108 <ferror@plt+0x6e8>
  4020e0:	ldr	x0, [sp, #56]
  4020e4:	add	x0, x0, #0x18
  4020e8:	str	x0, [sp, #56]
  4020ec:	ldr	x0, [sp, #56]
  4020f0:	cmp	x0, #0x0
  4020f4:	b.eq	402108 <ferror@plt+0x6e8>  // b.none
  4020f8:	ldr	x0, [sp, #56]
  4020fc:	ldr	x0, [x0]
  402100:	cmp	x0, #0x0
  402104:	b.ne	4020ac <ferror@plt+0x68c>  // b.any
  402108:	ldr	w1, [sp, #76]
  40210c:	mov	w0, #0xffff                	// #65535
  402110:	cmp	w1, w0
  402114:	b.eq	402144 <ferror@plt+0x724>  // b.none
  402118:	add	x0, sp, #0x20
  40211c:	mov	x2, x0
  402120:	adrp	x0, 404000 <ferror@plt+0x25e0>
  402124:	add	x1, x0, #0xbd0
  402128:	ldr	x0, [sp, #64]
  40212c:	bl	401730 <strtok_r@plt>
  402130:	str	x0, [sp, #40]
  402134:	ldr	x0, [sp, #40]
  402138:	cmp	x0, #0x0
  40213c:	b.ne	402098 <ferror@plt+0x678>  // b.any
  402140:	b	402148 <ferror@plt+0x728>
  402144:	nop
  402148:	ldr	x0, [sp, #48]
  40214c:	bl	4018a0 <free@plt>
  402150:	b	402184 <ferror@plt+0x764>
  402154:	ldr	x0, [sp, #32]
  402158:	cmp	x0, #0x0
  40215c:	b.eq	402184 <ferror@plt+0x764>  // b.none
  402160:	ldr	x2, [sp, #32]
  402164:	adrp	x0, 404000 <ferror@plt+0x25e0>
  402168:	add	x1, x0, #0xbd8
  40216c:	mov	x0, x2
  402170:	bl	401870 <strcmp@plt>
  402174:	cmp	w0, #0x0
  402178:	b.ne	402184 <ferror@plt+0x764>  // b.any
  40217c:	mov	w0, #0xffff                	// #65535
  402180:	str	w0, [sp, #76]
  402184:	ldr	w0, [sp, #76]
  402188:	ldp	x29, x30, [sp], #80
  40218c:	ret
  402190:	stp	x29, x30, [sp, #-272]!
  402194:	mov	x29, sp
  402198:	str	x0, [sp, #56]
  40219c:	str	x1, [sp, #48]
  4021a0:	str	x2, [sp, #224]
  4021a4:	str	x3, [sp, #232]
  4021a8:	str	x4, [sp, #240]
  4021ac:	str	x5, [sp, #248]
  4021b0:	str	x6, [sp, #256]
  4021b4:	str	x7, [sp, #264]
  4021b8:	str	q0, [sp, #96]
  4021bc:	str	q1, [sp, #112]
  4021c0:	str	q2, [sp, #128]
  4021c4:	str	q3, [sp, #144]
  4021c8:	str	q4, [sp, #160]
  4021cc:	str	q5, [sp, #176]
  4021d0:	str	q6, [sp, #192]
  4021d4:	str	q7, [sp, #208]
  4021d8:	ldr	x0, [sp, #56]
  4021dc:	cmp	x0, #0x0
  4021e0:	b.eq	40221c <ferror@plt+0x7fc>  // b.none
  4021e4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4021e8:	add	x0, x0, #0x434
  4021ec:	ldr	w0, [x0]
  4021f0:	and	w0, w0, #0x1000000
  4021f4:	cmp	w0, #0x0
  4021f8:	b.ne	40221c <ferror@plt+0x7fc>  // b.any
  4021fc:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402200:	add	x0, x0, #0x418
  402204:	ldr	x3, [x0]
  402208:	ldr	x2, [sp, #56]
  40220c:	adrp	x0, 404000 <ferror@plt+0x25e0>
  402210:	add	x1, x0, #0xbf8
  402214:	mov	x0, x3
  402218:	bl	4019e0 <fprintf@plt>
  40221c:	add	x0, sp, #0x110
  402220:	str	x0, [sp, #64]
  402224:	add	x0, sp, #0x110
  402228:	str	x0, [sp, #72]
  40222c:	add	x0, sp, #0xe0
  402230:	str	x0, [sp, #80]
  402234:	mov	w0, #0xffffffd0            	// #-48
  402238:	str	w0, [sp, #88]
  40223c:	mov	w0, #0xffffff80            	// #-128
  402240:	str	w0, [sp, #92]
  402244:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402248:	add	x0, x0, #0x418
  40224c:	ldr	x4, [x0]
  402250:	add	x2, sp, #0x10
  402254:	add	x3, sp, #0x40
  402258:	ldp	x0, x1, [x3]
  40225c:	stp	x0, x1, [x2]
  402260:	ldp	x0, x1, [x3, #16]
  402264:	stp	x0, x1, [x2, #16]
  402268:	add	x0, sp, #0x10
  40226c:	mov	x2, x0
  402270:	ldr	x1, [sp, #48]
  402274:	mov	x0, x4
  402278:	bl	401950 <vfprintf@plt>
  40227c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402280:	add	x0, x0, #0x418
  402284:	ldr	x0, [x0]
  402288:	mov	x1, x0
  40228c:	mov	w0, #0xa                   	// #10
  402290:	bl	4016d0 <fputc@plt>
  402294:	nop
  402298:	ldp	x29, x30, [sp], #272
  40229c:	ret
  4022a0:	stp	x29, x30, [sp, #-48]!
  4022a4:	mov	x29, sp
  4022a8:	str	x19, [sp, #16]
  4022ac:	adrp	x0, 404000 <ferror@plt+0x25e0>
  4022b0:	add	x0, x0, #0xff8
  4022b4:	bl	401990 <getenv@plt>
  4022b8:	str	x0, [sp, #40]
  4022bc:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4022c0:	add	x0, x0, #0x434
  4022c4:	ldr	w0, [x0]
  4022c8:	and	w0, w0, #0x2
  4022cc:	cmp	w0, #0x0
  4022d0:	b.ne	402310 <ferror@plt+0x8f0>  // b.any
  4022d4:	ldr	x0, [sp, #40]
  4022d8:	cmp	x0, #0x0
  4022dc:	b.eq	402304 <ferror@plt+0x8e4>  // b.none
  4022e0:	ldr	x1, [sp, #40]
  4022e4:	adrp	x0, 404000 <ferror@plt+0x25e0>
  4022e8:	add	x0, x0, #0xbe0
  4022ec:	bl	40200c <ferror@plt+0x5ec>
  4022f0:	mov	w1, w0
  4022f4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4022f8:	add	x0, x0, #0x434
  4022fc:	str	w1, [x0]
  402300:	b	402310 <ferror@plt+0x8f0>
  402304:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402308:	add	x0, x0, #0x434
  40230c:	str	wzr, [x0]
  402310:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402314:	add	x0, x0, #0x434
  402318:	ldr	w0, [x0]
  40231c:	cmp	w0, #0x0
  402320:	b.eq	402398 <ferror@plt+0x978>  // b.none
  402324:	bl	401690 <getuid@plt>
  402328:	mov	w19, w0
  40232c:	bl	401680 <geteuid@plt>
  402330:	cmp	w19, w0
  402334:	b.ne	40234c <ferror@plt+0x92c>  // b.any
  402338:	bl	4018b0 <getgid@plt>
  40233c:	mov	w19, w0
  402340:	bl	401670 <getegid@plt>
  402344:	cmp	w19, w0
  402348:	b.eq	402398 <ferror@plt+0x978>  // b.none
  40234c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402350:	add	x0, x0, #0x434
  402354:	ldr	w0, [x0]
  402358:	orr	w1, w0, #0x1000000
  40235c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402360:	add	x0, x0, #0x434
  402364:	str	w1, [x0]
  402368:	adrp	x0, 416000 <ferror@plt+0x145e0>
  40236c:	add	x0, x0, #0x418
  402370:	ldr	x19, [x0]
  402374:	bl	401720 <getpid@plt>
  402378:	mov	w1, w0
  40237c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402380:	add	x3, x0, #0x8
  402384:	mov	w2, w1
  402388:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40238c:	add	x1, x0, #0x10
  402390:	mov	x0, x19
  402394:	bl	4019e0 <fprintf@plt>
  402398:	adrp	x0, 416000 <ferror@plt+0x145e0>
  40239c:	add	x0, x0, #0x434
  4023a0:	ldr	w0, [x0]
  4023a4:	orr	w1, w0, #0x2
  4023a8:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4023ac:	add	x0, x0, #0x434
  4023b0:	str	w1, [x0]
  4023b4:	nop
  4023b8:	ldr	x19, [sp, #16]
  4023bc:	ldp	x29, x30, [sp], #48
  4023c0:	ret
  4023c4:	sub	sp, sp, #0x10
  4023c8:	str	w0, [sp, #12]
  4023cc:	ldr	w0, [sp, #12]
  4023d0:	cmp	w0, #0x8
  4023d4:	b.eq	402418 <ferror@plt+0x9f8>  // b.none
  4023d8:	ldr	w0, [sp, #12]
  4023dc:	cmp	w0, #0x8
  4023e0:	b.gt	402424 <ferror@plt+0xa04>
  4023e4:	ldr	w0, [sp, #12]
  4023e8:	cmp	w0, #0x2
  4023ec:	b.eq	402400 <ferror@plt+0x9e0>  // b.none
  4023f0:	ldr	w0, [sp, #12]
  4023f4:	cmp	w0, #0x4
  4023f8:	b.eq	40240c <ferror@plt+0x9ec>  // b.none
  4023fc:	b	402424 <ferror@plt+0xa04>
  402400:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402404:	add	x0, x0, #0x50
  402408:	b	40242c <ferror@plt+0xa0c>
  40240c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402410:	add	x0, x0, #0x58
  402414:	b	40242c <ferror@plt+0xa0c>
  402418:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40241c:	add	x0, x0, #0x60
  402420:	b	40242c <ferror@plt+0xa0c>
  402424:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402428:	add	x0, x0, #0x68
  40242c:	add	sp, sp, #0x10
  402430:	ret
  402434:	stp	x29, x30, [sp, #-48]!
  402438:	mov	x29, sp
  40243c:	str	x19, [sp, #16]
  402440:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402444:	add	x0, x0, #0x420
  402448:	ldr	x0, [x0]
  40244c:	str	x0, [sp, #40]
  402450:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402454:	add	x0, x0, #0x70
  402458:	bl	4019d0 <gettext@plt>
  40245c:	ldr	x1, [sp, #40]
  402460:	bl	401640 <fputs@plt>
  402464:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402468:	add	x0, x0, #0x80
  40246c:	bl	4019d0 <gettext@plt>
  402470:	mov	x1, x0
  402474:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402478:	add	x0, x0, #0x428
  40247c:	ldr	x0, [x0]
  402480:	mov	x2, x0
  402484:	ldr	x0, [sp, #40]
  402488:	bl	4019e0 <fprintf@plt>
  40248c:	ldr	x1, [sp, #40]
  402490:	mov	w0, #0xa                   	// #10
  402494:	bl	4016d0 <fputc@plt>
  402498:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40249c:	add	x0, x0, #0xb0
  4024a0:	bl	4019d0 <gettext@plt>
  4024a4:	ldr	x1, [sp, #40]
  4024a8:	bl	401640 <fputs@plt>
  4024ac:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4024b0:	add	x0, x0, #0xf8
  4024b4:	bl	4019d0 <gettext@plt>
  4024b8:	ldr	x1, [sp, #40]
  4024bc:	bl	401640 <fputs@plt>
  4024c0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4024c4:	add	x0, x0, #0x108
  4024c8:	bl	4019d0 <gettext@plt>
  4024cc:	ldr	x1, [sp, #40]
  4024d0:	bl	401640 <fputs@plt>
  4024d4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4024d8:	add	x0, x0, #0x130
  4024dc:	bl	4019d0 <gettext@plt>
  4024e0:	ldr	x1, [sp, #40]
  4024e4:	bl	401640 <fputs@plt>
  4024e8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4024ec:	add	x0, x0, #0x160
  4024f0:	bl	4019d0 <gettext@plt>
  4024f4:	ldr	x1, [sp, #40]
  4024f8:	bl	401640 <fputs@plt>
  4024fc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402500:	add	x0, x0, #0x190
  402504:	bl	4019d0 <gettext@plt>
  402508:	ldr	x1, [sp, #40]
  40250c:	bl	401640 <fputs@plt>
  402510:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402514:	add	x0, x0, #0x1c0
  402518:	bl	4019d0 <gettext@plt>
  40251c:	ldr	x1, [sp, #40]
  402520:	bl	401640 <fputs@plt>
  402524:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402528:	add	x0, x0, #0x1e8
  40252c:	bl	4019d0 <gettext@plt>
  402530:	ldr	x1, [sp, #40]
  402534:	bl	401640 <fputs@plt>
  402538:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40253c:	add	x0, x0, #0x210
  402540:	bl	4019d0 <gettext@plt>
  402544:	ldr	x1, [sp, #40]
  402548:	bl	401640 <fputs@plt>
  40254c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402550:	add	x0, x0, #0x240
  402554:	bl	4019d0 <gettext@plt>
  402558:	ldr	x1, [sp, #40]
  40255c:	bl	401640 <fputs@plt>
  402560:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402564:	add	x0, x0, #0x268
  402568:	bl	4019d0 <gettext@plt>
  40256c:	ldr	x1, [sp, #40]
  402570:	bl	401640 <fputs@plt>
  402574:	ldr	x1, [sp, #40]
  402578:	mov	w0, #0xa                   	// #10
  40257c:	bl	4016d0 <fputc@plt>
  402580:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402584:	add	x0, x0, #0x298
  402588:	bl	4019d0 <gettext@plt>
  40258c:	mov	x19, x0
  402590:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402594:	add	x0, x0, #0x2b0
  402598:	bl	4019d0 <gettext@plt>
  40259c:	mov	x4, x0
  4025a0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4025a4:	add	x3, x0, #0x2c0
  4025a8:	mov	x2, x19
  4025ac:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4025b0:	add	x1, x0, #0x2d0
  4025b4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4025b8:	add	x0, x0, #0x2e0
  4025bc:	bl	401960 <printf@plt>
  4025c0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4025c4:	add	x0, x0, #0x2f8
  4025c8:	bl	4019d0 <gettext@plt>
  4025cc:	mov	x2, x0
  4025d0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4025d4:	add	x1, x0, #0x318
  4025d8:	mov	x0, x2
  4025dc:	bl	401960 <printf@plt>
  4025e0:	mov	w0, #0x0                   	// #0
  4025e4:	bl	401650 <exit@plt>
  4025e8:	stp	x29, x30, [sp, #-208]!
  4025ec:	mov	x29, sp
  4025f0:	str	x19, [sp, #16]
  4025f4:	str	x0, [sp, #56]
  4025f8:	str	w1, [sp, #52]
  4025fc:	str	x2, [sp, #40]
  402600:	str	xzr, [sp, #200]
  402604:	ldr	x0, [sp, #56]
  402608:	ldr	x0, [x0]
  40260c:	str	x0, [sp, #192]
  402610:	mov	w1, #0x4                   	// #4
  402614:	ldr	x0, [sp, #40]
  402618:	bl	401840 <access@plt>
  40261c:	cmp	w0, #0x0
  402620:	b.ne	402834 <ferror@plt+0xe14>  // b.any
  402624:	add	x0, sp, #0x40
  402628:	mov	x1, x0
  40262c:	ldr	x0, [sp, #40]
  402630:	bl	404b18 <ferror@plt+0x30f8>
  402634:	cmp	w0, #0x0
  402638:	b.ne	40283c <ferror@plt+0xe1c>  // b.any
  40263c:	ldr	w0, [sp, #80]
  402640:	and	w0, w0, #0xf000
  402644:	cmp	w0, #0x4, lsl #12
  402648:	b.ne	40283c <ferror@plt+0xe1c>  // b.any
  40264c:	b	402710 <ferror@plt+0xcf0>
  402650:	ldr	x0, [sp, #192]
  402654:	ldr	x1, [x0, #16]
  402658:	ldr	x0, [sp, #72]
  40265c:	cmp	x1, x0
  402660:	b.ne	4026fc <ferror@plt+0xcdc>  // b.any
  402664:	ldr	x0, [sp, #192]
  402668:	ldr	x1, [x0, #8]
  40266c:	ldr	x0, [sp, #64]
  402670:	cmp	x1, x0
  402674:	b.ne	4026fc <ferror@plt+0xcdc>  // b.any
  402678:	ldr	x0, [sp, #192]
  40267c:	ldr	w0, [x0]
  402680:	ldr	w1, [sp, #52]
  402684:	cmp	w1, w0
  402688:	b.ne	4026fc <ferror@plt+0xcdc>  // b.any
  40268c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402690:	add	x0, x0, #0x434
  402694:	ldr	w0, [x0]
  402698:	and	w0, w0, #0x80
  40269c:	cmp	w0, #0x0
  4026a0:	b.eq	402844 <ferror@plt+0xe24>  // b.none
  4026a4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4026a8:	add	x0, x0, #0x418
  4026ac:	ldr	x19, [x0]
  4026b0:	bl	401720 <getpid@plt>
  4026b4:	mov	w1, w0
  4026b8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4026bc:	add	x4, x0, #0x328
  4026c0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4026c4:	add	x3, x0, #0x8
  4026c8:	mov	w2, w1
  4026cc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4026d0:	add	x1, x0, #0x330
  4026d4:	mov	x0, x19
  4026d8:	bl	4019e0 <fprintf@plt>
  4026dc:	ldr	x0, [sp, #56]
  4026e0:	ldr	x3, [x0]
  4026e4:	ldr	x2, [sp, #40]
  4026e8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4026ec:	add	x1, x0, #0x340
  4026f0:	mov	x0, x3
  4026f4:	bl	402190 <ferror@plt+0x770>
  4026f8:	b	402844 <ferror@plt+0xe24>
  4026fc:	ldr	x0, [sp, #192]
  402700:	str	x0, [sp, #200]
  402704:	ldr	x0, [sp, #192]
  402708:	ldr	x0, [x0, #32]
  40270c:	str	x0, [sp, #192]
  402710:	ldr	x0, [sp, #192]
  402714:	cmp	x0, #0x0
  402718:	b.ne	402650 <ferror@plt+0xc30>  // b.any
  40271c:	mov	x1, #0x28                  	// #40
  402720:	mov	x0, #0x1                   	// #1
  402724:	bl	401bf8 <ferror@plt+0x1d8>
  402728:	str	x0, [sp, #192]
  40272c:	ldr	x1, [sp, #72]
  402730:	ldr	x0, [sp, #192]
  402734:	str	x1, [x0, #16]
  402738:	ldr	x1, [sp, #64]
  40273c:	ldr	x0, [sp, #192]
  402740:	str	x1, [x0, #8]
  402744:	ldr	x0, [sp, #192]
  402748:	ldr	w1, [sp, #52]
  40274c:	str	w1, [x0]
  402750:	ldr	x0, [sp, #40]
  402754:	bl	404730 <ferror@plt+0x2d10>
  402758:	mov	x1, x0
  40275c:	ldr	x0, [sp, #192]
  402760:	str	x1, [x0, #24]
  402764:	ldr	x0, [sp, #56]
  402768:	ldr	x0, [x0]
  40276c:	cmp	x0, #0x0
  402770:	b.ne	402784 <ferror@plt+0xd64>  // b.any
  402774:	ldr	x0, [sp, #56]
  402778:	ldr	x1, [sp, #192]
  40277c:	str	x1, [x0]
  402780:	b	4027bc <ferror@plt+0xd9c>
  402784:	ldr	x0, [sp, #200]
  402788:	cmp	x0, #0x0
  40278c:	b.ne	4027b0 <ferror@plt+0xd90>  // b.any
  402790:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402794:	add	x3, x0, #0x688
  402798:	mov	w2, #0xfc                  	// #252
  40279c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4027a0:	add	x1, x0, #0x360
  4027a4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4027a8:	add	x0, x0, #0x378
  4027ac:	bl	401970 <__assert_fail@plt>
  4027b0:	ldr	x0, [sp, #200]
  4027b4:	ldr	x1, [sp, #192]
  4027b8:	str	x1, [x0, #32]
  4027bc:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4027c0:	add	x0, x0, #0x434
  4027c4:	ldr	w0, [x0]
  4027c8:	and	w0, w0, #0x80
  4027cc:	cmp	w0, #0x0
  4027d0:	b.eq	40284c <ferror@plt+0xe2c>  // b.none
  4027d4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4027d8:	add	x0, x0, #0x418
  4027dc:	ldr	x19, [x0]
  4027e0:	bl	401720 <getpid@plt>
  4027e4:	mov	w1, w0
  4027e8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4027ec:	add	x4, x0, #0x328
  4027f0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4027f4:	add	x3, x0, #0x8
  4027f8:	mov	w2, w1
  4027fc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402800:	add	x1, x0, #0x330
  402804:	mov	x0, x19
  402808:	bl	4019e0 <fprintf@plt>
  40280c:	ldr	x0, [sp, #56]
  402810:	ldr	x3, [x0]
  402814:	ldr	x0, [sp, #192]
  402818:	ldr	x0, [x0, #24]
  40281c:	mov	x2, x0
  402820:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402824:	add	x1, x0, #0x380
  402828:	mov	x0, x3
  40282c:	bl	402190 <ferror@plt+0x770>
  402830:	b	40284c <ferror@plt+0xe2c>
  402834:	nop
  402838:	b	402850 <ferror@plt+0xe30>
  40283c:	nop
  402840:	b	402850 <ferror@plt+0xe30>
  402844:	nop
  402848:	b	402850 <ferror@plt+0xe30>
  40284c:	nop
  402850:	ldr	x19, [sp, #16]
  402854:	ldp	x29, x30, [sp], #208
  402858:	ret
  40285c:	mov	x12, #0x1070                	// #4208
  402860:	sub	sp, sp, x12
  402864:	stp	x29, x30, [sp]
  402868:	mov	x29, sp
  40286c:	str	x19, [sp, #16]
  402870:	str	x0, [sp, #56]
  402874:	str	w1, [sp, #52]
  402878:	str	x2, [sp, #40]
  40287c:	mov	w1, #0x2a                  	// #42
  402880:	ldr	x0, [sp, #40]
  402884:	bl	4018e0 <strchr@plt>
  402888:	str	x0, [sp, #4200]
  40288c:	ldr	x0, [sp, #4200]
  402890:	cmp	x0, #0x0
  402894:	b.eq	402a80 <ferror@plt+0x1060>  // b.none
  402898:	ldr	x1, [sp, #4200]
  40289c:	ldr	x0, [sp, #40]
  4028a0:	sub	x0, x1, x0
  4028a4:	add	x0, x0, #0x1
  4028a8:	str	x0, [sp, #4192]
  4028ac:	add	x0, sp, #0x48
  4028b0:	ldr	x2, [sp, #4192]
  4028b4:	ldr	x1, [sp, #40]
  4028b8:	bl	401ef4 <ferror@plt+0x4d4>
  4028bc:	ldr	x0, [sp, #4192]
  4028c0:	sub	x0, x0, #0x1
  4028c4:	add	x1, sp, #0x48
  4028c8:	add	x0, x1, x0
  4028cc:	str	x0, [sp, #4184]
  4028d0:	ldr	x0, [sp, #4200]
  4028d4:	add	x0, x0, #0x1
  4028d8:	str	x0, [sp, #4200]
  4028dc:	ldr	x0, [sp, #4200]
  4028e0:	ldrsb	w0, [x0]
  4028e4:	cmp	w0, #0x0
  4028e8:	b.ne	4028f0 <ferror@plt+0xed0>  // b.any
  4028ec:	str	xzr, [sp, #4200]
  4028f0:	add	x0, sp, #0x48
  4028f4:	bl	4016b0 <opendir@plt>
  4028f8:	str	x0, [sp, #4176]
  4028fc:	ldr	x0, [sp, #4176]
  402900:	cmp	x0, #0x0
  402904:	b.eq	402a88 <ferror@plt+0x1068>  // b.none
  402908:	adrp	x0, 416000 <ferror@plt+0x145e0>
  40290c:	add	x0, x0, #0x434
  402910:	ldr	w0, [x0]
  402914:	and	w0, w0, #0x80
  402918:	cmp	w0, #0x0
  40291c:	b.eq	402a5c <ferror@plt+0x103c>  // b.none
  402920:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402924:	add	x0, x0, #0x418
  402928:	ldr	x19, [x0]
  40292c:	bl	401720 <getpid@plt>
  402930:	mov	w1, w0
  402934:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402938:	add	x4, x0, #0x328
  40293c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402940:	add	x3, x0, #0x8
  402944:	mov	w2, w1
  402948:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40294c:	add	x1, x0, #0x330
  402950:	mov	x0, x19
  402954:	bl	4019e0 <fprintf@plt>
  402958:	ldr	x0, [sp, #56]
  40295c:	ldr	x5, [x0]
  402960:	ldr	x0, [sp, #4200]
  402964:	cmp	x0, #0x0
  402968:	b.eq	402974 <ferror@plt+0xf54>  // b.none
  40296c:	ldr	x0, [sp, #4200]
  402970:	b	40297c <ferror@plt+0xf5c>
  402974:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402978:	add	x0, x0, #0x390
  40297c:	add	x1, sp, #0x48
  402980:	mov	x4, x0
  402984:	mov	x3, x1
  402988:	ldr	x2, [sp, #40]
  40298c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402990:	add	x1, x0, #0x398
  402994:	mov	x0, x5
  402998:	bl	402190 <ferror@plt+0x770>
  40299c:	b	402a5c <ferror@plt+0x103c>
  4029a0:	ldr	x0, [sp, #4168]
  4029a4:	add	x2, x0, #0x13
  4029a8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4029ac:	add	x1, x0, #0x3c0
  4029b0:	mov	x0, x2
  4029b4:	bl	401870 <strcmp@plt>
  4029b8:	cmp	w0, #0x0
  4029bc:	b.eq	402a5c <ferror@plt+0x103c>  // b.none
  4029c0:	ldr	x0, [sp, #4168]
  4029c4:	add	x2, x0, #0x13
  4029c8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4029cc:	add	x1, x0, #0x3c8
  4029d0:	mov	x0, x2
  4029d4:	bl	401870 <strcmp@plt>
  4029d8:	cmp	w0, #0x0
  4029dc:	b.ne	4029e4 <ferror@plt+0xfc4>  // b.any
  4029e0:	b	402a5c <ferror@plt+0x103c>
  4029e4:	ldr	x0, [sp, #4200]
  4029e8:	cmp	x0, #0x0
  4029ec:	b.eq	402a20 <ferror@plt+0x1000>  // b.none
  4029f0:	mov	x1, #0x1000                	// #4096
  4029f4:	ldr	x0, [sp, #4192]
  4029f8:	sub	x1, x1, x0
  4029fc:	ldr	x0, [sp, #4168]
  402a00:	add	x0, x0, #0x13
  402a04:	ldr	x4, [sp, #4200]
  402a08:	mov	x3, x0
  402a0c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402a10:	add	x2, x0, #0x3d0
  402a14:	ldr	x0, [sp, #4184]
  402a18:	bl	4016f0 <snprintf@plt>
  402a1c:	b	402a48 <ferror@plt+0x1028>
  402a20:	mov	x1, #0x1000                	// #4096
  402a24:	ldr	x0, [sp, #4192]
  402a28:	sub	x1, x1, x0
  402a2c:	ldr	x0, [sp, #4168]
  402a30:	add	x0, x0, #0x13
  402a34:	mov	x3, x0
  402a38:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402a3c:	add	x2, x0, #0x3d8
  402a40:	ldr	x0, [sp, #4184]
  402a44:	bl	4016f0 <snprintf@plt>
  402a48:	add	x0, sp, #0x48
  402a4c:	mov	x2, x0
  402a50:	ldr	w1, [sp, #52]
  402a54:	ldr	x0, [sp, #56]
  402a58:	bl	4025e8 <ferror@plt+0xbc8>
  402a5c:	ldr	x0, [sp, #4176]
  402a60:	bl	4017b0 <readdir@plt>
  402a64:	str	x0, [sp, #4168]
  402a68:	ldr	x0, [sp, #4168]
  402a6c:	cmp	x0, #0x0
  402a70:	b.ne	4029a0 <ferror@plt+0xf80>  // b.any
  402a74:	ldr	x0, [sp, #4176]
  402a78:	bl	4017d0 <closedir@plt>
  402a7c:	b	402af8 <ferror@plt+0x10d8>
  402a80:	nop
  402a84:	b	402a8c <ferror@plt+0x106c>
  402a88:	nop
  402a8c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402a90:	add	x0, x0, #0x434
  402a94:	ldr	w0, [x0]
  402a98:	and	w0, w0, #0x80
  402a9c:	cmp	w0, #0x0
  402aa0:	b.eq	402af8 <ferror@plt+0x10d8>  // b.none
  402aa4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402aa8:	add	x0, x0, #0x418
  402aac:	ldr	x19, [x0]
  402ab0:	bl	401720 <getpid@plt>
  402ab4:	mov	w1, w0
  402ab8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402abc:	add	x4, x0, #0x328
  402ac0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402ac4:	add	x3, x0, #0x8
  402ac8:	mov	w2, w1
  402acc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402ad0:	add	x1, x0, #0x330
  402ad4:	mov	x0, x19
  402ad8:	bl	4019e0 <fprintf@plt>
  402adc:	ldr	x0, [sp, #56]
  402ae0:	ldr	x3, [x0]
  402ae4:	ldr	x2, [sp, #40]
  402ae8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402aec:	add	x1, x0, #0x3e0
  402af0:	mov	x0, x3
  402af4:	bl	402190 <ferror@plt+0x770>
  402af8:	ldr	x19, [sp, #16]
  402afc:	ldp	x29, x30, [sp]
  402b00:	mov	x12, #0x1070                	// #4208
  402b04:	add	sp, sp, x12
  402b08:	ret
  402b0c:	stp	x29, x30, [sp, #-96]!
  402b10:	mov	x29, sp
  402b14:	str	x19, [sp, #16]
  402b18:	str	x0, [sp, #56]
  402b1c:	str	x1, [sp, #48]
  402b20:	str	w2, [sp, #44]
  402b24:	str	xzr, [sp, #64]
  402b28:	str	xzr, [sp, #88]
  402b2c:	ldr	x0, [sp, #56]
  402b30:	bl	401990 <getenv@plt>
  402b34:	str	x0, [sp, #80]
  402b38:	ldr	x0, [sp, #80]
  402b3c:	cmp	x0, #0x0
  402b40:	b.eq	402c2c <ferror@plt+0x120c>  // b.none
  402b44:	ldr	x0, [sp, #80]
  402b48:	bl	401c5c <ferror@plt+0x23c>
  402b4c:	str	x0, [sp, #72]
  402b50:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402b54:	add	x0, x0, #0x434
  402b58:	ldr	w0, [x0]
  402b5c:	and	w0, w0, #0x8
  402b60:	cmp	w0, #0x0
  402b64:	b.eq	402bc8 <ferror@plt+0x11a8>  // b.none
  402b68:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402b6c:	add	x0, x0, #0x418
  402b70:	ldr	x19, [x0]
  402b74:	bl	401720 <getpid@plt>
  402b78:	mov	w1, w0
  402b7c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402b80:	add	x4, x0, #0x3f8
  402b84:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402b88:	add	x3, x0, #0x8
  402b8c:	mov	w2, w1
  402b90:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402b94:	add	x1, x0, #0x330
  402b98:	mov	x0, x19
  402b9c:	bl	4019e0 <fprintf@plt>
  402ba0:	ldr	x0, [sp, #48]
  402ba4:	ldr	x19, [x0]
  402ba8:	ldr	w0, [sp, #44]
  402bac:	bl	4023c4 <ferror@plt+0x9a4>
  402bb0:	ldr	x3, [sp, #80]
  402bb4:	mov	x2, x0
  402bb8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402bbc:	add	x1, x0, #0x400
  402bc0:	mov	x0, x19
  402bc4:	bl	402190 <ferror@plt+0x770>
  402bc8:	add	x0, sp, #0x40
  402bcc:	mov	x2, x0
  402bd0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402bd4:	add	x1, x0, #0x420
  402bd8:	ldr	x0, [sp, #72]
  402bdc:	bl	401730 <strtok_r@plt>
  402be0:	str	x0, [sp, #88]
  402be4:	b	402c14 <ferror@plt+0x11f4>
  402be8:	ldr	x2, [sp, #88]
  402bec:	ldr	w1, [sp, #44]
  402bf0:	ldr	x0, [sp, #48]
  402bf4:	bl	4025e8 <ferror@plt+0xbc8>
  402bf8:	add	x0, sp, #0x40
  402bfc:	mov	x2, x0
  402c00:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402c04:	add	x1, x0, #0x420
  402c08:	mov	x0, #0x0                   	// #0
  402c0c:	bl	401730 <strtok_r@plt>
  402c10:	str	x0, [sp, #88]
  402c14:	ldr	x0, [sp, #88]
  402c18:	cmp	x0, #0x0
  402c1c:	b.ne	402be8 <ferror@plt+0x11c8>  // b.any
  402c20:	ldr	x0, [sp, #72]
  402c24:	bl	4018a0 <free@plt>
  402c28:	b	402c30 <ferror@plt+0x1210>
  402c2c:	nop
  402c30:	ldr	x19, [sp, #16]
  402c34:	ldp	x29, x30, [sp], #96
  402c38:	ret
  402c3c:	stp	x29, x30, [sp, #-80]!
  402c40:	mov	x29, sp
  402c44:	str	x19, [sp, #16]
  402c48:	str	x0, [sp, #56]
  402c4c:	str	x1, [sp, #48]
  402c50:	str	w2, [sp, #44]
  402c54:	str	x3, [sp, #32]
  402c58:	str	w4, [sp, #40]
  402c5c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402c60:	add	x0, x0, #0x434
  402c64:	ldr	w0, [x0]
  402c68:	and	w0, w0, #0x10
  402c6c:	cmp	w0, #0x0
  402c70:	b.eq	402ce0 <ferror@plt+0x12c0>  // b.none
  402c74:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402c78:	add	x0, x0, #0x418
  402c7c:	ldr	x19, [x0]
  402c80:	bl	401720 <getpid@plt>
  402c84:	mov	w1, w0
  402c88:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402c8c:	add	x4, x0, #0x428
  402c90:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402c94:	add	x3, x0, #0x8
  402c98:	mov	w2, w1
  402c9c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402ca0:	add	x1, x0, #0x330
  402ca4:	mov	x0, x19
  402ca8:	bl	4019e0 <fprintf@plt>
  402cac:	ldr	x0, [sp, #56]
  402cb0:	ldr	x19, [x0]
  402cb4:	ldr	w0, [sp, #40]
  402cb8:	bl	4023c4 <ferror@plt+0x9a4>
  402cbc:	mov	x1, x0
  402cc0:	ldr	x0, [sp, #48]
  402cc4:	ldr	w0, [x0]
  402cc8:	mov	w3, w0
  402ccc:	mov	x2, x1
  402cd0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402cd4:	add	x1, x0, #0x430
  402cd8:	mov	x0, x19
  402cdc:	bl	402190 <ferror@plt+0x770>
  402ce0:	ldr	x0, [sp, #48]
  402ce4:	ldr	w0, [x0]
  402ce8:	str	w0, [sp, #76]
  402cec:	b	402ddc <ferror@plt+0x13bc>
  402cf0:	ldrsw	x0, [sp, #76]
  402cf4:	lsl	x0, x0, #3
  402cf8:	ldr	x1, [sp, #32]
  402cfc:	add	x0, x1, x0
  402d00:	ldr	x0, [x0]
  402d04:	ldrsb	w0, [x0]
  402d08:	cmp	w0, #0x2d
  402d0c:	b.eq	402df0 <ferror@plt+0x13d0>  // b.none
  402d10:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402d14:	add	x0, x0, #0x434
  402d18:	ldr	w0, [x0]
  402d1c:	and	w0, w0, #0x10
  402d20:	cmp	w0, #0x0
  402d24:	b.eq	402da0 <ferror@plt+0x1380>  // b.none
  402d28:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402d2c:	add	x0, x0, #0x418
  402d30:	ldr	x19, [x0]
  402d34:	bl	401720 <getpid@plt>
  402d38:	mov	w1, w0
  402d3c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402d40:	add	x4, x0, #0x428
  402d44:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402d48:	add	x3, x0, #0x8
  402d4c:	mov	w2, w1
  402d50:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402d54:	add	x1, x0, #0x330
  402d58:	mov	x0, x19
  402d5c:	bl	4019e0 <fprintf@plt>
  402d60:	ldr	x0, [sp, #56]
  402d64:	ldr	x4, [x0]
  402d68:	ldr	x0, [sp, #48]
  402d6c:	ldr	w2, [x0]
  402d70:	ldr	x0, [sp, #48]
  402d74:	ldr	w0, [x0]
  402d78:	sxtw	x0, w0
  402d7c:	lsl	x0, x0, #3
  402d80:	ldr	x1, [sp, #32]
  402d84:	add	x0, x1, x0
  402d88:	ldr	x0, [x0]
  402d8c:	mov	x3, x0
  402d90:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402d94:	add	x1, x0, #0x458
  402d98:	mov	x0, x4
  402d9c:	bl	402190 <ferror@plt+0x770>
  402da0:	ldrsw	x0, [sp, #76]
  402da4:	lsl	x0, x0, #3
  402da8:	ldr	x1, [sp, #32]
  402dac:	add	x0, x1, x0
  402db0:	ldr	x0, [x0]
  402db4:	mov	x2, x0
  402db8:	ldr	w1, [sp, #40]
  402dbc:	ldr	x0, [sp, #56]
  402dc0:	bl	4025e8 <ferror@plt+0xbc8>
  402dc4:	ldr	x0, [sp, #48]
  402dc8:	ldr	w1, [sp, #76]
  402dcc:	str	w1, [x0]
  402dd0:	ldr	w0, [sp, #76]
  402dd4:	add	w0, w0, #0x1
  402dd8:	str	w0, [sp, #76]
  402ddc:	ldr	w1, [sp, #76]
  402de0:	ldr	w0, [sp, #44]
  402de4:	cmp	w1, w0
  402de8:	b.lt	402cf0 <ferror@plt+0x12d0>  // b.tstop
  402dec:	b	402df4 <ferror@plt+0x13d4>
  402df0:	nop
  402df4:	nop
  402df8:	ldr	x19, [sp, #16]
  402dfc:	ldp	x29, x30, [sp], #80
  402e00:	ret
  402e04:	stp	x29, x30, [sp, #-80]!
  402e08:	mov	x29, sp
  402e0c:	str	x19, [sp, #16]
  402e10:	str	x0, [sp, #56]
  402e14:	str	w1, [sp, #52]
  402e18:	str	x2, [sp, #40]
  402e1c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402e20:	add	x0, x0, #0x434
  402e24:	ldr	w0, [x0]
  402e28:	and	w0, w0, #0x40
  402e2c:	cmp	w0, #0x0
  402e30:	b.eq	402e90 <ferror@plt+0x1470>  // b.none
  402e34:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402e38:	add	x0, x0, #0x418
  402e3c:	ldr	x19, [x0]
  402e40:	bl	401720 <getpid@plt>
  402e44:	mov	w1, w0
  402e48:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402e4c:	add	x4, x0, #0x470
  402e50:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402e54:	add	x3, x0, #0x8
  402e58:	mov	w2, w1
  402e5c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402e60:	add	x1, x0, #0x330
  402e64:	mov	x0, x19
  402e68:	bl	4019e0 <fprintf@plt>
  402e6c:	ldr	x0, [sp, #56]
  402e70:	ldr	x19, [x0]
  402e74:	ldr	w0, [sp, #52]
  402e78:	bl	4023c4 <ferror@plt+0x9a4>
  402e7c:	mov	x2, x0
  402e80:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402e84:	add	x1, x0, #0x478
  402e88:	mov	x0, x19
  402e8c:	bl	402190 <ferror@plt+0x770>
  402e90:	str	xzr, [sp, #72]
  402e94:	b	402f14 <ferror@plt+0x14f4>
  402e98:	ldr	x0, [sp, #72]
  402e9c:	lsl	x0, x0, #3
  402ea0:	ldr	x1, [sp, #40]
  402ea4:	add	x0, x1, x0
  402ea8:	ldr	x0, [x0]
  402eac:	mov	w1, #0x2a                  	// #42
  402eb0:	bl	4018e0 <strchr@plt>
  402eb4:	cmp	x0, #0x0
  402eb8:	b.ne	402ee4 <ferror@plt+0x14c4>  // b.any
  402ebc:	ldr	x0, [sp, #72]
  402ec0:	lsl	x0, x0, #3
  402ec4:	ldr	x1, [sp, #40]
  402ec8:	add	x0, x1, x0
  402ecc:	ldr	x0, [x0]
  402ed0:	mov	x2, x0
  402ed4:	ldr	w1, [sp, #52]
  402ed8:	ldr	x0, [sp, #56]
  402edc:	bl	4025e8 <ferror@plt+0xbc8>
  402ee0:	b	402f08 <ferror@plt+0x14e8>
  402ee4:	ldr	x0, [sp, #72]
  402ee8:	lsl	x0, x0, #3
  402eec:	ldr	x1, [sp, #40]
  402ef0:	add	x0, x1, x0
  402ef4:	ldr	x0, [x0]
  402ef8:	mov	x2, x0
  402efc:	ldr	w1, [sp, #52]
  402f00:	ldr	x0, [sp, #56]
  402f04:	bl	40285c <ferror@plt+0xe3c>
  402f08:	ldr	x0, [sp, #72]
  402f0c:	add	x0, x0, #0x1
  402f10:	str	x0, [sp, #72]
  402f14:	ldr	x0, [sp, #72]
  402f18:	lsl	x0, x0, #3
  402f1c:	ldr	x1, [sp, #40]
  402f20:	add	x0, x1, x0
  402f24:	ldr	x0, [x0]
  402f28:	cmp	x0, #0x0
  402f2c:	b.ne	402e98 <ferror@plt+0x1478>  // b.any
  402f30:	nop
  402f34:	ldr	x19, [sp, #16]
  402f38:	ldp	x29, x30, [sp], #80
  402f3c:	ret
  402f40:	stp	x29, x30, [sp, #-80]!
  402f44:	mov	x29, sp
  402f48:	str	x19, [sp, #16]
  402f4c:	str	x0, [sp, #40]
  402f50:	str	w1, [sp, #36]
  402f54:	str	xzr, [sp, #72]
  402f58:	ldr	x0, [sp, #40]
  402f5c:	ldr	x0, [x0]
  402f60:	str	x0, [sp, #64]
  402f64:	ldr	x0, [sp, #40]
  402f68:	str	xzr, [x0]
  402f6c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402f70:	add	x0, x0, #0x434
  402f74:	ldr	w0, [x0]
  402f78:	and	w0, w0, #0x80
  402f7c:	cmp	w0, #0x0
  402f80:	b.eq	4030d4 <ferror@plt+0x16b4>  // b.none
  402f84:	adrp	x0, 416000 <ferror@plt+0x145e0>
  402f88:	add	x0, x0, #0x418
  402f8c:	ldr	x19, [x0]
  402f90:	bl	401720 <getpid@plt>
  402f94:	mov	w1, w0
  402f98:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402f9c:	add	x4, x0, #0x328
  402fa0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402fa4:	add	x3, x0, #0x8
  402fa8:	mov	w2, w1
  402fac:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402fb0:	add	x1, x0, #0x330
  402fb4:	mov	x0, x19
  402fb8:	bl	4019e0 <fprintf@plt>
  402fbc:	ldr	x0, [sp, #40]
  402fc0:	ldr	x2, [x0]
  402fc4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  402fc8:	add	x1, x0, #0x4a0
  402fcc:	mov	x0, x2
  402fd0:	bl	402190 <ferror@plt+0x770>
  402fd4:	b	4030d4 <ferror@plt+0x16b4>
  402fd8:	ldr	x0, [sp, #64]
  402fdc:	ldr	w1, [x0]
  402fe0:	ldr	w0, [sp, #36]
  402fe4:	and	w0, w1, w0
  402fe8:	cmp	w0, #0x0
  402fec:	b.eq	4030a8 <ferror@plt+0x1688>  // b.none
  402ff0:	ldr	x0, [sp, #64]
  402ff4:	ldr	x0, [x0, #32]
  402ff8:	str	x0, [sp, #56]
  402ffc:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403000:	add	x0, x0, #0x434
  403004:	ldr	w0, [x0]
  403008:	and	w0, w0, #0x80
  40300c:	cmp	w0, #0x0
  403010:	b.eq	403070 <ferror@plt+0x1650>  // b.none
  403014:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403018:	add	x0, x0, #0x418
  40301c:	ldr	x19, [x0]
  403020:	bl	401720 <getpid@plt>
  403024:	mov	w1, w0
  403028:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40302c:	add	x4, x0, #0x328
  403030:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403034:	add	x3, x0, #0x8
  403038:	mov	w2, w1
  40303c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403040:	add	x1, x0, #0x330
  403044:	mov	x0, x19
  403048:	bl	4019e0 <fprintf@plt>
  40304c:	ldr	x0, [sp, #40]
  403050:	ldr	x3, [x0]
  403054:	ldr	x0, [sp, #64]
  403058:	ldr	x0, [x0, #24]
  40305c:	mov	x2, x0
  403060:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403064:	add	x1, x0, #0x4b0
  403068:	mov	x0, x3
  40306c:	bl	402190 <ferror@plt+0x770>
  403070:	ldr	x0, [sp, #64]
  403074:	ldr	x0, [x0, #24]
  403078:	bl	4018a0 <free@plt>
  40307c:	ldr	x0, [sp, #64]
  403080:	bl	4018a0 <free@plt>
  403084:	ldr	x0, [sp, #56]
  403088:	str	x0, [sp, #64]
  40308c:	ldr	x0, [sp, #72]
  403090:	cmp	x0, #0x0
  403094:	b.eq	4030d4 <ferror@plt+0x16b4>  // b.none
  403098:	ldr	x0, [sp, #72]
  40309c:	ldr	x1, [sp, #64]
  4030a0:	str	x1, [x0, #32]
  4030a4:	b	4030d4 <ferror@plt+0x16b4>
  4030a8:	ldr	x0, [sp, #72]
  4030ac:	cmp	x0, #0x0
  4030b0:	b.ne	4030c0 <ferror@plt+0x16a0>  // b.any
  4030b4:	ldr	x0, [sp, #40]
  4030b8:	ldr	x1, [sp, #64]
  4030bc:	str	x1, [x0]
  4030c0:	ldr	x0, [sp, #64]
  4030c4:	str	x0, [sp, #72]
  4030c8:	ldr	x0, [sp, #64]
  4030cc:	ldr	x0, [x0, #32]
  4030d0:	str	x0, [sp, #64]
  4030d4:	ldr	x0, [sp, #64]
  4030d8:	cmp	x0, #0x0
  4030dc:	b.ne	402fd8 <ferror@plt+0x15b8>  // b.any
  4030e0:	nop
  4030e4:	ldr	x19, [sp, #16]
  4030e8:	ldp	x29, x30, [sp], #80
  4030ec:	ret
  4030f0:	stp	x29, x30, [sp, #-64]!
  4030f4:	mov	x29, sp
  4030f8:	str	x19, [sp, #16]
  4030fc:	str	x0, [sp, #40]
  403100:	str	x1, [sp, #32]
  403104:	ldr	x0, [sp, #32]
  403108:	bl	401630 <strlen@plt>
  40310c:	str	w0, [sp, #60]
  403110:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403114:	add	x0, x0, #0x434
  403118:	ldr	w0, [x0]
  40311c:	and	w0, w0, #0x20
  403120:	cmp	w0, #0x0
  403124:	b.eq	403174 <ferror@plt+0x1754>  // b.none
  403128:	adrp	x0, 416000 <ferror@plt+0x145e0>
  40312c:	add	x0, x0, #0x418
  403130:	ldr	x19, [x0]
  403134:	bl	401720 <getpid@plt>
  403138:	mov	w1, w0
  40313c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403140:	add	x4, x0, #0x4c0
  403144:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403148:	add	x3, x0, #0x8
  40314c:	mov	w2, w1
  403150:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403154:	add	x1, x0, #0x330
  403158:	mov	x0, x19
  40315c:	bl	4019e0 <fprintf@plt>
  403160:	ldr	x2, [sp, #32]
  403164:	ldr	x1, [sp, #40]
  403168:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40316c:	add	x0, x0, #0x4c8
  403170:	bl	401f40 <ferror@plt+0x520>
  403174:	ldr	x0, [sp, #32]
  403178:	ldrsb	w0, [x0]
  40317c:	cmp	w0, #0x73
  403180:	b.ne	4031bc <ferror@plt+0x179c>  // b.any
  403184:	ldr	x0, [sp, #32]
  403188:	add	x0, x0, #0x1
  40318c:	ldrsb	w0, [x0]
  403190:	cmp	w0, #0x2e
  403194:	b.ne	4031bc <ferror@plt+0x179c>  // b.any
  403198:	ldr	x0, [sp, #32]
  40319c:	add	x0, x0, #0x2
  4031a0:	mov	x1, x0
  4031a4:	ldr	x0, [sp, #40]
  4031a8:	bl	4030f0 <ferror@plt+0x16d0>
  4031ac:	cmp	w0, #0x0
  4031b0:	b.eq	4031bc <ferror@plt+0x179c>  // b.none
  4031b4:	mov	w0, #0x1                   	// #1
  4031b8:	b	40341c <ferror@plt+0x19fc>
  4031bc:	ldrsw	x0, [sp, #60]
  4031c0:	sub	x0, x0, #0x2
  4031c4:	ldr	x1, [sp, #32]
  4031c8:	add	x2, x1, x0
  4031cc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4031d0:	add	x1, x0, #0x4e0
  4031d4:	mov	x0, x2
  4031d8:	bl	401870 <strcmp@plt>
  4031dc:	cmp	w0, #0x0
  4031e0:	b.ne	4031f4 <ferror@plt+0x17d4>  // b.any
  4031e4:	ldr	w0, [sp, #60]
  4031e8:	sub	w0, w0, #0x2
  4031ec:	str	w0, [sp, #60]
  4031f0:	b	4032c0 <ferror@plt+0x18a0>
  4031f4:	ldrsw	x0, [sp, #60]
  4031f8:	sub	x0, x0, #0x3
  4031fc:	ldr	x1, [sp, #32]
  403200:	add	x2, x1, x0
  403204:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403208:	add	x1, x0, #0x4e8
  40320c:	mov	x0, x2
  403210:	bl	401870 <strcmp@plt>
  403214:	cmp	w0, #0x0
  403218:	b.ne	40322c <ferror@plt+0x180c>  // b.any
  40321c:	ldr	w0, [sp, #60]
  403220:	sub	w0, w0, #0x3
  403224:	str	w0, [sp, #60]
  403228:	b	4032c0 <ferror@plt+0x18a0>
  40322c:	ldrsw	x0, [sp, #60]
  403230:	sub	x0, x0, #0x3
  403234:	ldr	x1, [sp, #32]
  403238:	add	x2, x1, x0
  40323c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403240:	add	x1, x0, #0x4f0
  403244:	mov	x0, x2
  403248:	bl	401870 <strcmp@plt>
  40324c:	cmp	w0, #0x0
  403250:	b.ne	403264 <ferror@plt+0x1844>  // b.any
  403254:	ldr	w0, [sp, #60]
  403258:	sub	w0, w0, #0x3
  40325c:	str	w0, [sp, #60]
  403260:	b	4032c0 <ferror@plt+0x18a0>
  403264:	ldrsw	x0, [sp, #60]
  403268:	sub	x0, x0, #0x4
  40326c:	ldr	x1, [sp, #32]
  403270:	add	x2, x1, x0
  403274:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403278:	add	x1, x0, #0x4f8
  40327c:	mov	x0, x2
  403280:	bl	401870 <strcmp@plt>
  403284:	cmp	w0, #0x0
  403288:	b.ne	4032c0 <ferror@plt+0x18a0>  // b.any
  40328c:	ldr	w0, [sp, #60]
  403290:	sub	w0, w0, #0x4
  403294:	str	w0, [sp, #60]
  403298:	b	4032c0 <ferror@plt+0x18a0>
  40329c:	ldr	x0, [sp, #40]
  4032a0:	add	x0, x0, #0x1
  4032a4:	str	x0, [sp, #40]
  4032a8:	ldr	x0, [sp, #32]
  4032ac:	add	x0, x0, #0x1
  4032b0:	str	x0, [sp, #32]
  4032b4:	ldr	w0, [sp, #60]
  4032b8:	sub	w0, w0, #0x1
  4032bc:	str	w0, [sp, #60]
  4032c0:	ldr	x0, [sp, #40]
  4032c4:	ldrsb	w0, [x0]
  4032c8:	cmp	w0, #0x0
  4032cc:	b.eq	4032f8 <ferror@plt+0x18d8>  // b.none
  4032d0:	ldr	x0, [sp, #32]
  4032d4:	ldrsb	w0, [x0]
  4032d8:	cmp	w0, #0x0
  4032dc:	b.eq	4032f8 <ferror@plt+0x18d8>  // b.none
  4032e0:	ldr	x0, [sp, #40]
  4032e4:	ldrsb	w1, [x0]
  4032e8:	ldr	x0, [sp, #32]
  4032ec:	ldrsb	w0, [x0]
  4032f0:	cmp	w1, w0
  4032f4:	b.eq	40329c <ferror@plt+0x187c>  // b.none
  4032f8:	ldr	x0, [sp, #40]
  4032fc:	ldrsb	w0, [x0]
  403300:	cmp	w0, #0x0
  403304:	b.ne	40332c <ferror@plt+0x190c>  // b.any
  403308:	ldr	x0, [sp, #32]
  40330c:	ldrsb	w0, [x0]
  403310:	cmp	w0, #0x0
  403314:	b.ne	40332c <ferror@plt+0x190c>  // b.any
  403318:	mov	w0, #0x1                   	// #1
  40331c:	b	40341c <ferror@plt+0x19fc>
  403320:	ldr	x0, [sp, #32]
  403324:	add	x0, x0, #0x1
  403328:	str	x0, [sp, #32]
  40332c:	bl	401890 <__ctype_b_loc@plt>
  403330:	ldr	x1, [x0]
  403334:	ldr	x0, [sp, #32]
  403338:	ldrsb	w0, [x0]
  40333c:	sxtb	x0, w0
  403340:	lsl	x0, x0, #1
  403344:	add	x0, x1, x0
  403348:	ldrh	w0, [x0]
  40334c:	and	w0, w0, #0x800
  403350:	cmp	w0, #0x0
  403354:	b.ne	403320 <ferror@plt+0x1900>  // b.any
  403358:	ldr	x0, [sp, #40]
  40335c:	ldrsb	w0, [x0]
  403360:	cmp	w0, #0x0
  403364:	b.ne	403418 <ferror@plt+0x19f8>  // b.any
  403368:	ldr	x0, [sp, #32]
  40336c:	add	x1, x0, #0x1
  403370:	str	x1, [sp, #32]
  403374:	ldrsb	w0, [x0]
  403378:	cmp	w0, #0x2e
  40337c:	b.ne	403418 <ferror@plt+0x19f8>  // b.any
  403380:	ldr	w0, [sp, #60]
  403384:	sub	w0, w0, #0x1
  403388:	str	w0, [sp, #60]
  40338c:	b	4033f4 <ferror@plt+0x19d4>
  403390:	ldr	w0, [sp, #60]
  403394:	sub	w0, w0, #0x1
  403398:	str	w0, [sp, #60]
  40339c:	ldr	x0, [sp, #32]
  4033a0:	add	x1, x0, #0x1
  4033a4:	str	x1, [sp, #32]
  4033a8:	ldrsb	w0, [x0]
  4033ac:	cmp	w0, #0x2e
  4033b0:	b.ne	4033f4 <ferror@plt+0x19d4>  // b.any
  4033b4:	ldr	x0, [sp, #32]
  4033b8:	add	x1, x0, #0x1
  4033bc:	str	x1, [sp, #32]
  4033c0:	ldrsb	w0, [x0]
  4033c4:	cmp	w0, #0x43
  4033c8:	b.ne	4033ec <ferror@plt+0x19cc>  // b.any
  4033cc:	ldr	x0, [sp, #32]
  4033d0:	add	x1, x0, #0x1
  4033d4:	str	x1, [sp, #32]
  4033d8:	ldrsb	w0, [x0]
  4033dc:	cmp	w0, #0x0
  4033e0:	b.ne	4033ec <ferror@plt+0x19cc>  // b.any
  4033e4:	mov	w0, #0x1                   	// #1
  4033e8:	b	40341c <ferror@plt+0x19fc>
  4033ec:	mov	w0, #0x0                   	// #0
  4033f0:	b	40341c <ferror@plt+0x19fc>
  4033f4:	ldr	w0, [sp, #60]
  4033f8:	cmp	w0, #0x0
  4033fc:	b.le	403410 <ferror@plt+0x19f0>
  403400:	ldr	x0, [sp, #32]
  403404:	ldrsb	w0, [x0]
  403408:	cmp	w0, #0x0
  40340c:	b.ne	403390 <ferror@plt+0x1970>  // b.any
  403410:	mov	w0, #0x1                   	// #1
  403414:	b	40341c <ferror@plt+0x19fc>
  403418:	mov	w0, #0x0                   	// #0
  40341c:	ldr	x19, [sp, #16]
  403420:	ldp	x29, x30, [sp], #64
  403424:	ret
  403428:	stp	x29, x30, [sp, #-80]!
  40342c:	mov	x29, sp
  403430:	str	x19, [sp, #16]
  403434:	str	x0, [sp, #56]
  403438:	str	x1, [sp, #48]
  40343c:	str	x2, [sp, #40]
  403440:	str	x3, [sp, #32]
  403444:	ldr	x0, [sp, #56]
  403448:	bl	4016b0 <opendir@plt>
  40344c:	str	x0, [sp, #72]
  403450:	ldr	x0, [sp, #72]
  403454:	cmp	x0, #0x0
  403458:	b.eq	4035f8 <ferror@plt+0x1bd8>  // b.none
  40345c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403460:	add	x0, x0, #0x434
  403464:	ldr	w0, [x0]
  403468:	and	w0, w0, #0x20
  40346c:	cmp	w0, #0x0
  403470:	b.eq	4035d4 <ferror@plt+0x1bb4>  // b.none
  403474:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403478:	add	x0, x0, #0x418
  40347c:	ldr	x19, [x0]
  403480:	bl	401720 <getpid@plt>
  403484:	mov	w1, w0
  403488:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40348c:	add	x4, x0, #0x4c0
  403490:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403494:	add	x3, x0, #0x8
  403498:	mov	w2, w1
  40349c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4034a0:	add	x1, x0, #0x330
  4034a4:	mov	x0, x19
  4034a8:	bl	4019e0 <fprintf@plt>
  4034ac:	ldr	x2, [sp, #56]
  4034b0:	ldr	x1, [sp, #48]
  4034b4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4034b8:	add	x0, x0, #0x500
  4034bc:	bl	401f40 <ferror@plt+0x520>
  4034c0:	b	4035d4 <ferror@plt+0x1bb4>
  4034c4:	ldr	x0, [sp, #64]
  4034c8:	add	x0, x0, #0x13
  4034cc:	mov	x1, x0
  4034d0:	ldr	x0, [sp, #48]
  4034d4:	bl	4030f0 <ferror@plt+0x16d0>
  4034d8:	cmp	w0, #0x0
  4034dc:	b.ne	4034e4 <ferror@plt+0x1ac4>  // b.any
  4034e0:	b	4035d4 <ferror@plt+0x1bb4>
  4034e4:	adrp	x0, 416000 <ferror@plt+0x145e0>
  4034e8:	add	x0, x0, #0x438
  4034ec:	ldrsb	w0, [x0]
  4034f0:	cmp	w0, #0x0
  4034f4:	b.eq	40352c <ferror@plt+0x1b0c>  // b.none
  4034f8:	ldr	x0, [sp, #40]
  4034fc:	ldr	w0, [x0]
  403500:	cmp	w0, #0x0
  403504:	b.ne	40352c <ferror@plt+0x1b0c>  // b.any
  403508:	ldr	x0, [sp, #64]
  40350c:	add	x0, x0, #0x13
  403510:	mov	x3, x0
  403514:	ldr	x2, [sp, #56]
  403518:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40351c:	add	x1, x0, #0x518
  403520:	ldr	x0, [sp, #32]
  403524:	bl	401cc8 <ferror@plt+0x2a8>
  403528:	b	4035c0 <ferror@plt+0x1ba0>
  40352c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403530:	add	x0, x0, #0x438
  403534:	ldrsb	w0, [x0]
  403538:	cmp	w0, #0x0
  40353c:	b.eq	4035a4 <ferror@plt+0x1b84>  // b.none
  403540:	ldr	x0, [sp, #40]
  403544:	ldr	w0, [x0]
  403548:	cmp	w0, #0x1
  40354c:	b.ne	4035a4 <ferror@plt+0x1b84>  // b.any
  403550:	ldr	x0, [sp, #32]
  403554:	ldr	x0, [x0]
  403558:	cmp	x0, #0x0
  40355c:	b.eq	4035a4 <ferror@plt+0x1b84>  // b.none
  403560:	ldr	x0, [sp, #32]
  403564:	ldr	x1, [x0]
  403568:	ldr	x0, [sp, #64]
  40356c:	add	x0, x0, #0x13
  403570:	mov	x4, x0
  403574:	ldr	x3, [sp, #56]
  403578:	mov	x2, x1
  40357c:	ldr	x1, [sp, #48]
  403580:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403584:	add	x0, x0, #0x520
  403588:	bl	401960 <printf@plt>
  40358c:	ldr	x0, [sp, #32]
  403590:	ldr	x0, [x0]
  403594:	bl	4018a0 <free@plt>
  403598:	ldr	x0, [sp, #32]
  40359c:	str	xzr, [x0]
  4035a0:	b	4035c0 <ferror@plt+0x1ba0>
  4035a4:	ldr	x0, [sp, #64]
  4035a8:	add	x0, x0, #0x13
  4035ac:	mov	x2, x0
  4035b0:	ldr	x1, [sp, #56]
  4035b4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4035b8:	add	x0, x0, #0x530
  4035bc:	bl	401960 <printf@plt>
  4035c0:	ldr	x0, [sp, #40]
  4035c4:	ldr	w0, [x0]
  4035c8:	add	w1, w0, #0x1
  4035cc:	ldr	x0, [sp, #40]
  4035d0:	str	w1, [x0]
  4035d4:	ldr	x0, [sp, #72]
  4035d8:	bl	4017b0 <readdir@plt>
  4035dc:	str	x0, [sp, #64]
  4035e0:	ldr	x0, [sp, #64]
  4035e4:	cmp	x0, #0x0
  4035e8:	b.ne	4034c4 <ferror@plt+0x1aa4>  // b.any
  4035ec:	ldr	x0, [sp, #72]
  4035f0:	bl	4017d0 <closedir@plt>
  4035f4:	b	4035fc <ferror@plt+0x1bdc>
  4035f8:	nop
  4035fc:	ldr	x19, [sp, #16]
  403600:	ldp	x29, x30, [sp], #80
  403604:	ret
  403608:	mov	x12, #0x1060                	// #4192
  40360c:	sub	sp, sp, x12
  403610:	stp	x29, x30, [sp]
  403614:	mov	x29, sp
  403618:	str	x19, [sp, #16]
  40361c:	str	x0, [sp, #56]
  403620:	str	x1, [sp, #48]
  403624:	str	w2, [sp, #44]
  403628:	str	wzr, [sp, #84]
  40362c:	str	xzr, [sp, #72]
  403630:	mov	w1, #0x2f                  	// #47
  403634:	ldr	x0, [sp, #56]
  403638:	bl	4017f0 <strrchr@plt>
  40363c:	str	x0, [sp, #4184]
  403640:	ldr	x0, [sp, #4184]
  403644:	cmp	x0, #0x0
  403648:	b.eq	403658 <ferror@plt+0x1c38>  // b.none
  40364c:	ldr	x0, [sp, #4184]
  403650:	add	x0, x0, #0x1
  403654:	b	40365c <ferror@plt+0x1c3c>
  403658:	ldr	x0, [sp, #56]
  40365c:	str	x0, [sp, #4184]
  403660:	add	x0, sp, #0x58
  403664:	mov	x2, #0x1000                	// #4096
  403668:	ldr	x1, [sp, #4184]
  40366c:	bl	401ef4 <ferror@plt+0x4d4>
  403670:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403674:	add	x0, x0, #0x434
  403678:	ldr	w0, [x0]
  40367c:	and	w0, w0, #0x20
  403680:	cmp	w0, #0x0
  403684:	b.eq	403750 <ferror@plt+0x1d30>  // b.none
  403688:	adrp	x0, 416000 <ferror@plt+0x145e0>
  40368c:	add	x0, x0, #0x418
  403690:	ldr	x19, [x0]
  403694:	bl	401720 <getpid@plt>
  403698:	mov	w1, w0
  40369c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4036a0:	add	x4, x0, #0x4c0
  4036a4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4036a8:	add	x3, x0, #0x8
  4036ac:	mov	w2, w1
  4036b0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4036b4:	add	x1, x0, #0x330
  4036b8:	mov	x0, x19
  4036bc:	bl	4019e0 <fprintf@plt>
  4036c0:	ldr	w0, [sp, #44]
  4036c4:	and	w0, w0, #0x2
  4036c8:	cmp	w0, #0x0
  4036cc:	b.eq	4036dc <ferror@plt+0x1cbc>  // b.none
  4036d0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4036d4:	add	x0, x0, #0x50
  4036d8:	b	4036e4 <ferror@plt+0x1cc4>
  4036dc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4036e0:	add	x0, x0, #0x390
  4036e4:	ldr	w1, [sp, #44]
  4036e8:	and	w1, w1, #0x4
  4036ec:	cmp	w1, #0x0
  4036f0:	b.eq	403700 <ferror@plt+0x1ce0>  // b.none
  4036f4:	adrp	x1, 405000 <ferror@plt+0x35e0>
  4036f8:	add	x1, x1, #0x58
  4036fc:	b	403708 <ferror@plt+0x1ce8>
  403700:	adrp	x1, 405000 <ferror@plt+0x35e0>
  403704:	add	x1, x1, #0x390
  403708:	ldr	w2, [sp, #44]
  40370c:	and	w2, w2, #0x8
  403710:	cmp	w2, #0x0
  403714:	b.eq	403724 <ferror@plt+0x1d04>  // b.none
  403718:	adrp	x2, 405000 <ferror@plt+0x35e0>
  40371c:	add	x2, x2, #0x60
  403720:	b	40372c <ferror@plt+0x1d0c>
  403724:	adrp	x2, 405000 <ferror@plt+0x35e0>
  403728:	add	x2, x2, #0x390
  40372c:	add	x6, sp, #0x58
  403730:	mov	x5, x2
  403734:	mov	x4, x1
  403738:	mov	x3, x0
  40373c:	ldr	x2, [sp, #56]
  403740:	mov	x1, x6
  403744:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403748:	add	x0, x0, #0x538
  40374c:	bl	401f40 <ferror@plt+0x520>
  403750:	add	x0, sp, #0x58
  403754:	mov	w1, #0x2e                  	// #46
  403758:	bl	4017f0 <strrchr@plt>
  40375c:	str	x0, [sp, #4184]
  403760:	ldr	x0, [sp, #4184]
  403764:	cmp	x0, #0x0
  403768:	b.eq	403774 <ferror@plt+0x1d54>  // b.none
  40376c:	ldr	x0, [sp, #4184]
  403770:	strb	wzr, [x0]
  403774:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403778:	add	x0, x0, #0x438
  40377c:	ldrsb	w0, [x0]
  403780:	cmp	w0, #0x0
  403784:	b.ne	4037ec <ferror@plt+0x1dcc>  // b.any
  403788:	add	x0, sp, #0x58
  40378c:	mov	x1, x0
  403790:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403794:	add	x0, x0, #0x568
  403798:	bl	401960 <printf@plt>
  40379c:	b	4037ec <ferror@plt+0x1dcc>
  4037a0:	ldr	x0, [sp, #48]
  4037a4:	ldr	w1, [x0]
  4037a8:	ldr	w0, [sp, #44]
  4037ac:	and	w0, w1, w0
  4037b0:	cmp	w0, #0x0
  4037b4:	b.eq	4037e0 <ferror@plt+0x1dc0>  // b.none
  4037b8:	ldr	x0, [sp, #48]
  4037bc:	ldr	x0, [x0, #24]
  4037c0:	cmp	x0, #0x0
  4037c4:	b.eq	4037e0 <ferror@plt+0x1dc0>  // b.none
  4037c8:	ldr	x0, [sp, #48]
  4037cc:	ldr	x0, [x0, #24]
  4037d0:	add	x3, sp, #0x48
  4037d4:	add	x2, sp, #0x54
  4037d8:	add	x1, sp, #0x58
  4037dc:	bl	403428 <ferror@plt+0x1a08>
  4037e0:	ldr	x0, [sp, #48]
  4037e4:	ldr	x0, [x0, #32]
  4037e8:	str	x0, [sp, #48]
  4037ec:	ldr	x0, [sp, #48]
  4037f0:	cmp	x0, #0x0
  4037f4:	b.ne	4037a0 <ferror@plt+0x1d80>  // b.any
  4037f8:	ldr	x0, [sp, #72]
  4037fc:	bl	4018a0 <free@plt>
  403800:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403804:	add	x0, x0, #0x438
  403808:	ldrsb	w0, [x0]
  40380c:	cmp	w0, #0x0
  403810:	b.eq	403820 <ferror@plt+0x1e00>  // b.none
  403814:	ldr	w0, [sp, #84]
  403818:	cmp	w0, #0x1
  40381c:	b.le	40382c <ferror@plt+0x1e0c>
  403820:	mov	w0, #0xa                   	// #10
  403824:	bl	4019a0 <putchar@plt>
  403828:	nop
  40382c:	nop
  403830:	ldr	x19, [sp, #16]
  403834:	ldp	x29, x30, [sp]
  403838:	mov	x12, #0x1060                	// #4192
  40383c:	add	sp, sp, x12
  403840:	ret
  403844:	stp	x29, x30, [sp, #-32]!
  403848:	mov	x29, sp
  40384c:	str	x0, [sp, #24]
  403850:	b	4038dc <ferror@plt+0x1ebc>
  403854:	ldr	x0, [sp, #24]
  403858:	ldr	x0, [x0, #24]
  40385c:	cmp	x0, #0x0
  403860:	b.eq	4038d0 <ferror@plt+0x1eb0>  // b.none
  403864:	ldr	x0, [sp, #24]
  403868:	ldr	w0, [x0]
  40386c:	cmp	w0, #0x8
  403870:	b.eq	4038b0 <ferror@plt+0x1e90>  // b.none
  403874:	cmp	w0, #0x8
  403878:	b.gt	4038c0 <ferror@plt+0x1ea0>
  40387c:	cmp	w0, #0x2
  403880:	b.eq	403890 <ferror@plt+0x1e70>  // b.none
  403884:	cmp	w0, #0x4
  403888:	b.eq	4038a0 <ferror@plt+0x1e80>  // b.none
  40388c:	b	4038c0 <ferror@plt+0x1ea0>
  403890:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403894:	add	x0, x0, #0x570
  403898:	bl	401960 <printf@plt>
  40389c:	b	4038c4 <ferror@plt+0x1ea4>
  4038a0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4038a4:	add	x0, x0, #0x578
  4038a8:	bl	401960 <printf@plt>
  4038ac:	b	4038c4 <ferror@plt+0x1ea4>
  4038b0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4038b4:	add	x0, x0, #0x580
  4038b8:	bl	401960 <printf@plt>
  4038bc:	b	4038c4 <ferror@plt+0x1ea4>
  4038c0:	bl	401820 <abort@plt>
  4038c4:	ldr	x0, [sp, #24]
  4038c8:	ldr	x0, [x0, #24]
  4038cc:	bl	401850 <puts@plt>
  4038d0:	ldr	x0, [sp, #24]
  4038d4:	ldr	x0, [x0, #32]
  4038d8:	str	x0, [sp, #24]
  4038dc:	ldr	x0, [sp, #24]
  4038e0:	cmp	x0, #0x0
  4038e4:	b.ne	403854 <ferror@plt+0x1e34>  // b.any
  4038e8:	nop
  4038ec:	nop
  4038f0:	ldp	x29, x30, [sp], #32
  4038f4:	ret
  4038f8:	stp	x29, x30, [sp, #-96]!
  4038fc:	mov	x29, sp
  403900:	str	x19, [sp, #16]
  403904:	str	w0, [sp, #44]
  403908:	str	x1, [sp, #32]
  40390c:	str	xzr, [sp, #56]
  403910:	mov	w0, #0xe                   	// #14
  403914:	str	w0, [sp, #92]
  403918:	str	wzr, [sp, #88]
  40391c:	str	wzr, [sp, #84]
  403920:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403924:	add	x1, x0, #0x390
  403928:	mov	w0, #0x6                   	// #6
  40392c:	bl	401a10 <setlocale@plt>
  403930:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403934:	add	x1, x0, #0x588
  403938:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40393c:	add	x0, x0, #0x5a0
  403940:	bl	401770 <bindtextdomain@plt>
  403944:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403948:	add	x0, x0, #0x5a0
  40394c:	bl	401860 <textdomain@plt>
  403950:	bl	401ed4 <ferror@plt+0x4b4>
  403954:	ldr	w0, [sp, #44]
  403958:	cmp	w0, #0x1
  40395c:	b.gt	4039ac <ferror@plt+0x1f8c>
  403960:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403964:	add	x0, x0, #0x5b0
  403968:	bl	4019d0 <gettext@plt>
  40396c:	bl	401900 <warnx@plt>
  403970:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403974:	add	x0, x0, #0x418
  403978:	ldr	x19, [x0]
  40397c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403980:	add	x0, x0, #0x5c8
  403984:	bl	4019d0 <gettext@plt>
  403988:	mov	x1, x0
  40398c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403990:	add	x0, x0, #0x428
  403994:	ldr	x0, [x0]
  403998:	mov	x2, x0
  40399c:	mov	x0, x19
  4039a0:	bl	4019e0 <fprintf@plt>
  4039a4:	mov	w0, #0x1                   	// #1
  4039a8:	bl	401650 <exit@plt>
  4039ac:	ldr	x0, [sp, #32]
  4039b0:	add	x0, x0, #0x8
  4039b4:	ldr	x2, [x0]
  4039b8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4039bc:	add	x1, x0, #0x5f0
  4039c0:	mov	x0, x2
  4039c4:	bl	401870 <strcmp@plt>
  4039c8:	cmp	w0, #0x0
  4039cc:	b.ne	4039d4 <ferror@plt+0x1fb4>  // b.any
  4039d0:	bl	402434 <ferror@plt+0xa14>
  4039d4:	ldr	x0, [sp, #32]
  4039d8:	add	x0, x0, #0x8
  4039dc:	ldr	x2, [x0]
  4039e0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4039e4:	add	x1, x0, #0x5f8
  4039e8:	mov	x0, x2
  4039ec:	bl	401870 <strcmp@plt>
  4039f0:	cmp	w0, #0x0
  4039f4:	b.ne	403a2c <ferror@plt+0x200c>  // b.any
  4039f8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4039fc:	add	x0, x0, #0x608
  403a00:	bl	4019d0 <gettext@plt>
  403a04:	mov	x3, x0
  403a08:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403a0c:	add	x0, x0, #0x428
  403a10:	ldr	x1, [x0]
  403a14:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403a18:	add	x2, x0, #0x618
  403a1c:	mov	x0, x3
  403a20:	bl	401960 <printf@plt>
  403a24:	mov	w0, #0x0                   	// #0
  403a28:	bl	401650 <exit@plt>
  403a2c:	bl	4022a0 <ferror@plt+0x880>
  403a30:	add	x3, sp, #0x38
  403a34:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403a38:	add	x2, x0, #0x238
  403a3c:	mov	w1, #0x2                   	// #2
  403a40:	mov	x0, x3
  403a44:	bl	402e04 <ferror@plt+0x13e4>
  403a48:	add	x0, sp, #0x38
  403a4c:	mov	w2, #0x2                   	// #2
  403a50:	mov	x1, x0
  403a54:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403a58:	add	x0, x0, #0x630
  403a5c:	bl	402b0c <ferror@plt+0x10ec>
  403a60:	add	x3, sp, #0x38
  403a64:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403a68:	add	x2, x0, #0x3a0
  403a6c:	mov	w1, #0x4                   	// #4
  403a70:	mov	x0, x3
  403a74:	bl	402e04 <ferror@plt+0x13e4>
  403a78:	add	x0, sp, #0x38
  403a7c:	mov	w2, #0x4                   	// #4
  403a80:	mov	x1, x0
  403a84:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403a88:	add	x0, x0, #0x638
  403a8c:	bl	402b0c <ferror@plt+0x10ec>
  403a90:	add	x3, sp, #0x38
  403a94:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403a98:	add	x2, x0, #0x3e0
  403a9c:	mov	w1, #0x8                   	// #8
  403aa0:	mov	x0, x3
  403aa4:	bl	402e04 <ferror@plt+0x13e4>
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	str	w0, [sp, #52]
  403ab0:	b	40401c <ferror@plt+0x25fc>
  403ab4:	ldr	w0, [sp, #52]
  403ab8:	sxtw	x0, w0
  403abc:	lsl	x0, x0, #3
  403ac0:	ldr	x1, [sp, #32]
  403ac4:	add	x0, x1, x0
  403ac8:	ldr	x0, [x0]
  403acc:	str	x0, [sp, #72]
  403ad0:	ldr	w0, [sp, #52]
  403ad4:	str	w0, [sp, #68]
  403ad8:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403adc:	add	x0, x0, #0x434
  403ae0:	ldr	w0, [x0]
  403ae4:	and	w0, w0, #0x10
  403ae8:	cmp	w0, #0x0
  403aec:	b.eq	403b40 <ferror@plt+0x2120>  // b.none
  403af0:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403af4:	add	x0, x0, #0x418
  403af8:	ldr	x19, [x0]
  403afc:	bl	401720 <getpid@plt>
  403b00:	mov	w1, w0
  403b04:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403b08:	add	x4, x0, #0x428
  403b0c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403b10:	add	x3, x0, #0x8
  403b14:	mov	w2, w1
  403b18:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403b1c:	add	x1, x0, #0x330
  403b20:	mov	x0, x19
  403b24:	bl	4019e0 <fprintf@plt>
  403b28:	ldr	w0, [sp, #52]
  403b2c:	ldr	x2, [sp, #72]
  403b30:	mov	w1, w0
  403b34:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403b38:	add	x0, x0, #0x640
  403b3c:	bl	401f40 <ferror@plt+0x520>
  403b40:	ldr	x0, [sp, #72]
  403b44:	ldrsb	w0, [x0]
  403b48:	cmp	w0, #0x2d
  403b4c:	b.eq	403b70 <ferror@plt+0x2150>  // b.none
  403b50:	ldr	x0, [sp, #56]
  403b54:	ldr	w2, [sp, #92]
  403b58:	mov	x1, x0
  403b5c:	ldr	x0, [sp, #72]
  403b60:	bl	403608 <ferror@plt+0x1be8>
  403b64:	mov	w0, #0x1                   	// #1
  403b68:	str	w0, [sp, #88]
  403b6c:	b	404010 <ferror@plt+0x25f0>
  403b70:	ldr	x0, [sp, #72]
  403b74:	add	x0, x0, #0x1
  403b78:	str	x0, [sp, #72]
  403b7c:	b	403fec <ferror@plt+0x25cc>
  403b80:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403b84:	add	x0, x0, #0x434
  403b88:	ldr	w0, [x0]
  403b8c:	and	w0, w0, #0x10
  403b90:	cmp	w0, #0x0
  403b94:	b.eq	403be0 <ferror@plt+0x21c0>  // b.none
  403b98:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403b9c:	add	x0, x0, #0x418
  403ba0:	ldr	x19, [x0]
  403ba4:	bl	401720 <getpid@plt>
  403ba8:	mov	w1, w0
  403bac:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403bb0:	add	x4, x0, #0x428
  403bb4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403bb8:	add	x3, x0, #0x8
  403bbc:	mov	w2, w1
  403bc0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403bc4:	add	x1, x0, #0x330
  403bc8:	mov	x0, x19
  403bcc:	bl	4019e0 <fprintf@plt>
  403bd0:	ldr	x1, [sp, #72]
  403bd4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403bd8:	add	x0, x0, #0x650
  403bdc:	bl	401f40 <ferror@plt+0x520>
  403be0:	ldr	x0, [sp, #72]
  403be4:	ldrsb	w0, [x0]
  403be8:	cmp	w0, #0x75
  403bec:	b.eq	403c94 <ferror@plt+0x2274>  // b.none
  403bf0:	cmp	w0, #0x75
  403bf4:	b.gt	403f84 <ferror@plt+0x2564>
  403bf8:	cmp	w0, #0x73
  403bfc:	b.eq	403f00 <ferror@plt+0x24e0>  // b.none
  403c00:	cmp	w0, #0x73
  403c04:	b.gt	403f84 <ferror@plt+0x2564>
  403c08:	cmp	w0, #0x6d
  403c0c:	b.eq	403ec0 <ferror@plt+0x24a0>  // b.none
  403c10:	cmp	w0, #0x6d
  403c14:	b.gt	403f84 <ferror@plt+0x2564>
  403c18:	cmp	w0, #0x6c
  403c1c:	b.eq	403f40 <ferror@plt+0x2520>  // b.none
  403c20:	cmp	w0, #0x6c
  403c24:	b.gt	403f84 <ferror@plt+0x2564>
  403c28:	cmp	w0, #0x68
  403c2c:	b.eq	403f80 <ferror@plt+0x2560>  // b.none
  403c30:	cmp	w0, #0x68
  403c34:	b.gt	403f84 <ferror@plt+0x2564>
  403c38:	cmp	w0, #0x66
  403c3c:	b.eq	403c8c <ferror@plt+0x226c>  // b.none
  403c40:	cmp	w0, #0x66
  403c44:	b.gt	403f84 <ferror@plt+0x2564>
  403c48:	cmp	w0, #0x62
  403c4c:	b.eq	403e80 <ferror@plt+0x2460>  // b.none
  403c50:	cmp	w0, #0x62
  403c54:	b.gt	403f84 <ferror@plt+0x2564>
  403c58:	cmp	w0, #0x56
  403c5c:	b.eq	403f4c <ferror@plt+0x252c>  // b.none
  403c60:	cmp	w0, #0x56
  403c64:	b.gt	403f84 <ferror@plt+0x2564>
  403c68:	cmp	w0, #0x53
  403c6c:	b.eq	403de4 <ferror@plt+0x23c4>  // b.none
  403c70:	cmp	w0, #0x53
  403c74:	b.gt	403f84 <ferror@plt+0x2564>
  403c78:	cmp	w0, #0x42
  403c7c:	b.eq	403cac <ferror@plt+0x228c>  // b.none
  403c80:	cmp	w0, #0x4d
  403c84:	b.eq	403d48 <ferror@plt+0x2328>  // b.none
  403c88:	b	403f84 <ferror@plt+0x2564>
  403c8c:	str	wzr, [sp, #84]
  403c90:	b	403fd0 <ferror@plt+0x25b0>
  403c94:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403c98:	add	x0, x0, #0x438
  403c9c:	mov	w1, #0x1                   	// #1
  403ca0:	strb	w1, [x0]
  403ca4:	str	wzr, [sp, #84]
  403ca8:	b	403fd0 <ferror@plt+0x25b0>
  403cac:	ldr	x0, [sp, #72]
  403cb0:	add	x0, x0, #0x1
  403cb4:	ldrsb	w0, [x0]
  403cb8:	cmp	w0, #0x0
  403cbc:	b.eq	403d0c <ferror@plt+0x22ec>  // b.none
  403cc0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403cc4:	add	x0, x0, #0x660
  403cc8:	bl	4019d0 <gettext@plt>
  403ccc:	bl	401900 <warnx@plt>
  403cd0:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403cd4:	add	x0, x0, #0x418
  403cd8:	ldr	x19, [x0]
  403cdc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403ce0:	add	x0, x0, #0x5c8
  403ce4:	bl	4019d0 <gettext@plt>
  403ce8:	mov	x1, x0
  403cec:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403cf0:	add	x0, x0, #0x428
  403cf4:	ldr	x0, [x0]
  403cf8:	mov	x2, x0
  403cfc:	mov	x0, x19
  403d00:	bl	4019e0 <fprintf@plt>
  403d04:	mov	w0, #0x1                   	// #1
  403d08:	bl	401650 <exit@plt>
  403d0c:	ldr	w0, [sp, #52]
  403d10:	add	w0, w0, #0x1
  403d14:	str	w0, [sp, #52]
  403d18:	add	x0, sp, #0x38
  403d1c:	mov	w1, #0x2                   	// #2
  403d20:	bl	402f40 <ferror@plt+0x1520>
  403d24:	add	x1, sp, #0x34
  403d28:	add	x0, sp, #0x38
  403d2c:	mov	w4, #0x2                   	// #2
  403d30:	ldr	x3, [sp, #32]
  403d34:	ldr	w2, [sp, #44]
  403d38:	bl	402c3c <ferror@plt+0x121c>
  403d3c:	mov	w0, #0x1                   	// #1
  403d40:	str	w0, [sp, #84]
  403d44:	b	403fd0 <ferror@plt+0x25b0>
  403d48:	ldr	x0, [sp, #72]
  403d4c:	add	x0, x0, #0x1
  403d50:	ldrsb	w0, [x0]
  403d54:	cmp	w0, #0x0
  403d58:	b.eq	403da8 <ferror@plt+0x2388>  // b.none
  403d5c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403d60:	add	x0, x0, #0x660
  403d64:	bl	4019d0 <gettext@plt>
  403d68:	bl	401900 <warnx@plt>
  403d6c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403d70:	add	x0, x0, #0x418
  403d74:	ldr	x19, [x0]
  403d78:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403d7c:	add	x0, x0, #0x5c8
  403d80:	bl	4019d0 <gettext@plt>
  403d84:	mov	x1, x0
  403d88:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403d8c:	add	x0, x0, #0x428
  403d90:	ldr	x0, [x0]
  403d94:	mov	x2, x0
  403d98:	mov	x0, x19
  403d9c:	bl	4019e0 <fprintf@plt>
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	bl	401650 <exit@plt>
  403da8:	ldr	w0, [sp, #52]
  403dac:	add	w0, w0, #0x1
  403db0:	str	w0, [sp, #52]
  403db4:	add	x0, sp, #0x38
  403db8:	mov	w1, #0x4                   	// #4
  403dbc:	bl	402f40 <ferror@plt+0x1520>
  403dc0:	add	x1, sp, #0x34
  403dc4:	add	x0, sp, #0x38
  403dc8:	mov	w4, #0x4                   	// #4
  403dcc:	ldr	x3, [sp, #32]
  403dd0:	ldr	w2, [sp, #44]
  403dd4:	bl	402c3c <ferror@plt+0x121c>
  403dd8:	mov	w0, #0x1                   	// #1
  403ddc:	str	w0, [sp, #84]
  403de0:	b	403fd0 <ferror@plt+0x25b0>
  403de4:	ldr	x0, [sp, #72]
  403de8:	add	x0, x0, #0x1
  403dec:	ldrsb	w0, [x0]
  403df0:	cmp	w0, #0x0
  403df4:	b.eq	403e44 <ferror@plt+0x2424>  // b.none
  403df8:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403dfc:	add	x0, x0, #0x660
  403e00:	bl	4019d0 <gettext@plt>
  403e04:	bl	401900 <warnx@plt>
  403e08:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403e0c:	add	x0, x0, #0x418
  403e10:	ldr	x19, [x0]
  403e14:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403e18:	add	x0, x0, #0x5c8
  403e1c:	bl	4019d0 <gettext@plt>
  403e20:	mov	x1, x0
  403e24:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403e28:	add	x0, x0, #0x428
  403e2c:	ldr	x0, [x0]
  403e30:	mov	x2, x0
  403e34:	mov	x0, x19
  403e38:	bl	4019e0 <fprintf@plt>
  403e3c:	mov	w0, #0x1                   	// #1
  403e40:	bl	401650 <exit@plt>
  403e44:	ldr	w0, [sp, #52]
  403e48:	add	w0, w0, #0x1
  403e4c:	str	w0, [sp, #52]
  403e50:	add	x0, sp, #0x38
  403e54:	mov	w1, #0x8                   	// #8
  403e58:	bl	402f40 <ferror@plt+0x1520>
  403e5c:	add	x1, sp, #0x34
  403e60:	add	x0, sp, #0x38
  403e64:	mov	w4, #0x8                   	// #8
  403e68:	ldr	x3, [sp, #32]
  403e6c:	ldr	w2, [sp, #44]
  403e70:	bl	402c3c <ferror@plt+0x121c>
  403e74:	mov	w0, #0x1                   	// #1
  403e78:	str	w0, [sp, #84]
  403e7c:	b	403fd0 <ferror@plt+0x25b0>
  403e80:	ldr	w0, [sp, #88]
  403e84:	cmp	w0, #0x0
  403e88:	b.eq	403e98 <ferror@plt+0x2478>  // b.none
  403e8c:	mov	w0, #0xe                   	// #14
  403e90:	str	w0, [sp, #92]
  403e94:	str	wzr, [sp, #88]
  403e98:	ldr	w0, [sp, #92]
  403e9c:	cmp	w0, #0xe
  403ea0:	b.eq	403eb0 <ferror@plt+0x2490>  // b.none
  403ea4:	ldr	w0, [sp, #92]
  403ea8:	orr	w0, w0, #0x2
  403eac:	b	403eb4 <ferror@plt+0x2494>
  403eb0:	mov	w0, #0x2                   	// #2
  403eb4:	str	w0, [sp, #92]
  403eb8:	str	wzr, [sp, #84]
  403ebc:	b	403fd0 <ferror@plt+0x25b0>
  403ec0:	ldr	w0, [sp, #88]
  403ec4:	cmp	w0, #0x0
  403ec8:	b.eq	403ed8 <ferror@plt+0x24b8>  // b.none
  403ecc:	mov	w0, #0xe                   	// #14
  403ed0:	str	w0, [sp, #92]
  403ed4:	str	wzr, [sp, #88]
  403ed8:	ldr	w0, [sp, #92]
  403edc:	cmp	w0, #0xe
  403ee0:	b.eq	403ef0 <ferror@plt+0x24d0>  // b.none
  403ee4:	ldr	w0, [sp, #92]
  403ee8:	orr	w0, w0, #0x4
  403eec:	b	403ef4 <ferror@plt+0x24d4>
  403ef0:	mov	w0, #0x4                   	// #4
  403ef4:	str	w0, [sp, #92]
  403ef8:	str	wzr, [sp, #84]
  403efc:	b	403fd0 <ferror@plt+0x25b0>
  403f00:	ldr	w0, [sp, #88]
  403f04:	cmp	w0, #0x0
  403f08:	b.eq	403f18 <ferror@plt+0x24f8>  // b.none
  403f0c:	mov	w0, #0xe                   	// #14
  403f10:	str	w0, [sp, #92]
  403f14:	str	wzr, [sp, #88]
  403f18:	ldr	w0, [sp, #92]
  403f1c:	cmp	w0, #0xe
  403f20:	b.eq	403f30 <ferror@plt+0x2510>  // b.none
  403f24:	ldr	w0, [sp, #92]
  403f28:	orr	w0, w0, #0x8
  403f2c:	b	403f34 <ferror@plt+0x2514>
  403f30:	mov	w0, #0x8                   	// #8
  403f34:	str	w0, [sp, #92]
  403f38:	str	wzr, [sp, #84]
  403f3c:	b	403fd0 <ferror@plt+0x25b0>
  403f40:	ldr	x0, [sp, #56]
  403f44:	bl	403844 <ferror@plt+0x1e24>
  403f48:	b	403fd0 <ferror@plt+0x25b0>
  403f4c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403f50:	add	x0, x0, #0x608
  403f54:	bl	4019d0 <gettext@plt>
  403f58:	mov	x3, x0
  403f5c:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403f60:	add	x0, x0, #0x428
  403f64:	ldr	x1, [x0]
  403f68:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403f6c:	add	x2, x0, #0x618
  403f70:	mov	x0, x3
  403f74:	bl	401960 <printf@plt>
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	bl	401650 <exit@plt>
  403f80:	bl	402434 <ferror@plt+0xa14>
  403f84:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403f88:	add	x0, x0, #0x660
  403f8c:	bl	4019d0 <gettext@plt>
  403f90:	bl	401900 <warnx@plt>
  403f94:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403f98:	add	x0, x0, #0x418
  403f9c:	ldr	x19, [x0]
  403fa0:	adrp	x0, 405000 <ferror@plt+0x35e0>
  403fa4:	add	x0, x0, #0x5c8
  403fa8:	bl	4019d0 <gettext@plt>
  403fac:	mov	x1, x0
  403fb0:	adrp	x0, 416000 <ferror@plt+0x145e0>
  403fb4:	add	x0, x0, #0x428
  403fb8:	ldr	x0, [x0]
  403fbc:	mov	x2, x0
  403fc0:	mov	x0, x19
  403fc4:	bl	4019e0 <fprintf@plt>
  403fc8:	mov	w0, #0x1                   	// #1
  403fcc:	bl	401650 <exit@plt>
  403fd0:	ldr	w0, [sp, #52]
  403fd4:	ldr	w1, [sp, #68]
  403fd8:	cmp	w1, w0
  403fdc:	b.lt	40400c <ferror@plt+0x25ec>  // b.tstop
  403fe0:	ldr	x0, [sp, #72]
  403fe4:	add	x0, x0, #0x1
  403fe8:	str	x0, [sp, #72]
  403fec:	ldr	x0, [sp, #72]
  403ff0:	cmp	x0, #0x0
  403ff4:	b.eq	404010 <ferror@plt+0x25f0>  // b.none
  403ff8:	ldr	x0, [sp, #72]
  403ffc:	ldrsb	w0, [x0]
  404000:	cmp	w0, #0x0
  404004:	b.ne	403b80 <ferror@plt+0x2160>  // b.any
  404008:	b	404010 <ferror@plt+0x25f0>
  40400c:	nop
  404010:	ldr	w0, [sp, #52]
  404014:	add	w0, w0, #0x1
  404018:	str	w0, [sp, #52]
  40401c:	ldr	w0, [sp, #52]
  404020:	ldr	w1, [sp, #44]
  404024:	cmp	w1, w0
  404028:	b.gt	403ab4 <ferror@plt+0x2094>
  40402c:	add	x0, sp, #0x38
  404030:	mov	w1, #0xe                   	// #14
  404034:	bl	402f40 <ferror@plt+0x1520>
  404038:	ldr	w0, [sp, #84]
  40403c:	cmp	w0, #0x0
  404040:	b.eq	40405c <ferror@plt+0x263c>  // b.none
  404044:	adrp	x0, 405000 <ferror@plt+0x35e0>
  404048:	add	x0, x0, #0x670
  40404c:	bl	4019d0 <gettext@plt>
  404050:	mov	x1, x0
  404054:	mov	w0, #0x1                   	// #1
  404058:	bl	401940 <errx@plt>
  40405c:	mov	w0, #0x0                   	// #0
  404060:	ldr	x19, [sp, #16]
  404064:	ldp	x29, x30, [sp], #96
  404068:	ret
  40406c:	stp	x29, x30, [sp, #-48]!
  404070:	mov	x29, sp
  404074:	str	w0, [sp, #28]
  404078:	ldr	w1, [sp, #28]
  40407c:	mov	w0, #0xde83                	// #56963
  404080:	movk	w0, #0x431b, lsl #16
  404084:	umull	x0, w1, w0
  404088:	lsr	x0, x0, #32
  40408c:	lsr	w0, w0, #18
  404090:	mov	w0, w0
  404094:	str	x0, [sp, #32]
  404098:	ldr	w1, [sp, #28]
  40409c:	mov	w0, #0xde83                	// #56963
  4040a0:	movk	w0, #0x431b, lsl #16
  4040a4:	umull	x0, w1, w0
  4040a8:	lsr	x0, x0, #32
  4040ac:	lsr	w0, w0, #18
  4040b0:	mov	w2, #0x4240                	// #16960
  4040b4:	movk	w2, #0xf, lsl #16
  4040b8:	mul	w0, w0, w2
  4040bc:	sub	w0, w1, w0
  4040c0:	mov	w1, w0
  4040c4:	mov	x0, x1
  4040c8:	lsl	x0, x0, #5
  4040cc:	sub	x0, x0, x1
  4040d0:	lsl	x0, x0, #2
  4040d4:	add	x0, x0, x1
  4040d8:	lsl	x0, x0, #3
  4040dc:	str	x0, [sp, #40]
  4040e0:	add	x0, sp, #0x20
  4040e4:	mov	x1, #0x0                   	// #0
  4040e8:	bl	4018c0 <nanosleep@plt>
  4040ec:	ldp	x29, x30, [sp], #48
  4040f0:	ret
  4040f4:	stp	x29, x30, [sp, #-48]!
  4040f8:	mov	x29, sp
  4040fc:	str	x0, [sp, #24]
  404100:	str	x1, [sp, #16]
  404104:	ldr	x0, [sp, #16]
  404108:	cmp	x0, #0x0
  40410c:	b.eq	40411c <ferror@plt+0x26fc>  // b.none
  404110:	ldr	x0, [sp, #16]
  404114:	bl	401630 <strlen@plt>
  404118:	b	404120 <ferror@plt+0x2700>
  40411c:	mov	x0, #0x0                   	// #0
  404120:	str	x0, [sp, #40]
  404124:	ldr	x0, [sp, #24]
  404128:	cmp	x0, #0x0
  40412c:	b.eq	404164 <ferror@plt+0x2744>  // b.none
  404130:	ldr	x0, [sp, #40]
  404134:	cmp	x0, #0x0
  404138:	b.eq	404164 <ferror@plt+0x2744>  // b.none
  40413c:	ldr	x2, [sp, #40]
  404140:	ldr	x1, [sp, #16]
  404144:	ldr	x0, [sp, #24]
  404148:	bl	401760 <strncmp@plt>
  40414c:	cmp	w0, #0x0
  404150:	b.ne	404164 <ferror@plt+0x2744>  // b.any
  404154:	ldr	x1, [sp, #24]
  404158:	ldr	x0, [sp, #40]
  40415c:	add	x0, x1, x0
  404160:	b	404168 <ferror@plt+0x2748>
  404164:	mov	x0, #0x0                   	// #0
  404168:	ldp	x29, x30, [sp], #48
  40416c:	ret
  404170:	sub	sp, sp, #0x10
  404174:	str	x0, [sp, #8]
  404178:	ldr	x0, [sp, #8]
  40417c:	cmp	x0, #0x0
  404180:	b.eq	404194 <ferror@plt+0x2774>  // b.none
  404184:	ldr	x0, [sp, #8]
  404188:	ldrsb	w0, [x0]
  40418c:	cmp	w0, #0x2f
  404190:	b.ne	40419c <ferror@plt+0x277c>  // b.any
  404194:	mov	w0, #0x0                   	// #0
  404198:	b	4041a0 <ferror@plt+0x2780>
  40419c:	mov	w0, #0x1                   	// #1
  4041a0:	add	sp, sp, #0x10
  4041a4:	ret
  4041a8:	stp	x29, x30, [sp, #-64]!
  4041ac:	mov	x29, sp
  4041b0:	str	w0, [sp, #44]
  4041b4:	str	x1, [sp, #32]
  4041b8:	str	x2, [sp, #24]
  4041bc:	b	40425c <ferror@plt+0x283c>
  4041c0:	bl	401980 <__errno_location@plt>
  4041c4:	str	wzr, [x0]
  4041c8:	ldr	x2, [sp, #24]
  4041cc:	ldr	x1, [sp, #32]
  4041d0:	ldr	w0, [sp, #44]
  4041d4:	bl	401810 <write@plt>
  4041d8:	str	x0, [sp, #56]
  4041dc:	ldr	x0, [sp, #56]
  4041e0:	cmp	x0, #0x0
  4041e4:	b.le	404218 <ferror@plt+0x27f8>
  4041e8:	ldr	x0, [sp, #56]
  4041ec:	ldr	x1, [sp, #24]
  4041f0:	sub	x0, x1, x0
  4041f4:	str	x0, [sp, #24]
  4041f8:	ldr	x0, [sp, #24]
  4041fc:	cmp	x0, #0x0
  404200:	b.eq	404240 <ferror@plt+0x2820>  // b.none
  404204:	ldr	x0, [sp, #56]
  404208:	ldr	x1, [sp, #32]
  40420c:	add	x0, x1, x0
  404210:	str	x0, [sp, #32]
  404214:	b	404240 <ferror@plt+0x2820>
  404218:	bl	401980 <__errno_location@plt>
  40421c:	ldr	w0, [x0]
  404220:	cmp	w0, #0x4
  404224:	b.eq	404240 <ferror@plt+0x2820>  // b.none
  404228:	bl	401980 <__errno_location@plt>
  40422c:	ldr	w0, [x0]
  404230:	cmp	w0, #0xb
  404234:	b.eq	404240 <ferror@plt+0x2820>  // b.none
  404238:	mov	w0, #0xffffffff            	// #-1
  40423c:	b	40426c <ferror@plt+0x284c>
  404240:	bl	401980 <__errno_location@plt>
  404244:	ldr	w0, [x0]
  404248:	cmp	w0, #0xb
  40424c:	b.ne	40425c <ferror@plt+0x283c>  // b.any
  404250:	mov	w0, #0xd090                	// #53392
  404254:	movk	w0, #0x3, lsl #16
  404258:	bl	40406c <ferror@plt+0x264c>
  40425c:	ldr	x0, [sp, #24]
  404260:	cmp	x0, #0x0
  404264:	b.ne	4041c0 <ferror@plt+0x27a0>  // b.any
  404268:	mov	w0, #0x0                   	// #0
  40426c:	ldp	x29, x30, [sp], #64
  404270:	ret
  404274:	stp	x29, x30, [sp, #-80]!
  404278:	mov	x29, sp
  40427c:	str	w0, [sp, #44]
  404280:	str	x1, [sp, #32]
  404284:	str	x2, [sp, #24]
  404288:	str	xzr, [sp, #72]
  40428c:	str	wzr, [sp, #68]
  404290:	ldr	x2, [sp, #24]
  404294:	mov	w1, #0x0                   	// #0
  404298:	ldr	x0, [sp, #32]
  40429c:	bl	401790 <memset@plt>
  4042a0:	b	404364 <ferror@plt+0x2944>
  4042a4:	ldr	x2, [sp, #24]
  4042a8:	ldr	x1, [sp, #32]
  4042ac:	ldr	w0, [sp, #44]
  4042b0:	bl	401910 <read@plt>
  4042b4:	str	x0, [sp, #56]
  4042b8:	ldr	x0, [sp, #56]
  4042bc:	cmp	x0, #0x0
  4042c0:	b.gt	404330 <ferror@plt+0x2910>
  4042c4:	ldr	x0, [sp, #56]
  4042c8:	cmp	x0, #0x0
  4042cc:	b.ge	404314 <ferror@plt+0x28f4>  // b.tcont
  4042d0:	bl	401980 <__errno_location@plt>
  4042d4:	ldr	w0, [x0]
  4042d8:	cmp	w0, #0xb
  4042dc:	b.eq	4042f0 <ferror@plt+0x28d0>  // b.none
  4042e0:	bl	401980 <__errno_location@plt>
  4042e4:	ldr	w0, [x0]
  4042e8:	cmp	w0, #0x4
  4042ec:	b.ne	404314 <ferror@plt+0x28f4>  // b.any
  4042f0:	ldr	w0, [sp, #68]
  4042f4:	add	w1, w0, #0x1
  4042f8:	str	w1, [sp, #68]
  4042fc:	cmp	w0, #0x4
  404300:	b.gt	404314 <ferror@plt+0x28f4>
  404304:	mov	w0, #0xd090                	// #53392
  404308:	movk	w0, #0x3, lsl #16
  40430c:	bl	40406c <ferror@plt+0x264c>
  404310:	b	404364 <ferror@plt+0x2944>
  404314:	ldr	x0, [sp, #72]
  404318:	cmp	x0, #0x0
  40431c:	b.eq	404328 <ferror@plt+0x2908>  // b.none
  404320:	ldr	x0, [sp, #72]
  404324:	b	404374 <ferror@plt+0x2954>
  404328:	mov	x0, #0xffffffffffffffff    	// #-1
  40432c:	b	404374 <ferror@plt+0x2954>
  404330:	str	wzr, [sp, #68]
  404334:	ldr	x0, [sp, #56]
  404338:	ldr	x1, [sp, #24]
  40433c:	sub	x0, x1, x0
  404340:	str	x0, [sp, #24]
  404344:	ldr	x0, [sp, #56]
  404348:	ldr	x1, [sp, #32]
  40434c:	add	x0, x1, x0
  404350:	str	x0, [sp, #32]
  404354:	ldr	x1, [sp, #72]
  404358:	ldr	x0, [sp, #56]
  40435c:	add	x0, x1, x0
  404360:	str	x0, [sp, #72]
  404364:	ldr	x0, [sp, #24]
  404368:	cmp	x0, #0x0
  40436c:	b.ne	4042a4 <ferror@plt+0x2884>  // b.any
  404370:	ldr	x0, [sp, #72]
  404374:	ldp	x29, x30, [sp], #80
  404378:	ret
  40437c:	sub	sp, sp, #0x230
  404380:	stp	x29, x30, [sp]
  404384:	mov	x29, sp
  404388:	str	x0, [sp, #24]
  40438c:	str	x1, [sp, #16]
  404390:	str	xzr, [sp, #552]
  404394:	ldr	x0, [sp, #16]
  404398:	cmp	x0, #0x0
  40439c:	b.eq	4043b0 <ferror@plt+0x2990>  // b.none
  4043a0:	ldr	x0, [sp, #16]
  4043a4:	ldrsb	w0, [x0]
  4043a8:	cmp	w0, #0x0
  4043ac:	b.ne	4043b8 <ferror@plt+0x2998>  // b.any
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	b	4044c4 <ferror@plt+0x2aa4>
  4043b8:	ldr	x0, [sp, #24]
  4043bc:	cmp	x0, #0x0
  4043c0:	b.ne	4043d0 <ferror@plt+0x29b0>  // b.any
  4043c4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4043c8:	add	x0, x0, #0x6a0
  4043cc:	str	x0, [sp, #24]
  4043d0:	add	x5, sp, #0x118
  4043d4:	ldr	x4, [sp, #16]
  4043d8:	ldr	x3, [sp, #24]
  4043dc:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4043e0:	add	x2, x0, #0x6a8
  4043e4:	mov	x1, #0x100                 	// #256
  4043e8:	mov	x0, x5
  4043ec:	bl	4016f0 <snprintf@plt>
  4043f0:	add	x2, sp, #0x118
  4043f4:	adrp	x0, 405000 <ferror@plt+0x35e0>
  4043f8:	add	x1, x0, #0x6c0
  4043fc:	mov	x0, x2
  404400:	bl	401740 <fopen@plt>
  404404:	str	x0, [sp, #544]
  404408:	ldr	x0, [sp, #544]
  40440c:	cmp	x0, #0x0
  404410:	b.ne	40441c <ferror@plt+0x29fc>  // b.any
  404414:	mov	x0, #0x0                   	// #0
  404418:	b	4044c4 <ferror@plt+0x2aa4>
  40441c:	add	x0, sp, #0x20
  404420:	ldr	x2, [sp, #544]
  404424:	mov	w1, #0xf4                  	// #244
  404428:	bl	4019f0 <fgets@plt>
  40442c:	cmp	x0, #0x0
  404430:	b.eq	4044b8 <ferror@plt+0x2a98>  // b.none
  404434:	add	x0, sp, #0x20
  404438:	bl	401630 <strlen@plt>
  40443c:	str	x0, [sp, #536]
  404440:	ldr	x0, [sp, #536]
  404444:	cmp	x0, #0x1
  404448:	b.ls	4044b8 <ferror@plt+0x2a98>  // b.plast
  40444c:	ldr	x0, [sp, #536]
  404450:	sub	x0, x0, #0x1
  404454:	add	x1, sp, #0x20
  404458:	strb	wzr, [x1, x0]
  40445c:	add	x0, sp, #0x20
  404460:	add	x4, sp, #0x118
  404464:	mov	x3, x0
  404468:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40446c:	add	x2, x0, #0x6c8
  404470:	mov	x1, #0x100                 	// #256
  404474:	mov	x0, x4
  404478:	bl	4016f0 <snprintf@plt>
  40447c:	ldr	x0, [sp, #24]
  404480:	cmp	x0, #0x0
  404484:	b.eq	404498 <ferror@plt+0x2a78>  // b.none
  404488:	ldr	x0, [sp, #24]
  40448c:	ldrsb	w0, [x0]
  404490:	cmp	w0, #0x0
  404494:	b.ne	4044ac <ferror@plt+0x2a8c>  // b.any
  404498:	add	x0, sp, #0x118
  40449c:	mov	w1, #0x0                   	// #0
  4044a0:	bl	401840 <access@plt>
  4044a4:	cmp	w0, #0x0
  4044a8:	b.ne	4044b8 <ferror@plt+0x2a98>  // b.any
  4044ac:	add	x0, sp, #0x118
  4044b0:	bl	4017c0 <strdup@plt>
  4044b4:	str	x0, [sp, #552]
  4044b8:	ldr	x0, [sp, #544]
  4044bc:	bl	401710 <fclose@plt>
  4044c0:	ldr	x0, [sp, #552]
  4044c4:	ldp	x29, x30, [sp]
  4044c8:	add	sp, sp, #0x230
  4044cc:	ret
  4044d0:	stp	x29, x30, [sp, #-32]!
  4044d4:	mov	x29, sp
  4044d8:	str	x0, [sp, #24]
  4044dc:	ldr	x1, [sp, #24]
  4044e0:	mov	x0, #0x0                   	// #0
  4044e4:	bl	40437c <ferror@plt+0x295c>
  4044e8:	ldp	x29, x30, [sp], #32
  4044ec:	ret
  4044f0:	stp	x29, x30, [sp, #-176]!
  4044f4:	mov	x29, sp
  4044f8:	str	x0, [sp, #24]
  4044fc:	str	x1, [sp, #16]
  404500:	mov	w1, #0x2f                  	// #47
  404504:	ldr	x0, [sp, #24]
  404508:	bl	4017f0 <strrchr@plt>
  40450c:	str	x0, [sp, #168]
  404510:	ldr	x0, [sp, #16]
  404514:	str	xzr, [x0]
  404518:	ldr	x0, [sp, #168]
  40451c:	cmp	x0, #0x0
  404520:	b.eq	404598 <ferror@plt+0x2b78>  // b.none
  404524:	mov	x2, #0x4                   	// #4
  404528:	adrp	x0, 405000 <ferror@plt+0x35e0>
  40452c:	add	x1, x0, #0x6d8
  404530:	ldr	x0, [sp, #168]
  404534:	bl	401760 <strncmp@plt>
  404538:	cmp	w0, #0x0
  40453c:	b.ne	404598 <ferror@plt+0x2b78>  // b.any
  404540:	bl	401890 <__ctype_b_loc@plt>
  404544:	ldr	x1, [x0]
  404548:	ldr	x0, [sp, #168]
  40454c:	add	x0, x0, #0x4
  404550:	ldrsb	w0, [x0]
  404554:	sxtb	x0, w0
  404558:	lsl	x0, x0, #1
  40455c:	add	x0, x1, x0
  404560:	ldrh	w0, [x0]
  404564:	and	w0, w0, #0x800
  404568:	cmp	w0, #0x0
  40456c:	b.eq	404598 <ferror@plt+0x2b78>  // b.none
  404570:	add	x0, sp, #0x28
  404574:	mov	x1, x0
  404578:	ldr	x0, [sp, #24]
  40457c:	bl	404b18 <ferror@plt+0x30f8>
  404580:	cmp	w0, #0x0
  404584:	b.ne	404598 <ferror@plt+0x2b78>  // b.any
  404588:	ldr	w0, [sp, #56]
  40458c:	and	w0, w0, #0xf000
  404590:	cmp	w0, #0x6, lsl #12
  404594:	b.eq	4045a0 <ferror@plt+0x2b80>  // b.none
  404598:	mov	w0, #0x0                   	// #0
  40459c:	b	4045b4 <ferror@plt+0x2b94>
  4045a0:	ldr	x0, [sp, #168]
  4045a4:	add	x1, x0, #0x1
  4045a8:	ldr	x0, [sp, #16]
  4045ac:	str	x1, [x0]
  4045b0:	mov	w0, #0x1                   	// #1
  4045b4:	ldp	x29, x30, [sp], #176
  4045b8:	ret
  4045bc:	mov	x12, #0x1040                	// #4160
  4045c0:	sub	sp, sp, x12
  4045c4:	stp	x29, x30, [sp]
  4045c8:	mov	x29, sp
  4045cc:	str	x0, [sp, #24]
  4045d0:	ldr	x0, [sp, #24]
  4045d4:	bl	404170 <ferror@plt+0x2750>
  4045d8:	cmp	w0, #0x0
  4045dc:	b.ne	4045f8 <ferror@plt+0x2bd8>  // b.any
  4045e0:	bl	401980 <__errno_location@plt>
  4045e4:	mov	x1, x0
  4045e8:	mov	w0, #0x16                  	// #22
  4045ec:	str	w0, [x1]
  4045f0:	mov	x0, #0x0                   	// #0
  4045f4:	b	404720 <ferror@plt+0x2d00>
  4045f8:	add	x0, sp, #0x20
  4045fc:	mov	x1, #0x1000                	// #4096
  404600:	bl	401600 <getcwd@plt>
  404604:	cmp	x0, #0x0
  404608:	b.ne	404614 <ferror@plt+0x2bf4>  // b.any
  40460c:	mov	x0, #0x0                   	// #0
  404610:	b	404720 <ferror@plt+0x2d00>
  404614:	adrp	x0, 405000 <ferror@plt+0x35e0>
  404618:	add	x1, x0, #0x6e0
  40461c:	ldr	x0, [sp, #24]
  404620:	bl	4040f4 <ferror@plt+0x26d4>
  404624:	cmp	x0, #0x0
  404628:	b.eq	40463c <ferror@plt+0x2c1c>  // b.none
  40462c:	ldr	x0, [sp, #24]
  404630:	add	x0, x0, #0x2
  404634:	str	x0, [sp, #24]
  404638:	b	404658 <ferror@plt+0x2c38>
  40463c:	adrp	x0, 405000 <ferror@plt+0x35e0>
  404640:	add	x1, x0, #0x6e8
  404644:	ldr	x0, [sp, #24]
  404648:	bl	401870 <strcmp@plt>
  40464c:	cmp	w0, #0x0
  404650:	b.ne	404658 <ferror@plt+0x2c38>  // b.any
  404654:	str	xzr, [sp, #24]
  404658:	ldr	x0, [sp, #24]
  40465c:	cmp	x0, #0x0
  404660:	b.eq	404674 <ferror@plt+0x2c54>  // b.none
  404664:	ldr	x0, [sp, #24]
  404668:	ldrsb	w0, [x0]
  40466c:	cmp	w0, #0x0
  404670:	b.ne	404680 <ferror@plt+0x2c60>  // b.any
  404674:	add	x0, sp, #0x20
  404678:	bl	4017c0 <strdup@plt>
  40467c:	b	404720 <ferror@plt+0x2d00>
  404680:	add	x0, sp, #0x20
  404684:	bl	401630 <strlen@plt>
  404688:	str	x0, [sp, #4152]
  40468c:	ldr	x0, [sp, #24]
  404690:	bl	401630 <strlen@plt>
  404694:	str	x0, [sp, #4144]
  404698:	ldr	x1, [sp, #4152]
  40469c:	ldr	x0, [sp, #4144]
  4046a0:	add	x0, x1, x0
  4046a4:	add	x0, x0, #0x2
  4046a8:	bl	401750 <malloc@plt>
  4046ac:	str	x0, [sp, #4136]
  4046b0:	ldr	x0, [sp, #4136]
  4046b4:	str	x0, [sp, #4128]
  4046b8:	ldr	x0, [sp, #4136]
  4046bc:	cmp	x0, #0x0
  4046c0:	b.ne	4046cc <ferror@plt+0x2cac>  // b.any
  4046c4:	mov	x0, #0x0                   	// #0
  4046c8:	b	404720 <ferror@plt+0x2d00>
  4046cc:	add	x0, sp, #0x20
  4046d0:	ldr	x2, [sp, #4152]
  4046d4:	mov	x1, x0
  4046d8:	ldr	x0, [sp, #4128]
  4046dc:	bl	4015e0 <memcpy@plt>
  4046e0:	ldr	x1, [sp, #4128]
  4046e4:	ldr	x0, [sp, #4152]
  4046e8:	add	x0, x1, x0
  4046ec:	str	x0, [sp, #4128]
  4046f0:	ldr	x0, [sp, #4128]
  4046f4:	add	x1, x0, #0x1
  4046f8:	str	x1, [sp, #4128]
  4046fc:	mov	w1, #0x2f                  	// #47
  404700:	strb	w1, [x0]
  404704:	ldr	x0, [sp, #4144]
  404708:	add	x0, x0, #0x1
  40470c:	mov	x2, x0
  404710:	ldr	x1, [sp, #24]
  404714:	ldr	x0, [sp, #4128]
  404718:	bl	4015e0 <memcpy@plt>
  40471c:	ldr	x0, [sp, #4136]
  404720:	ldp	x29, x30, [sp]
  404724:	mov	x12, #0x1040                	// #4160
  404728:	add	sp, sp, x12
  40472c:	ret
  404730:	stp	x29, x30, [sp, #-64]!
  404734:	mov	x29, sp
  404738:	str	x0, [sp, #24]
  40473c:	ldr	x0, [sp, #24]
  404740:	cmp	x0, #0x0
  404744:	b.eq	404758 <ferror@plt+0x2d38>  // b.none
  404748:	ldr	x0, [sp, #24]
  40474c:	ldrsb	w0, [x0]
  404750:	cmp	w0, #0x0
  404754:	b.ne	404760 <ferror@plt+0x2d40>  // b.any
  404758:	mov	x0, #0x0                   	// #0
  40475c:	b	4047cc <ferror@plt+0x2dac>
  404760:	mov	x1, #0x0                   	// #0
  404764:	ldr	x0, [sp, #24]
  404768:	bl	401920 <realpath@plt>
  40476c:	str	x0, [sp, #56]
  404770:	ldr	x0, [sp, #56]
  404774:	cmp	x0, #0x0
  404778:	b.ne	404788 <ferror@plt+0x2d68>  // b.any
  40477c:	ldr	x0, [sp, #24]
  404780:	bl	4017c0 <strdup@plt>
  404784:	b	4047cc <ferror@plt+0x2dac>
  404788:	add	x0, sp, #0x28
  40478c:	mov	x1, x0
  404790:	ldr	x0, [sp, #56]
  404794:	bl	4044f0 <ferror@plt+0x2ad0>
  404798:	cmp	w0, #0x0
  40479c:	b.eq	4047c8 <ferror@plt+0x2da8>  // b.none
  4047a0:	ldr	x0, [sp, #40]
  4047a4:	bl	4044d0 <ferror@plt+0x2ab0>
  4047a8:	str	x0, [sp, #48]
  4047ac:	ldr	x0, [sp, #48]
  4047b0:	cmp	x0, #0x0
  4047b4:	b.eq	4047c8 <ferror@plt+0x2da8>  // b.none
  4047b8:	ldr	x0, [sp, #56]
  4047bc:	bl	4018a0 <free@plt>
  4047c0:	ldr	x0, [sp, #48]
  4047c4:	b	4047cc <ferror@plt+0x2dac>
  4047c8:	ldr	x0, [sp, #56]
  4047cc:	ldp	x29, x30, [sp], #64
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-80]!
  4047d8:	mov	x29, sp
  4047dc:	str	x0, [sp, #24]
  4047e0:	str	xzr, [sp, #72]
  4047e4:	str	wzr, [sp, #68]
  4047e8:	ldr	x0, [sp, #24]
  4047ec:	cmp	x0, #0x0
  4047f0:	b.eq	404804 <ferror@plt+0x2de4>  // b.none
  4047f4:	ldr	x0, [sp, #24]
  4047f8:	ldrsb	w0, [x0]
  4047fc:	cmp	w0, #0x0
  404800:	b.ne	40480c <ferror@plt+0x2dec>  // b.any
  404804:	mov	x0, #0x0                   	// #0
  404808:	b	404a78 <ferror@plt+0x3058>
  40480c:	add	x0, sp, #0x30
  404810:	bl	4016a0 <pipe@plt>
  404814:	cmp	w0, #0x0
  404818:	b.eq	404824 <ferror@plt+0x2e04>  // b.none
  40481c:	mov	x0, #0x0                   	// #0
  404820:	b	404a78 <ferror@plt+0x3058>
  404824:	bl	4016e0 <fork@plt>
  404828:	str	w0, [sp, #64]
  40482c:	ldr	w0, [sp, #64]
  404830:	cmn	w0, #0x1
  404834:	b.eq	404874 <ferror@plt+0x2e54>  // b.none
  404838:	ldr	w0, [sp, #64]
  40483c:	cmp	w0, #0x0
  404840:	b.eq	40488c <ferror@plt+0x2e6c>  // b.none
  404844:	nop
  404848:	ldr	w0, [sp, #52]
  40484c:	bl	4017e0 <close@plt>
  404850:	mov	w0, #0xffffffff            	// #-1
  404854:	str	w0, [sp, #52]
  404858:	ldr	w0, [sp, #48]
  40485c:	add	x1, sp, #0x28
  404860:	mov	x2, #0x8                   	// #8
  404864:	bl	404274 <ferror@plt+0x2854>
  404868:	cmp	x0, #0x8
  40486c:	b.eq	4049a8 <ferror@plt+0x2f88>  // b.none
  404870:	b	404a34 <ferror@plt+0x3014>
  404874:	ldr	w0, [sp, #48]
  404878:	bl	4017e0 <close@plt>
  40487c:	ldr	w0, [sp, #52]
  404880:	bl	4017e0 <close@plt>
  404884:	mov	x0, #0x0                   	// #0
  404888:	b	404a78 <ferror@plt+0x3058>
  40488c:	ldr	w0, [sp, #48]
  404890:	bl	4017e0 <close@plt>
  404894:	mov	w0, #0xffffffff            	// #-1
  404898:	str	w0, [sp, #48]
  40489c:	bl	401980 <__errno_location@plt>
  4048a0:	str	wzr, [x0]
  4048a4:	bl	4018b0 <getgid@plt>
  4048a8:	bl	401830 <setgid@plt>
  4048ac:	cmp	w0, #0x0
  4048b0:	b.lt	4048c4 <ferror@plt+0x2ea4>  // b.tstop
  4048b4:	bl	401690 <getuid@plt>
  4048b8:	bl	401610 <setuid@plt>
  4048bc:	cmp	w0, #0x0
  4048c0:	b.ge	4048cc <ferror@plt+0x2eac>  // b.tcont
  4048c4:	str	xzr, [sp, #72]
  4048c8:	b	40492c <ferror@plt+0x2f0c>
  4048cc:	str	xzr, [sp, #32]
  4048d0:	mov	x1, #0x0                   	// #0
  4048d4:	ldr	x0, [sp, #24]
  4048d8:	bl	401920 <realpath@plt>
  4048dc:	str	x0, [sp, #72]
  4048e0:	ldr	x0, [sp, #72]
  4048e4:	cmp	x0, #0x0
  4048e8:	b.eq	40492c <ferror@plt+0x2f0c>  // b.none
  4048ec:	add	x0, sp, #0x20
  4048f0:	mov	x1, x0
  4048f4:	ldr	x0, [sp, #72]
  4048f8:	bl	4044f0 <ferror@plt+0x2ad0>
  4048fc:	cmp	w0, #0x0
  404900:	b.eq	40492c <ferror@plt+0x2f0c>  // b.none
  404904:	ldr	x0, [sp, #32]
  404908:	bl	4044d0 <ferror@plt+0x2ab0>
  40490c:	str	x0, [sp, #56]
  404910:	ldr	x0, [sp, #56]
  404914:	cmp	x0, #0x0
  404918:	b.eq	40492c <ferror@plt+0x2f0c>  // b.none
  40491c:	ldr	x0, [sp, #72]
  404920:	bl	4018a0 <free@plt>
  404924:	ldr	x0, [sp, #56]
  404928:	str	x0, [sp, #72]
  40492c:	ldr	x0, [sp, #72]
  404930:	cmp	x0, #0x0
  404934:	b.eq	404944 <ferror@plt+0x2f24>  // b.none
  404938:	ldr	x0, [sp, #72]
  40493c:	bl	401630 <strlen@plt>
  404940:	b	40496c <ferror@plt+0x2f4c>
  404944:	bl	401980 <__errno_location@plt>
  404948:	ldr	w0, [x0]
  40494c:	cmp	w0, #0x0
  404950:	b.eq	404968 <ferror@plt+0x2f48>  // b.none
  404954:	bl	401980 <__errno_location@plt>
  404958:	ldr	w0, [x0]
  40495c:	neg	w0, w0
  404960:	sxtw	x0, w0
  404964:	b	40496c <ferror@plt+0x2f4c>
  404968:	mov	x0, #0xffffffffffffffea    	// #-22
  40496c:	str	x0, [sp, #40]
  404970:	ldr	w0, [sp, #52]
  404974:	add	x1, sp, #0x28
  404978:	mov	x2, #0x8                   	// #8
  40497c:	bl	4041a8 <ferror@plt+0x2788>
  404980:	ldr	x0, [sp, #72]
  404984:	cmp	x0, #0x0
  404988:	b.eq	4049a0 <ferror@plt+0x2f80>  // b.none
  40498c:	ldr	w0, [sp, #52]
  404990:	ldr	x1, [sp, #40]
  404994:	mov	x2, x1
  404998:	ldr	x1, [sp, #72]
  40499c:	bl	4041a8 <ferror@plt+0x2788>
  4049a0:	mov	w0, #0x0                   	// #0
  4049a4:	bl	401650 <exit@plt>
  4049a8:	ldr	x0, [sp, #40]
  4049ac:	cmp	x0, #0x0
  4049b0:	b.ge	4049c4 <ferror@plt+0x2fa4>  // b.tcont
  4049b4:	ldr	x0, [sp, #40]
  4049b8:	neg	w0, w0
  4049bc:	str	w0, [sp, #68]
  4049c0:	b	404a34 <ferror@plt+0x3014>
  4049c4:	ldr	x0, [sp, #40]
  4049c8:	add	x0, x0, #0x1
  4049cc:	bl	401750 <malloc@plt>
  4049d0:	str	x0, [sp, #72]
  4049d4:	ldr	x0, [sp, #72]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.ne	4049ec <ferror@plt+0x2fcc>  // b.any
  4049e0:	mov	w0, #0xc                   	// #12
  4049e4:	str	w0, [sp, #68]
  4049e8:	b	404a34 <ferror@plt+0x3014>
  4049ec:	ldr	w0, [sp, #48]
  4049f0:	ldr	x1, [sp, #40]
  4049f4:	mov	x2, x1
  4049f8:	ldr	x1, [sp, #72]
  4049fc:	bl	404274 <ferror@plt+0x2854>
  404a00:	mov	x1, x0
  404a04:	ldr	x0, [sp, #40]
  404a08:	cmp	x1, x0
  404a0c:	b.eq	404a20 <ferror@plt+0x3000>  // b.none
  404a10:	bl	401980 <__errno_location@plt>
  404a14:	ldr	w0, [x0]
  404a18:	str	w0, [sp, #68]
  404a1c:	b	404a34 <ferror@plt+0x3014>
  404a20:	ldr	x0, [sp, #40]
  404a24:	mov	x1, x0
  404a28:	ldr	x0, [sp, #72]
  404a2c:	add	x0, x0, x1
  404a30:	strb	wzr, [x0]
  404a34:	ldr	w0, [sp, #68]
  404a38:	cmp	w0, #0x0
  404a3c:	b.eq	404a4c <ferror@plt+0x302c>  // b.none
  404a40:	ldr	x0, [sp, #72]
  404a44:	bl	4018a0 <free@plt>
  404a48:	str	xzr, [sp, #72]
  404a4c:	ldr	w0, [sp, #48]
  404a50:	bl	4017e0 <close@plt>
  404a54:	mov	w2, #0x0                   	// #0
  404a58:	mov	x1, #0x0                   	// #0
  404a5c:	ldr	w0, [sp, #64]
  404a60:	bl	4019c0 <waitpid@plt>
  404a64:	bl	401980 <__errno_location@plt>
  404a68:	mov	x1, x0
  404a6c:	ldr	w0, [sp, #68]
  404a70:	str	w0, [x1]
  404a74:	ldr	x0, [sp, #72]
  404a78:	ldp	x29, x30, [sp], #80
  404a7c:	ret
  404a80:	stp	x29, x30, [sp, #-64]!
  404a84:	mov	x29, sp
  404a88:	stp	x19, x20, [sp, #16]
  404a8c:	adrp	x20, 415000 <ferror@plt+0x135e0>
  404a90:	add	x20, x20, #0xdf0
  404a94:	stp	x21, x22, [sp, #32]
  404a98:	adrp	x21, 415000 <ferror@plt+0x135e0>
  404a9c:	add	x21, x21, #0xde8
  404aa0:	sub	x20, x20, x21
  404aa4:	mov	w22, w0
  404aa8:	stp	x23, x24, [sp, #48]
  404aac:	mov	x23, x1
  404ab0:	mov	x24, x2
  404ab4:	bl	4015a8 <memcpy@plt-0x38>
  404ab8:	cmp	xzr, x20, asr #3
  404abc:	b.eq	404ae8 <ferror@plt+0x30c8>  // b.none
  404ac0:	asr	x20, x20, #3
  404ac4:	mov	x19, #0x0                   	// #0
  404ac8:	ldr	x3, [x21, x19, lsl #3]
  404acc:	mov	x2, x24
  404ad0:	add	x19, x19, #0x1
  404ad4:	mov	x1, x23
  404ad8:	mov	w0, w22
  404adc:	blr	x3
  404ae0:	cmp	x20, x19
  404ae4:	b.ne	404ac8 <ferror@plt+0x30a8>  // b.any
  404ae8:	ldp	x19, x20, [sp, #16]
  404aec:	ldp	x21, x22, [sp, #32]
  404af0:	ldp	x23, x24, [sp, #48]
  404af4:	ldp	x29, x30, [sp], #64
  404af8:	ret
  404afc:	nop
  404b00:	ret
  404b04:	nop
  404b08:	adrp	x2, 416000 <ferror@plt+0x145e0>
  404b0c:	mov	x1, #0x0                   	// #0
  404b10:	ldr	x2, [x2, #560]
  404b14:	b	4016c0 <__cxa_atexit@plt>
  404b18:	mov	x2, x1
  404b1c:	mov	x1, x0
  404b20:	mov	w0, #0x0                   	// #0
  404b24:	b	4019b0 <__xstat@plt>

Disassembly of section .fini:

0000000000404b28 <.fini>:
  404b28:	stp	x29, x30, [sp, #-16]!
  404b2c:	mov	x29, sp
  404b30:	ldp	x29, x30, [sp], #16
  404b34:	ret
