<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESDR_AHB</name><vendor>Actel</vendor><library>DirectCore</library><version>4.3.100</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vlog\test\bfm_main.v</name><userFileType>Verilog</userFileType></file><file fileid="1"><name>rtl\vlog\test\bfm_ahbl.v</name><userFileType>Verilog</userFileType></file><file fileid="2"><name>rtl\vlog\test\bfm_package.v</name><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/></vendorExtensions></file><file fileid="3"><name>rtl\vlog\test\bfm_apbtoapb.v</name><userFileType>Verilog</userFileType></file><file fileid="4"><name>rtl\vlog\test\bfm_ahblapb.v</name><userFileType>Verilog</userFileType></file><file fileid="5"><name>rtl\vlog\test\bfm_apbslave.v</name><userFileType>Verilog</userFileType></file><file fileid="6"><name>rtl\vlog\test\bfm_apbslaveext.v</name><userFileType>Verilog</userFileType></file><file fileid="7"><name>rtl\vlog\test\bfm_ahbtoapb.v</name><userFileType>Verilog</userFileType></file><file fileid="8"><name>rtl\vlog\test\bfm_apb.v</name><userFileType>Verilog</userFileType></file><file fileid="9"><name>rtl\vlog\test\bfm_ahbslave.v</name><userFileType>Verilog</userFileType></file><file fileid="10"><name>rtl\vlog\test\bfm_ahbslaveext.v</name><userFileType>Verilog</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="11"><name>mti\scripts\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="12"><name>mti\scripts\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="13"><name>mti\scripts\master.vec</name><userFileType>unknown</userFileType></file><file fileid="14"><name>mti\scripts\wave_vlog.do</name><userFileType>DO</userFileType></file><file fileid="15"><name>mti\scripts\bfmtovec_compile.tcl</name><userFileType>tclSource</userFileType></file><file fileid="16"><name>mti\scripts\master.bfm</name><userFileType>BFM</userFileType></file><file fileid="17"><name>mti\scripts\time.do</name><userFileType>DO</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="18"><name>rtl\vlog\core\coresdrahb_coresdr.v</name><userFileType>Verilog</userFileType></file><file fileid="19"><name>rtl\vlog\core\coresdrahb_fastinit.v</name><userFileType>Verilog</userFileType></file><file fileid="20"><name>rtl\vlog\core\coresdrahb_fastsdram.v</name><userFileType>Verilog</userFileType></file><file fileid="21"><name>rtl\vlog\core\coresdrahb_openbank.v</name><userFileType>Verilog</userFileType></file><file fileid="22"><name>rtl\vlog\core\pll_2x_smartfusion2.v</name><userFileType>Verilog</userFileType></file><file fileid="23"><name>rtl\vlog\core\pll_4x_smartfusion2.v</name><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>