Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 28 08:45:15 2022
| Host         : LAPTOP-HV24UVAI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file textbench_control_sets_placed.rpt
| Design       : textbench
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |              14 |            3 |
| No           | Yes                   | No                     |             279 |          147 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+
|                   Clock Signal                   |            Enable Signal           |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+
|  mips_and_rom0/mips0/id_ex0/ex_aluop_reg[5]_1    |                                    |                                           |                1 |              1 |
|  clk_bps_BUFG                                    |                                    | mips_and_rom0/mips0/pc_reg0/pc[7]_i_1_n_3 |                1 |              7 |
|  mips_and_rom0/mips0/id_ex0/ex_aluop_reg[5]_0[0] |                                    |                                           |                3 |             10 |
|  clk_IBUF_BUFG                                   |                                    | mips_and_rom0/mips0/ex0/rst_n             |                3 |             14 |
|  clk_IBUF_BUFG                                   | counter/cnt_second[13]_i_1_n_3     | mips_and_rom0/mips0/ex0/rst_n             |                3 |             14 |
|  n_2_1609_BUFG                                   |                                    | mips_and_rom0/mips0/ex0/rst_n             |               22 |             32 |
|  n_0_1754_BUFG                                   |                                    | mips_and_rom0/mips0/ex0/rst_n             |               23 |             32 |
|  n_1_1644_BUFG                                   |                                    | mips_and_rom0/mips0/ex0/rst_n             |               19 |             32 |
|  clk_bps_BUFG                                    | mips_and_rom0/mips0/mem_wb0/p_0_in |                                           |               12 |             96 |
|  clk_bps_BUFG                                    |                                    | mips_and_rom0/mips0/ex0/rst_n             |               82 |            176 |
+--------------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+


