
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121903                       # Number of seconds simulated
sim_ticks                                121902886020                       # Number of ticks simulated
final_tick                               691734179154                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115077                       # Simulator instruction rate (inst/s)
host_op_rate                                   149681                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6122776                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891820                       # Number of bytes of host memory used
host_seconds                                 19909.74                       # Real time elapsed on the host
sim_insts                                  2291159704                       # Number of instructions simulated
sim_ops                                    2980105671                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6534528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      7311872                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13849984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2679296                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2679296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        51051                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        57124                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                108203                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20932                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20932                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53604375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59981123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113614898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13650                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21978938                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21978938                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21978938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53604375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59981123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135593837                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292333061                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21159300                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18797750                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829007                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11162248                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10845574                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339811                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52672                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228401608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119794372                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21159300                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12185385                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24212220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5616148                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3640264                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13974623                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821313                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    260031726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.518799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235819506     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097171      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038881      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764993      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3590307      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4347564      1.67%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043441      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564400      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9765463      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    260031726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.409787                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226292947                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5765360                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24176562                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24078                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3772778                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2059834                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4834                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134832317                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3772778                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226584745                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3442738                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1347659                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23903225                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       980579                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134674449                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90326                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       666477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177737584                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608864606                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608864606                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31026385                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9284                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2822212                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23507007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73780                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925167                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134174374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127426448                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80141                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20472361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42606103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    260031726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205435204     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22935661      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11760564      4.52%     92.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6718648      2.58%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503280      2.89%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3752685      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509204      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349894      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66586      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    260031726                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233303     47.22%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185993     37.65%     84.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74744     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99996287     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005817      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22295999     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119125      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127426448                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435895                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             494040                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003877                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515458803                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154665538                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124473014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127920488                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3981198                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112282                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3772778                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2598623                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78758                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134192879                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23507007                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141190                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9284                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          798                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126307587                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22021222                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118861                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26140312                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19528560                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119090                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432067                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124506919                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124473014                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71154830                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164077277                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.425792                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433667                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21548746                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833468                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256258948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439591                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.288904                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    214057187     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992602      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12498553      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469157      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114525      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1058820      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4519917      1.76%     99.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005165      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1543022      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256258948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1543022                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388913884                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272168752                       # The number of ROB writes
system.switch_cpus0.timesIdled                6096213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32301335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.923330                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.923330                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342076                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342076                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584959937                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162304032                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142693784                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292333061                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22603379                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18476261                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2203420                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9346449                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8876860                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2319127                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100027                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    217820469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126944498                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22603379                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11195987                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26451620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6102388                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9980166                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13342778                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2205569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    258114110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.941817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231662490     89.75%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1271556      0.49%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1936481      0.75%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2648658      1.03%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2718889      1.05%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2272389      0.88%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1290655      0.50%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1900810      0.74%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12412182      4.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    258114110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077321                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.434246                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215309519                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12512030                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26379867                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51076                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3861615                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3733724                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155543561                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3861615                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       215919873                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2185221                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8780531                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25832401                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1534466                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155448352                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2034                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        356009                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2215                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216016783                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723445247                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723445247                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186849794                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29166957                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43151                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24909                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4444720                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14766568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8096556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       143152                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1758919                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155237655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43125                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147307795                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29306                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17557625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41606746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    258114110                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.570708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195815081     75.86%     75.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25407222      9.84%     85.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13138804      5.09%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9890945      3.83%     94.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7689867      2.98%     97.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3086720      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1966184      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       994338      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       124949      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    258114110                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26113     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95732     36.79%     46.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138338     53.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123413778     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2281218      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18240      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13558345      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8036214      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147307795                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.503904                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             260183                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001766                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    553019186                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172838786                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145092048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147567978                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345029                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2436765                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       194399                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3861615                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1862746                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       143728                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155280781                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        71249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14766568                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8096556                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24885                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1283308                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1250634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2533942                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145301496                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12783611                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2006296                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20817767                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20542609                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8034156                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497041                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145092135                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145092048                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83509283                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223703764                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496324                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373303                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109430041                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    134493396                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20788584                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2239836                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    254252495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.528976                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199265405     78.37%     78.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27112332     10.66%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10304370      4.05%     93.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4970084      1.95%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4116869      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2463009      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2081248      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       921361      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3017817      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    254252495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109430041                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     134493396                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20231957                       # Number of memory references committed
system.switch_cpus1.commit.loads             12329800                       # Number of loads committed
system.switch_cpus1.commit.membars              18240                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19290291                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        121226682                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2744230                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3017817                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           406516658                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314425864                       # The number of ROB writes
system.switch_cpus1.timesIdled                3403108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               34218951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109430041                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            134493396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109430041                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.671415                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.671415                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.374333                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.374333                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654893868                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201316871                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144767029                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36480                       # number of misc regfile writes
system.l20.replacements                         55470                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             149                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55502                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.002685                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.595155                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.005048                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.393921                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.005876                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.081099                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000158                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.918560                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000184                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          149                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    149                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4404                       # number of Writeback hits
system.l20.Writeback_hits::total                 4404                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          149                       # number of demand (read+write) hits
system.l20.demand_hits::total                     149                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          149                       # number of overall hits
system.l20.overall_hits::total                    149                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        51051                       # number of ReadReq misses
system.l20.ReadReq_misses::total                51066                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        51051                       # number of demand (read+write) misses
system.l20.demand_misses::total                 51066                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        51051                       # number of overall misses
system.l20.overall_misses::total                51066                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3252166                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10630210111                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10633462277                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3252166                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10630210111                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10633462277                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3252166                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10630210111                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10633462277                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51200                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51215                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4404                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4404                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51200                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51215                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51200                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51215                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997090                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997091                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997090                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997091                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997090                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997091                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 216811.066667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208227.265107                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208229.786492                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 216811.066667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208227.265107                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208229.786492                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 216811.066667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208227.265107                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208229.786492                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4255                       # number of writebacks
system.l20.writebacks::total                     4255                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        51051                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           51066                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        51051                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            51066                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        51051                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           51066                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2350627                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7568797564                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7571148191                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2350627                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7568797564                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7571148191                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2350627                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7568797564                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7571148191                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997090                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997091                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997090                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997091                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997090                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997091                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156708.466667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148259.535837                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148262.017605                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156708.466667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148259.535837                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148262.017605                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156708.466667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148259.535837                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148262.017605                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         74083                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             269                       # Total number of references to valid blocks.
system.l21.sampled_refs                         74115                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003629                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            7.510658                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.007183                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    24.478694                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.003465                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.234708                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000224                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.764959                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000108                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          269                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    269                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           16946                       # number of Writeback hits
system.l21.Writeback_hits::total                16946                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          269                       # number of demand (read+write) hits
system.l21.demand_hits::total                     269                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          269                       # number of overall hits
system.l21.overall_hits::total                    269                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        57124                       # number of ReadReq misses
system.l21.ReadReq_misses::total                57137                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        57124                       # number of demand (read+write) misses
system.l21.demand_misses::total                 57137                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        57124                       # number of overall misses
system.l21.overall_misses::total                57137                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2574057                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12294659202                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12297233259                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2574057                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12294659202                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12297233259                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2574057                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12294659202                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12297233259                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        57393                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              57406                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        16946                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            16946                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        57393                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               57406                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        57393                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              57406                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.995313                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.995314                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.995313                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.995314                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.995313                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.995314                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 198004.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215227.561130                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215223.642456                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 198004.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215227.561130                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215223.642456                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 198004.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215227.561130                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215223.642456                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               16677                       # number of writebacks
system.l21.writebacks::total                    16677                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        57124                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           57137                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        57124                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            57137                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        57124                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           57137                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1792267                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   8859094765                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   8860887032                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1792267                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   8859094765                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   8860887032                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1792267                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   8859094765                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   8860887032                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995313                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.995314                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.995313                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.995314                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.995313                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.995314                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137866.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155085.336549                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155081.418905                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 137866.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155085.336549                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155081.418905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 137866.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155085.336549                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155081.418905                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.992252                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014006723                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870861.112546                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.992252                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13974607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13974607                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13974607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13974607                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13974607                       # number of overall hits
system.cpu0.icache.overall_hits::total       13974607                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3642411                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3642411                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3642411                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3642411                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3642411                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3642411                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13974623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13974623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13974623                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13974623                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13974623                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13974623                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 227650.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 227650.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 227650.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 227650.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 227650.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 227650.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3376666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3376666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3376666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3376666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3376666                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3376666                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225111.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225111.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51200                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247000373                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51456                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4800.224911                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.062190                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.937810                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808837                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191163                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20091033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20091033                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9286                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24101467                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24101467                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24101467                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24101467                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209933                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209933                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209933                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209933                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209933                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209933                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41956157097                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41956157097                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41956157097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41956157097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41956157097                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41956157097                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20300966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20300966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24311400                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24311400                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24311400                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24311400                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010341                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010341                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008635                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008635                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008635                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008635                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 199854.987529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 199854.987529                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 199854.987529                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 199854.987529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 199854.987529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 199854.987529                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4404                       # number of writebacks
system.cpu0.dcache.writebacks::total             4404                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158733                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158733                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158733                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158733                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158733                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51200                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51200                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51200                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51200                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11065167206                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11065167206                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11065167206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11065167206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11065167206                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11065167206                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216116.546992                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 216116.546992                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 216116.546992                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 216116.546992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 216116.546992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 216116.546992                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998309                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095080040                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221257.687627                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998309                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13342764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13342764                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13342764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13342764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13342764                       # number of overall hits
system.cpu1.icache.overall_hits::total       13342764                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2944103                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2944103                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2944103                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2944103                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2944103                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2944103                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13342778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13342778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13342778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13342778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13342778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13342778                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 210293.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 210293.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 210293.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 210293.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 210293.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 210293.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2682152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2682152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2682152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2682152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2682152                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2682152                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206319.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206319.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 57393                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185924391                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 57649                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3225.110427                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.533106                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.466894                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9377991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9377991                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7861760                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7861760                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19340                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18240                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17239751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17239751                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17239751                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17239751                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165858                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2879                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2879                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       168737                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        168737                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       168737                       # number of overall misses
system.cpu1.dcache.overall_misses::total       168737                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39533733724                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39533733724                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    554790846                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    554790846                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40088524570                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40088524570                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40088524570                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40088524570                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9543849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9543849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7864639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7864639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17408488                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17408488                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17408488                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17408488                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017379                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017379                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000366                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000366                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009693                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009693                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009693                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009693                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 238358.919823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 238358.919823                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 192702.621049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 192702.621049                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 237579.929535                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 237579.929535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 237579.929535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 237579.929535                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1645530                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 149593.636364                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16946                       # number of writebacks
system.cpu1.dcache.writebacks::total            16946                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       108465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       108465                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2879                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2879                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111344                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        57393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        57393                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        57393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        57393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        57393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        57393                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12814532628                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12814532628                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12814532628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12814532628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12814532628                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12814532628                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223276.926245                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223276.926245                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223276.926245                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223276.926245                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223276.926245                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223276.926245                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
