Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Nov 14 09:48:02 2018
| Host         : TELOPSX running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00257-Storage/reports/fir_00257_Storage_16_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_257_top
| Device       : xc7k160t
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                     Instance                     |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_257_top                                      |                                                                   (top) |      43825 |      37883 |    4320 | 1622 | 45593 |    162 |     40 |           20 |
|   (fir_257_top)                                  |                                                                   (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   BUFFER_INST                                    |                                                               Buffering |       1721 |       1721 |       0 |    0 |  2685 |      4 |      0 |           20 |
|     (BUFFER_INST)                                |                                                               Buffering |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|     AXIL_MEM                                     |                                                   memory_access_handler |         99 |         99 |       0 |    0 |     0 |      0 |      0 |            0 |
|     BUF_CTRL                                     |                                                          Buffering_Ctrl |         48 |         48 |       0 |    0 |  1266 |      0 |      0 |            0 |
|       (BUF_CTRL)                                 |                                                          Buffering_Ctrl |         47 |         47 |       0 |    0 |   456 |      0 |      0 |            0 |
|       U0A                                        |                                                          sync_resetn__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1A                                        |                                   double_sync_vector__parameterized0__1 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|       U1B                                        |                                   double_sync_vector__parameterized2__1 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|       U1C                                        |                                      double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U2A                                        |                                   double_sync_vector__parameterized6__1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |            0 |
|       U2B                                        |                                   double_sync_vector__parameterized0__2 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|       U2C                                        |                                   double_sync_vector__parameterized8__1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2D                                        |                                   double_sync_vector__parameterized8__2 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2E                                        |                                      double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |            0 |
|       U2F                                        |                                   double_sync_vector__parameterized8__3 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2G                                        |                                   double_sync_vector__parameterized8__4 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2H                                        |                                      double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|       U2I                                        |                                   double_sync_vector__parameterized8__5 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2J                                        |                                      double_sync_vector__parameterized2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|       U2M                                        |                                   double_sync_vector__parameterized8__6 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2N                                        |                                   double_sync_vector__parameterized8__7 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |            0 |
|       U2O                                        |                                   double_sync_vector__parameterized8__8 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |            0 |
|       U3A                                        |                                          double_sync__parameterized0__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3B                                        |                                          double_sync__parameterized0__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3D                                        |                                          double_sync__parameterized0__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     FSM                                          |                                           BUFFERING_FSM__parameterized0 |       1381 |       1381 |       0 |    0 |  1059 |      0 |      0 |           20 |
|       (FSM)                                      |                                           BUFFERING_FSM__parameterized0 |       1380 |       1380 |       0 |    0 |  1055 |      0 |      0 |           20 |
|       WL_sync                                    |                                          double_sync__parameterized0__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       inst_sync_reset                            |                                                          sync_resetn__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U1                                           |                                          axis32_tid_gen__parameterized0 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       (U1)                                       |                                          axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U1                                         |                                                          sync_resetn__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U11                                          |                                                      axil32_to_native96 |         40 |         40 |       0 |    0 |    52 |      0 |      0 |            0 |
|       (U11)                                      |                                                      axil32_to_native96 |         40 |         40 |       0 |    0 |    50 |      0 |      0 |            0 |
|       sync_reset_inst                            |                                                           sync_reset__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U16                                          |                                        axis32_hole_sync__parameterized0 |         63 |         63 |       0 |    0 |   117 |      0 |      0 |            0 |
|       (U16)                                      |                                        axis32_hole_sync__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U1                                         |                                                           sync_reset__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                         |                                                              axis32_reg |         58 |         58 |       0 |    0 |   111 |      0 |      0 |            0 |
|         (U2)                                     |                                                              axis32_reg |         58 |         58 |       0 |    0 |   109 |      0 |      0 |            0 |
|         U0                                       |                                                              sync_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       detect_eof.detect_frame_done0              |                                                   axis32_img_boundaries |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|         (detect_eof.detect_frame_done0)          |                                                   axis32_img_boundaries |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                       |                                                          sync_resetn__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U2                                           |                                                     axis16_merge_axis32 |         47 |         47 |       0 |    0 |    93 |      0 |      0 |            0 |
|       (U2)                                       |                                                     axis16_merge_axis32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                         |                                                  ip_axis16_merge_axis32 |         47 |         47 |       0 |    0 |    93 |      0 |      0 |            0 |
|         (U1)                                     |                                                  ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                     | ip_axis16_merge_axis32_axis_dwidth_converter_v1_1_axis_dwidth_converter |         47 |         47 |       0 |    0 |    93 |      0 |      0 |            0 |
|           (inst)                                 | ip_axis16_merge_axis32_axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0 |         ip_axis16_merge_axis32_axis_dwidth_converter_v1_1_axisc_upsizer |         46 |         46 |       0 |    0 |    92 |      0 |      0 |            0 |
|     U4                                           |                                                        buffer_table_ram |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|       U0                                         |                       buffer_table_ram_blk_mem_gen_v8_2__parameterized0 |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|         inst_blk_mem_gen                         |                                 buffer_table_ram_blk_mem_gen_v8_2_synth |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|           gnativebmg.native_blk_mem_gen          |                                        buffer_table_ram_blk_mem_gen_top |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|     U7                                           |                                       shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U8                                           |                                    t_axi4_stream32_fifo__parameterized0 |         35 |         35 |       0 |    0 |    89 |      1 |      0 |            0 |
|       sgen_d256.t_axi4_stream32_sfifo_d256_inst  |                                              t_axi4_stream32_sfifo_d256 |         35 |         35 |       0 |    0 |    89 |      1 |      0 |            0 |
|         U0                                       |         t_axi4_stream32_sfifo_d256_fifo_generator_v12_0__parameterized0 |         35 |         35 |       0 |    0 |    89 |      1 |      0 |            0 |
|           inst_fifo_gen                          |                   t_axi4_stream32_sfifo_d256_fifo_generator_v12_0_synth |         35 |         35 |       0 |    0 |    89 |      1 |      0 |            0 |
|     U9                                           |                                                          axis32_img_sof |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|       (U9)                                       |                                                          axis32_img_sof |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                         |                                                          sync_resetn__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|   CORE_BD                                        |                                                              bd_wrapper |      40539 |      34801 |    4184 | 1554 | 39701 |    155 |     40 |            0 |
|     (CORE_BD)                                    |                                                              bd_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     core_wrapper_i                               |                                                            core_wrapper |      40539 |      34801 |    4184 | 1554 | 39701 |    155 |     40 |            0 |
|       (core_wrapper_i)                           |                                                            core_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       core_i                                     |                                                                    core |      40539 |      34801 |    4184 | 1554 | 39701 |    155 |     40 |            0 |
|         (core_i)                                 |                                                                    core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         INTC                                     |                                                    core_INTC_imp_PABUAD |        205 |        173 |      32 |    0 |   190 |      0 |      0 |            0 |
|           microblaze_0_axi_intc                  |                                       core_core_microblaze_0_axi_intc_0 |        205 |        173 |      32 |    0 |   190 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                  |                                       core_core_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCU                                      |                                                     core_MCU_imp_N4RJ0G |       1882 |       1689 |      64 |  129 |  1845 |    128 |      0 |            0 |
|           mdm_1                                  |                                                       core_core_mdm_1_0 |        377 |        305 |       0 |   72 |   357 |      0 |      0 |            0 |
|           microblaze_0                           |                                                core_core_microblaze_0_0 |       1397 |       1276 |      64 |   57 |  1425 |      0 |      0 |            0 |
|           microblaze_0_local_memory              |                               core_microblaze_0_local_memory_imp_LRV7VF |        109 |        109 |       0 |    0 |    63 |    128 |      0 |            0 |
|         MemoryBuffer                             |                                            core_MemoryBuffer_imp_SPXWA4 |      35980 |      30508 |    4072 | 1400 | 34561 |     27 |     38 |            0 |
|           axi_dm_buffer                          |                                               core_core_axi_dm_buffer_0 |       2357 |       2053 |       0 |  304 |  2534 |      8 |      1 |            0 |
|           buffer_interconnect_0                  |                                       core_core_buffer_interconnect_0_0 |       8756 |       8058 |     684 |   14 | 13305 |     19 |     35 |            0 |
|           dimm0_ctrl                             |                                                  core_core_dimm0_ctrl_0 |      12426 |      10193 |    1692 |  541 |  9361 |      0 |      1 |            0 |
|           dimm1_ctrl                             |                                                  core_core_dimm1_ctrl_0 |      12442 |      10205 |    1696 |  541 |  9361 |      0 |      1 |            0 |
|         axi_gpio_mem_addr                        |                                           core_core_axi_gpio_mem_addr_0 |         33 |         33 |       0 |    0 |    44 |      0 |      0 |            0 |
|           U0                                     |                                           core_axi_gpio__parameterized0 |         33 |         33 |       0 |    0 |    44 |      0 |      0 |            0 |
|         axi_gpio_tp                              |                                                 core_core_axi_gpio_tp_0 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |            0 |
|           U0                                     |                                           core_axi_gpio__parameterized2 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |            0 |
|         axi_hwicap_0                             |                                                core_core_axi_hwicap_0_0 |        307 |        307 |       0 |    0 |   914 |      0 |      2 |            0 |
|           U0                                     |                                         core_axi_hwicap__parameterized0 |        307 |        307 |       0 |    0 |   914 |      0 |      2 |            0 |
|         axi_iic_0                                |                                                   core_core_axi_iic_0_0 |        374 |        364 |       0 |   10 |   366 |      0 |      0 |            0 |
|           (axi_iic_0)                            |                                                   core_core_axi_iic_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                     |                                            core_axi_iic__parameterized0 |        374 |        364 |       0 |   10 |   366 |      0 |      0 |            0 |
|         axi_interconnect_0                       |                                          core_core_axi_interconnect_0_0 |        430 |        430 |       0 |    0 |   292 |      0 |      0 |            0 |
|           s00_couplers                           |                                           core_s00_couplers_imp_134BMC2 |         15 |         15 |       0 |    0 |   152 |      0 |      0 |            0 |
|           xbar                                   |                                                        core_core_xbar_1 |        415 |        415 |       0 |    0 |   140 |      0 |      0 |            0 |
|         axi_quad_spi_0                           |                                              core_core_axi_quad_spi_0_0 |        382 |        364 |      16 |    2 |   548 |      0 |      0 |            0 |
|           (axi_quad_spi_0)                       |                                              core_core_axi_quad_spi_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                     |                                       core_axi_quad_spi__parameterized0 |        382 |        364 |      16 |    2 |   548 |      0 |      0 |            0 |
|         axi_timer_0                              |                                                 core_core_axi_timer_0_0 |        278 |        278 |       0 |    0 |   214 |      0 |      0 |            0 |
|           U0                                     |                                          core_axi_timer__parameterized0 |        278 |        278 |       0 |    0 |   214 |      0 |      0 |            0 |
|         axi_uart_fpga_output                     |                                        core_core_axi_uart_fpga_output_0 |        341 |        329 |       0 |   12 |   301 |      0 |      0 |            0 |
|           U0                                     |                                      core_axi_uart16550__parameterized0 |        341 |        329 |       0 |   12 |   301 |      0 |      0 |            0 |
|         clk_wiz_1                                |                                                   core_core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                     |                                           core_core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         rst_clk_wiz_1_100M                       |                                          core_core_rst_clk_wiz_1_100M_0 |         16 |         15 |       0 |    1 |    33 |      0 |      0 |            0 |
|           U0                                     |                                     core_proc_sys_reset__parameterized0 |         16 |         15 |       0 |    1 |    33 |      0 |      0 |            0 |
|         xadc_wiz_0                               |                                                  core_core_xadc_wiz_0_0 |        285 |        285 |       0 |    0 |   364 |      0 |      0 |            0 |
|           U0                                     |                         core_core_xadc_wiz_0_0_axi_xadc__parameterized0 |        285 |        285 |       0 |    0 |   364 |      0 |      0 |            0 |
|   MGT                                            |                                                     storage_mgt_wrapper |       1565 |       1361 |     136 |   68 |  3207 |      3 |      0 |            0 |
|     (MGT)                                        |                                                     storage_mgt_wrapper |          2 |          0 |       0 |    2 |     0 |      0 |      0 |            0 |
|     EXP_64_TO_32                                 |                                              AXI_Stream64_to_32_wrapper |        274 |        138 |     136 |    0 |   798 |      0 |      0 |            0 |
|       (EXP_64_TO_32)                             |                                              AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi4_stream64_to_32_inst                   |                                                     AXI4_Stream64_to_32 |        274 |        138 |     136 |    0 |   798 |      0 |      0 |            0 |
|         inst                                     |  AXI4_Stream64_to_32_axis_interconnect_v1_1_axis_interconnect_16x16_top |        274 |        138 |     136 |    0 |   798 |      0 |      0 |            0 |
|           axis_interconnect_0                    |            AXI4_Stream64_to_32_axis_interconnect_v1_1_axis_interconnect |        274 |        138 |     136 |    0 |   798 |      0 |      0 |            0 |
|     TO_PROC_32_TO_64                             |                                              AXI_Stream32_to_64_wrapper |        266 |        266 |       0 |    0 |   600 |      3 |      0 |            0 |
|       axi4_stream32_to_64_inst                   |                                                     AXI4_Stream32_to_64 |        266 |        266 |       0 |    0 |   600 |      3 |      0 |            0 |
|         inst                                     |  AXI4_Stream32_to_64_axis_interconnect_v1_1_axis_interconnect_16x16_top |        266 |        266 |       0 |    0 |   600 |      3 |      0 |            0 |
|           axis_interconnect_0                    |            AXI4_Stream32_to_64_axis_interconnect_v1_1_axis_interconnect |        266 |        266 |       0 |    0 |   600 |      3 |      0 |            0 |
|     U1                                           |                                                               mgt_block |       1023 |        957 |       0 |   66 |  1809 |      0 |      0 |            0 |
|       (U1)                                       |                                                               mgt_block |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                       |                                                                MGT_CTRL |         58 |         58 |       0 |    0 |   143 |      0 |      0 |            0 |
|         (CTRL)                                   |                                                                MGT_CTRL |         57 |         57 |       0 |    0 |   109 |      0 |      0 |            0 |
|         core_sync                                |                                   double_sync_vector__parameterized8__9 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |            0 |
|         exp_loopback_sync                        |                                     double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         exp_pwrdown_sync                         |                                          double_sync__parameterized0__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pll_sync                                 |                                      double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         sync_resetn_inst                         |                                                             sync_resetn |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       EXP                                        |                                                                 exp_mgt |        947 |        883 |       0 |   64 |  1599 |      0 |      0 |            0 |
|         (EXP)                                    |                                                                 exp_mgt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                       |                                                    exp_mgt_exp_mgt_core |        947 |        883 |       0 |   64 |  1599 |      0 |      0 |            0 |
|           (U0)                                   |                                                    exp_mgt_exp_mgt_core |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|           axi_to_ll_pdu_i                        |                               exp_mgt_exp_mgt_AXI_TO_LL__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           core_reset_logic_i                     |                                             exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |    17 |      0 |      0 |            0 |
|           exp_mgt_aurora_lane_4byte_0_i          |                       exp_mgt_exp_mgt_AURORA_LANE_4BYTE__parameterized0 |        187 |        183 |       0 |    4 |   313 |      0 |      0 |            0 |
|           exp_mgt_aurora_lane_4byte_1_i          |                     exp_mgt_exp_mgt_AURORA_LANE_4BYTE__parameterized0_0 |        184 |        180 |       0 |    4 |   313 |      0 |      0 |            0 |
|           exp_mgt_global_logic_i                 |                                            exp_mgt_exp_mgt_GLOBAL_LOGIC |         56 |         50 |       0 |    6 |   102 |      0 |      0 |            0 |
|           exp_mgt_rx_ll_i                        |                                                   exp_mgt_exp_mgt_RX_LL |        216 |        184 |       0 |   32 |   322 |      0 |      0 |            0 |
|           exp_mgt_tx_ll_i                        |                                                   exp_mgt_exp_mgt_TX_LL |         29 |         29 |       0 |    0 |   252 |      0 |      0 |            0 |
|           gt_wrapper_i                           |                              exp_mgt_exp_mgt_GT_WRAPPER__parameterized0 |        264 |        246 |       0 |   18 |   270 |      0 |      0 |            0 |
|           hpcnt_reset_cdc_sync                   |                                exp_mgt_exp_mgt_cdc_sync__parameterized0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           ll_to_axi_pdu_i                        |                               exp_mgt_exp_mgt_LL_TO_AXI__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_CC                                     |                                              exp_mgt_STANDARD_CC_MODULE |         11 |          9 |       0 |    2 |    49 |      0 |      0 |            0 |
|       EXP_CLOCK                                  |                                                    exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_COMMON                                 |                               exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_RESET                                  |                                             exp_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    14 |      0 |      0 |            0 |
|         (EXP_RESET)                              |                                             exp_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         gt_rst_r_cdc_sync                        |                                  exp_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|       U8                                         |                                          double_sync__parameterized0__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                         |                                             double_sync__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
+--------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


