{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 09:48:40 2015 " "Info: Processing started: Tue Oct 06 09:48:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register state.four state.three 380.08 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 380.08 MHz between source register \"state.four\" and destination register \"state.three\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.020 ns + Longest register register " "Info: + Longest register to register delay is 1.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.four 1 REG LCFF_X20_Y2_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.four } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.319 ns) 0.924 ns Selector3~0 2 COMB LCCOMB_X20_Y2_N0 1 " "Info: 2: + IC(0.605 ns) + CELL(0.319 ns) = 0.924 ns; Loc. = LCCOMB_X20_Y2_N0; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { state.four Selector3~0 } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.020 ns state.three 3 REG LCFF_X20_Y2_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.020 ns; Loc. = LCFF_X20_Y2_N1; Fanout = 4; REG Node = 'state.three'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector3~0 state.three } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 40.69 % ) " "Info: Total cell delay = 0.415 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.605 ns ( 59.31 % ) " "Info: Total interconnect delay = 0.605 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { state.four Selector3~0 state.three } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "1.020 ns" { state.four {} Selector3~0 {} state.three {} } { 0.000ns 0.605ns 0.000ns } { 0.000ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns state.three 3 REG LCFF_X20_Y2_N1 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N1; Fanout = 4; REG Node = 'state.three'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl state.three } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.three } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.three {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns state.four 3 REG LCFF_X20_Y2_N29 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl state.four } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.four } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.four {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.three } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.three {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.four } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.four {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { state.four Selector3~0 state.three } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "1.020 ns" { state.four {} Selector3~0 {} state.three {} } { 0.000ns 0.605ns 0.000ns } { 0.000ns 0.319ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.three } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.three {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.four } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.four {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.three } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { state.three {} } {  } {  } "" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.five dir clk 3.959 ns register " "Info: tsu for register \"state.five\" (data pin = \"dir\", clock pin = \"clk\") is 3.959 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.858 ns + Longest pin register " "Info: + Longest pin to register delay is 6.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns dir 1 PIN PIN_AB9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB9; Fanout = 16; PIN Node = 'dir'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.378 ns) + CELL(0.521 ns) 6.762 ns Selector5~0 2 COMB LCCOMB_X20_Y2_N16 1 " "Info: 2: + IC(5.378 ns) + CELL(0.521 ns) = 6.762 ns; Loc. = LCCOMB_X20_Y2_N16; Fanout = 1; COMB Node = 'Selector5~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { dir Selector5~0 } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.858 ns state.five 3 REG LCFF_X20_Y2_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.858 ns; Loc. = LCFF_X20_Y2_N17; Fanout = 4; REG Node = 'state.five'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector5~0 state.five } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 21.58 % ) " "Info: Total cell delay = 1.480 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.378 ns ( 78.42 % ) " "Info: Total interconnect delay = 5.378 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { dir Selector5~0 state.five } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { dir {} dir~combout {} Selector5~0 {} state.five {} } { 0.000ns 0.000ns 5.378ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns state.five 3 REG LCFF_X20_Y2_N17 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N17; Fanout = 4; REG Node = 'state.five'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl state.five } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.five } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.five {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { dir Selector5~0 state.five } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { dir {} dir~combout {} Selector5~0 {} state.five {} } { 0.000ns 0.000ns 5.378ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.five } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.five {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk salida\[1\] state.four 10.899 ns register " "Info: tco from clock \"clk\" to destination pin \"salida\[1\]\" through register \"state.four\" is 10.899 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns state.four 3 REG LCFF_X20_Y2_N29 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl state.four } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.four } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.four {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.761 ns + Longest register pin " "Info: + Longest register to pin delay is 7.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.four 1 REG LCFF_X20_Y2_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.four } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.521 ns) 1.119 ns WideOr18~4 2 COMB LCCOMB_X19_Y2_N22 1 " "Info: 2: + IC(0.598 ns) + CELL(0.521 ns) = 1.119 ns; Loc. = LCCOMB_X19_Y2_N22; Fanout = 1; COMB Node = 'WideOr18~4'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { state.four WideOr18~4 } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 1.938 ns WideOr18 3 COMB LCCOMB_X19_Y2_N26 1 " "Info: 3: + IC(0.298 ns) + CELL(0.521 ns) = 1.938 ns; Loc. = LCCOMB_X19_Y2_N26; Fanout = 1; COMB Node = 'WideOr18'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { WideOr18~4 WideOr18 } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(2.976 ns) 7.761 ns salida\[1\] 4 PIN PIN_F10 0 " "Info: 4: + IC(2.847 ns) + CELL(2.976 ns) = 7.761 ns; Loc. = PIN_F10; Fanout = 0; PIN Node = 'salida\[1\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { WideOr18 salida[1] } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.018 ns ( 51.77 % ) " "Info: Total cell delay = 4.018 ns ( 51.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.743 ns ( 48.23 % ) " "Info: Total interconnect delay = 3.743 ns ( 48.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { state.four WideOr18~4 WideOr18 salida[1] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { state.four {} WideOr18~4 {} WideOr18 {} salida[1] {} } { 0.000ns 0.598ns 0.298ns 2.847ns } { 0.000ns 0.521ns 0.521ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.four } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.four {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { state.four WideOr18~4 WideOr18 salida[1] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { state.four {} WideOr18~4 {} WideOr18 {} salida[1] {} } { 0.000ns 0.598ns 0.298ns 2.847ns } { 0.000ns 0.521ns 0.521ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.twelve dir clk -3.496 ns register " "Info: th for register \"state.twelve\" (data pin = \"dir\", clock pin = \"clk\") is -3.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns state.twelve 3 REG LCFF_X20_Y2_N5 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N5; Fanout = 4; REG Node = 'state.twelve'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl state.twelve } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.twelve } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.twelve {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.643 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns dir 1 PIN PIN_AB9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB9; Fanout = 16; PIN Node = 'dir'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.365 ns) + CELL(0.319 ns) 6.547 ns Selector12~0 2 COMB LCCOMB_X20_Y2_N4 1 " "Info: 2: + IC(5.365 ns) + CELL(0.319 ns) = 6.547 ns; Loc. = LCCOMB_X20_Y2_N4; Fanout = 1; COMB Node = 'Selector12~0'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { dir Selector12~0 } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.643 ns state.twelve 3 REG LCFF_X20_Y2_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.643 ns; Loc. = LCFF_X20_Y2_N5; Fanout = 4; REG Node = 'state.twelve'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector12~0 state.twelve } "NODE_NAME" } } { "state_machine.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/state_machine/state_machine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 19.24 % ) " "Info: Total cell delay = 1.278 ns ( 19.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.365 ns ( 80.76 % ) " "Info: Total interconnect delay = 5.365 ns ( 80.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.643 ns" { dir Selector12~0 state.twelve } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.643 ns" { dir {} dir~combout {} Selector12~0 {} state.twelve {} } { 0.000ns 0.000ns 5.365ns 0.000ns } { 0.000ns 0.863ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl state.twelve } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} state.twelve {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.643 ns" { dir Selector12~0 state.twelve } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.643 ns" { dir {} dir~combout {} Selector12~0 {} state.twelve {} } { 0.000ns 0.000ns 5.365ns 0.000ns } { 0.000ns 0.863ns 0.319ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 09:48:41 2015 " "Info: Processing ended: Tue Oct 06 09:48:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
