<p><a href="/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results?preview=%2F16172065%2F16326215%2FSymphony_Weekly_Spyglass.xlsx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-spreadsheet.png'); width: 250px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Symphony_Weekly_Spyglass…</span></a></p><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>Instructions for running</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">1) Create a new symphony workspace.
/engr/dev/tools/script/setup_sym
source SOURCEME

2) Create maestro image picking up local symphony components.
rm -rf $WORK_TOP/maestro_image; build_custom_product_image.js -hws $WORK_TOP/../../hw-sym -hwl $WORK_TOP/../../hw-lib -bd $WORK_TOP/maestro_image
setup_maestro --build_dir $WORK_TOP/maestro_image

3) cd $WORK_TOP

4) mkdir &lt;config&gt;; cd &lt;config&gt; 
The ones I am currently running are:
sym_synth_4x4_512e_256e
synthesis_4x4_weekly
bronze_phase_one
bronze_phase_two
bronze_phase_three
spyglass_samsung_1x1_downsizer
spyglass_maestro_3x1_multi_vc

Here are the rest of the steps using bronze_phase_three as an example:
cd $WORK_TOP
mkdir bronze_phase_three
cd bronze_phase_three
maestro -c -s $WORK_TOP/tcl_cfg/maestro_4x4/nl/bronze_phase_three.tcl
cd output/rtl/design
sed &#39;s/module dffre/module bronze_dffre/&#39; $WORK_TOP/../../hw-lib/verilog/dffre.v &gt; ./bronze_dffre.v
sed &#39;s/module cg_prim/module bronze_cg_prim/&#39; $WORK_TOP/../../hw-lib/verilog/cg_prim.v &gt; ./bronze_cg_prim.v
echo &quot;bronze_dffre.v&quot; &gt;&gt; flist.f
echo &quot;bronze_cg_prim.v&quot; &gt;&gt; flist.f
cp $WORK_TOP/scripts/spyglass/lint.prj .
cp $WORK_TOP/scripts/spyglass/waivers.swl .
cp $WORK_TOP/scripts/spyglass/run.tcl .
/engr/dev/tools/atrenta/SpyGlass/5.4.1.1/SPYGLASS_HOME/bin/sg_shell -project lint.prj &lt; run.tcl | tee spyglass.log

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>05/24/2021</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">05/24/2021 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:       
-	Clean.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:

/scratch/ahebbar/Spy_glass_run/hw-sym/dv/debug/top_axi_axi
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         

/scratch/ahebbar/Spy_glass_run/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt                                                         
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt


</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/27/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/04/27 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:       
-	Darshan fixed the axi/ctl user mappings.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : script retired
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:

/scratch/robertp/042721_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         

/scratch/robertp/042721_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/13/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/04/13 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:       
-	Remains stable; same as 04/07 with just 1 error.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : script retired
samsung_1x1_downsizer            : ** 1 error
  
Spyglass Lint reports:

/scratch/robertp/041321_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         

/scratch/robertp/041321_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[105]    W415             Error       samsung_downsizer_ctl_init_req_a.v    271     10    Signal &#39;samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.ctl_req_split_decode_error&#39; has multiple simultaneous drivers
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt


</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/07/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/04/07 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:       
-	Remains stable; same as 04/02 with just 1 error.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : script retired
samsung_1x1_downsizer            : ** 1 error
  
Spyglass Lint reports:

/scratch/robertp/040721_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         

/scratch/robertp/040721_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[105]    W415             Error       samsung_downsizer_ctl_init_req_a.v    271     10    Signal &#39;samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.ctl_req_split_decode_error&#39; has multiple simultaneous drivers
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt



</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/02/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/04/02 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:       
-	Only 1 fail left over from the 5 on 03/30.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : script retired
samsung_1x1_downsizer            : ** 1 error
  
Spyglass Lint reports:
A lot of repeats between blocks, so I only listed them once…

/scratch/robertp/040221_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         

/scratch/robertp/040221_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[105]    W415             Error       samsung_downsizer_ctl_init_req_a.v    271     10    Signal &#39;samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.ctl_req_split_decode_error&#39; has multiple simultaneous drivers
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/30/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/03/30 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:	
-	Same as 03/26
-	Update tcl scripts to change functionality for support that has disappeared:
o	removed depth/async params from clock adapter for samsung_1x1_downsizer

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : script retired
samsung_1x1_downsizer            : ** 5 errors
  
Spyglass Lint reports:
A lot of repeats between blocks, so I only listed them once…

/scratch/robertp/033021_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         

/scratch/robertp/033021_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[108]    UndrivenInTerm-ML             Error       samsung_downsizer_ctl_init_a.v                766     10    Detected undriven input terminal samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req_dp.dp_req_ctxt_error
[106]    UndrivenInTerm-ML             Error       samsung_downsizer_ctl_init_req_a.v            249     10    Detected undriven input terminal samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.u_ctl_init_req_split.lookup_decode_error
[107]    UndrivenInTerm-ML             Error       samsung_downsizer_ctl_init_req_a.v            335     10    Detected undriven input terminal samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.u_ctl_init_ctxt.in_req_decode_error
[22]     W123                          Error       samsung_downsizer_ctl_init_addr_lookup_a.v    75      10    Variable &#39;lookup_decode_error&#39; read but never set.[Hierarchy: &#39;:samsung_downsizer_gen_wrapper:atu_atuI_0@samsung_downsizer_atui_axi_a:u_ctl_init@samsung_downsizer_ctl_init_a:u_ctl_init_req@samsung_downsizer_ctl_init_req_a:u_ctl_init_addr_lookup@samsung_downsizer_ctl_init_addr_lookup_a&#39;]
[109]    W415                          Error       samsung_downsizer_ctl_init_req_a.v            271     10    Signal &#39;samsung_downsizer_gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.ctl_req_split_decode_error&#39; has multiple simultaneous drivers
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/22/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Notes:
-	New combinational loop in maestro_seagate_parallel.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : ** 2 errors
maestro_seagate_parallel_12_10   : ** 340 errors (Combinational loop)
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : clean
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:
A lot of repeats between blocks, so I only listed them once…

/scratch/robertp/032221_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         
[42]     W164a                             Error       ctl_init_context_a.v                                                 12523    10    LHS: &#39;captured_id_out&#39; width 4 is less than RHS: &#39;((~r_captured_seq_num_valid) ? in_resp_pipe_txn_ordering_id : r_captured_id_out)&#39; width 7 in assignment [Hierarchy: &#39;:gen_wrapper:r8_8@atui_axi_a:u_ctl_init@ctl_init_a:u_ctl_init_req@ctl_init_req_a:u_ctl_init_ctxt@ctl_init_context_a&#39;] 
[17FC]   CombLoop    (OpenMORE 5.5.3.1)    Error       ctl_init_resp_dp_e.v                                                 342      10    Combinational loop exists at &#39;gen_wrapper.A72_00_axi_mst.u_ctl_init.u_ctl_init_resp_dp.&lt;synth_gen_net&gt;-gen_wrapper.A72_00_axi_mst.u_ctl_init.ctl_resp_dp_pipe_id[5]-gen_wrapper.A72_00_axi_mst.u_ctl_init.u_resp_dp_pipe.int_in_data[10]-gen_wrapper.A72_00_axi_mst.u_ctl_init.u_resp_dp_pipe.int_out_data[10]-gen_wrapper.A72_00_axi_mst.ctl_resp_dp_id[5]-gen_wrapper.A72_00_axi_mst.u_axi_init.u_ctl_axi_resp.same_r_id-gen_wrapper.A72_00_axi_mst.u_axi_init.u_ctl_axi_resp.&lt;synth_gen_net&gt;-gen_wrapper.A72_00_axi_mst.u_axi_init.u_ctl_axi_resp.&lt;synth_gen_net&gt;-gen_wrapper.A72_00_axi_mst.u_axi_init.u_ctl_axi_resp.r_ready-gen_wrapper.A72_00_axi_mst.ctl_resp_dp_ready&#39;

/scratch/robertp/032221_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[30C]    W164a             Error       ctl_init_context_b.v    342867    10    LHS: &#39;captured_id_out&#39; width 4 is less than RHS: &#39;((~r_captured_seq_num_valid) ? in_resp_pipe_txn_ordering_id : r_captured_id_out)&#39; width 8 in assignment [Hierarchy: &#39;:gen_wrapper:atu_atuI_1@atui_axi_b:u_ctl_init@ctl_init_b:u_ctl_init_req@ctl_init_req_b:u_ctl_init_ctxt@ctl_init_context_b&#39;]
[700]    W164a             Error       ctl_init_context_d.v    172371    10    LHS: &#39;captured_id_out&#39; width 4 is less than RHS: &#39;((~r_captured_seq_num_valid) ? in_resp_pipe_txn_ordering_id : r_captured_id_out)&#39; width 8 in assignment [Hierarchy: &#39;:gen_wrapper:atu_atuI_3@atui_axi_d:u_ctl_init@ctl_init_d:u_ctl_init_req@ctl_init_req_d:u_ctl_init_ctxt@ctl_init_context_d&#39;]
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt



</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/15/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/03/15 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:
-	Clean; for the one Samsung_downsizer fail last week, I changed the slave context size to 8 from 0 as suggested by Eric.

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
silver_phase_one_mesh            : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : clean
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:
A lot of repeats between blocks, so I only listed them once…

/scratch/robertp/031521_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/robertp/031521_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
silver_phase_one_mesh/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/05/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2021/03/05 Symphony Weekly Spyglass lint results

See
https://confluence.arteris.com/display/ENGR/Symphony+Spyglass+Lint+Regression+Results 

Notes:
-	Almost clean; Down to 1 new failing area

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : clean
synthesis_4x4_weekly             : clean
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : script retired
maestro_2x8_enflame_v2           : script retired
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : clean
samsung_1x1_downsizer            : ** Policy lint        :      3 errors
  
Spyglass Lint reports:
A lot of repeats between blocks, so I only listed them once…

/scratch/robertp/030521_spyglass2/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/robertp/030521_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[10F]    UndrivenInTerm-ML             Error       ctl_init_context_a.v                                                690     10    Detected undriven input terminal gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.u_ctl_init_ctxt.align_count_reg_out[3:0]
[10E]    UndrivenInTerm-ML             Error       ctl_init_context_a.v                                                723     10    Detected undriven input terminal gen_wrapper.atu_atuI_0.u_ctl_init.u_ctl_init_req.u_ctl_init_ctxt.req_data_info_sent
[22]     W123                          Error       ./lint/lint/lint_rtl/spyglass_reports/lint/SignalUsageReport.rpt    0       10    Please refer to &#39;SignalUsageReport.rpt&#39; for details of violating bits
[24]     W123                          Error       ctl_init_context_a.v                                                689     10    Variable &#39;align_count_reg_out[3:0]&#39; read but never set.[Hierarchy: &#39;:gen_wrapper:atu_atuI_0@atui_axi_a:u_ctl_init@ctl_init_a:u_ctl_init_req@ctl_init_req_a:u_ctl_init_ctxt@ctl_init_context_a&#39;]
[23]     W123                          Error       ctl_init_context_a.v                                                722     10    Variable &#39;req_data_info_sent&#39; read but never set.[Hierarchy: &#39;:gen_wrapper:atu_atuI_0@atui_axi_a:u_ctl_init@ctl_init_a:u_ctl_init_req@ctl_init_req_a:u_ctl_init_ctxt@ctl_init_context_a&#39;]
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt




</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/01/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Notes:
-	Almost clean; Down to 2 failing types responsible for all errors

bronze_phase_one                 : clean
bronze_phase_two                 : clean
bronze_phase_three               : ** Policy lint        :    20 errors
synthesis_4x4_weekly             : ** Policy lint        :    1 error
sym_synth_4x4_512e_256e          : ** Policy lint        :    1 error
maestro_seagate_parallel_12_10   : ** Policy lint        :    97 errors
maestro_seagate_serial_12_10     : ** Policy lint        :    97 errors
maestro_2x8_enflame_v2           : clean
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : clean
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:
A lot of repeats between blocks, so I only listed them once…

/scratch/robertp/030121_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[1433]   UndrivenInTerm-ML             Error       path_lookup_bw.v    27      10    Detected undriven input terminal gen_wrapper.pcie_hd1_8_sec.u_ctl_init.u_ctl_init_req.u_ctl_init_addr_lookup.u_path_lookupmap_base.u_one_hot
[3E]     W110                          Error       path_lookup_bb.v    27      10    Incompatible width for port &#39;in0&#39;(width 32 in module &#39;ao_mux_bj&#39;) on instance &#39;u_one_hot_sel_mux&#39;(terminal width 14) [Hierarchy: &#39;:gen_wrapp
er:r8_8@atui_axi_a:u_ctl_init@ctl_init_a:u_ctl_init_req@ctl_init_req_a:u_ctl_init_addr_lookup@ctl_init_addr_lookup_a:u_path_lookupmap_base@path_lookup_bb&#39;]
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/robertp/030121_spyglass/hw-sym/dv/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
[1C9]    W110             Error       path_lookup_ai.v    34      10    Incompatible width for port &#39;in7&#39;(width 5 in module &#39;ao_mux_ar&#39;) on instance &#39;u_one_hot_sel_mux&#39;(terminal width 1) [Hierarchy: &#39;:gen_wrapper:atu_atui_0@a
tui_apb_b:u_ctl_init@ctl_init_b:u_ctl_init_req@ctl_init_req_b:u_ctl_init_addr_lookup@ctl_init_addr_lookup_b:u_path_lookuproute@path_lookup_ai&#39;]
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
synthesis_4x4_weekly/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">bronze_phase_one                 : clean     
bronze_phase_two                 : Policy lint        :     46 errors
bronze_phase_three               : Policy lint        :    207 errors
synthesis_4x4_weekly             : maestro: ERROR: Mapping has failed
sym_synth_4x4_512e_256e          : maestro: Error: [REQ-470] Cannot create more objects of type MemoryInterleavingFunction
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : clean
maestro_2x8_enflame_v2           : clean
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : ** Design Read        :      5 fatals
maestro_3x1_multi_vc             : maestro: application-specific initialization failed: set_attribute -object project/chip/system/subsystem/topology/request_network/req_sw0 -name bufLayer2PipeForward -value false
samsung_1x1_downsizer            : Error: [REQ-630] &lt;project/chip/system/subsystem/topology/atu_atuI_0&gt; set_attribute mentions a parameter mappedObjects/atu_atuI_0_mapped/axiWrEn
  
Spyglass Lint reports:
/scratch/robertp/021021_spyglass/hw-sym/dv/debug/top_axi_axi/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
[31C]    W164c                           Error       rob_a.v    10870    10    LHS width &#39;16&#39; is greater than RHS width &#39;1&#39; [Hierarchy: &#39;:gen_wrapper:atu_atui_0@atui_axi_a:u_ctl_init@ctl_init_b:u_ctl_init_rob@rob_top_b:u_ctl_init_rob@rob_a&#39;]
[728]    W415                            Error       rob_a.v    11530    10    Signal &#39;gen_wrapper.atu_atui_6.u_ctl_init.u_ctl_init_rob.u_ctl_init_rob.read_beat_count_early[5:0]&#39; has multiple simultaneous drivers
[5]      sim_race02    WriteWriteRace    Error       rob_a.v    11545    10    Write-Write Race for signal read_beat_count_early (assignments on line 11545 and line 11455)
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
[565]    W164c                           Error       rob_a.v          5117    10    LHS width &#39;16&#39; is greater than RHS width &#39;1&#39; [Hierarchy: &#39;:gen_wrapper:atu_atui_1@atui_axi_a:u_ctl_init@ctl_init_c:u_ctl_init_rob@rob_top_c:u_ctl_init_rob@rob_a&#39;]
[96A]    W19                             Error       apb_csr_ae.v     379     5     Constant 7&#39;h114 will be truncated
[DFE]    W415                            Error       age_queue_d.v    446     10    Signal &#39;gen_wrapper.atu_atut_6.u_exclusive_monitor_targ.u_sym_exclmon_context.u_rresp_queue.data_0_nc&#39; has multiple simultaneous drivers
[E0F]    W415                            Error       atut_axi_a.v     886     10    Signal &#39;gen_wrapper.atu_atut_1.ctl_req_ready&#39; has multiple simultaneous drivers
[E10]    W415                            Error       rob_a.v          5777    10    Signal &#39;gen_wrapper.atu_atui_3.u_ctl_init.u_ctl_init_rob.u_ctl_init_rob.read_beat_count_early[3:0]&#39; has multiple simultaneous drivers
[5]      sim_race02    WriteWriteRace    Error       rob_a.v          5792    10    Write-Write Race for signal read_beat_count_early (assignments on line 5792 and line 5702)
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
STX_VE_606   Syntax     ctl_targ_resp_dp_a.v   297    Identifier ( fifo_firstDPsent ) not declared in current scope
STX_VE_606   Syntax     ctl_targ_resp_dp_a.v   297    Identifier ( dp_add_smiBeat ) not declared in current scope
STX_VE_606   Syntax     ctl_targ_resp_dp_a.v   299    Identifier ( fifo_firstDPsent ) not declared in current scope
STX_VE_606   Syntax     ctl_targ_resp_dp_a.v   447    Identifier ( fifo_firstDPsent ) not declared in current scope
STX_VE_606   Syntax     ctl_targ_resp_dp_a.v   452    Identifier ( fifo_firstDPsent ) not declared in current scope
qmaestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/robertp/021021_spyglass/hw-sym/dv/
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">bronze_phase_one                 : clean	
bronze_phase_two                 : ** Design Read        :      1 error
bronze_phase_three               : ** Design Read        :      7 fatal
synthesis_4x4_weekly             : ERROR: Mapping has failed
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : clean
maestro_2x8_enflame_v2           : clean
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : ** Policy lint        :      2 errors
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:
/scratch/robertp/020421_spyglass/hw-sym/dv/debug/top_axi_axi/
bronze_phase_one/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
bronze_phase_two/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
[5BC]    SYNTH_5273                                      SynthesisError    mem_a.v                                                              18      1000    mem_a -&gt; Number of bits (340992) for net/variable &#39;ram&#39; is greater than mthresh value 4096. Set the &#39;mthresh&#39; option to a value greater than the indicated number of bits
[1]      WRN_38                  WRN_38                  Warning           apb_init_a.v                                                         134     1000    Output connection ( a2c_state_R ) in instantiation should not be reg type as simulators do not support this.
bronze_phase_three/output/rtl/design/lint/lint/lint_rtl/spyglass_reports/moresimple.rpt
STX_VE_362   Syntax     sym_exclmon_context_a.v   501    The left-hand-side of continuous assignment cannot be reg type
STX_VE_362   Syntax     sym_exclmon_context_b.v   495    The left-hand-side of continuous assignment cannot be reg type
STX_VE_362   Syntax     sym_exclmon_context_c.v   495    The left-hand-side of continuous assignment cannot be reg type
STX_VE_362   Syntax     sym_exclmon_context_d.v   495    The left-hand-side of continuous assignment cannot be reg type
STX_VE_362   Syntax     sym_exclmon_context_e.v   495    The left-hand-side of continuous assignment cannot be reg type
STX_VE_362   Syntax     sym_exclmon_context_f.v   495    The left-hand-side of continuous assignment cannot be reg type
STX_VE_362   Syntax     sym_exclmon_context_g.v   495    The left-hand-side of continuous assignment cannot be reg type
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
qmaestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt                                                         
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/robertp/012228_spyglass/hw-sym/dv/
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[194]    W19              Error       path_lookup_d.v    25      5     Constant 1&#39;b110 will be truncated
[195]    W19              Error       path_lookup_d.v    27      5     Constant 1&#39;b10 will be truncated
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">bronze_phase_one                 : clean
synthesis_4x4_weekly             : ERROR: Mapping has failed
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : ** Design Read        :      3 fatals
maestro_seagate_serial_12_10     : ** Design Read        :      3 fatals
maestro_2x8_enflame_v2           : clean
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : clean
maestro_3x1_multi_vc             : clean
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:
/scratch/robertp/012228_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
qmaestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt	
STX_VE_478   Syntax     ctl_init_context_f.v   1361   Invalid vector reference to scalar ( context_0_seq_num )
STX_VE_478   Syntax     ctl_init_context_h.v   1349   Invalid vector reference to scalar ( context_0_seq_num )
STX_VE_478   Syntax     ctl_init_context_g.v   1343   Invalid vector reference to scalar ( context_0_seq_num )
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
STX_VE_478   Syntax     ctl_init_context_f.v   1361   Invalid vector reference to scalar ( context_0_seq_num )
STX_VE_478   Syntax     ctl_init_context_h.v   1349   Invalid vector reference to scalar ( context_0_seq_num )
STX_VE_478   Syntax     ctl_init_context_g.v   1343   Invalid vector reference to scalar ( context_0_seq_num )
/scratch/robertp/012228_spyglass/hw-sym/dv/
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[194]    W19              Error       path_lookup_d.v    25      5     Constant 1&#39;b110 will be truncated
[195]    W19              Error       path_lookup_d.v    27      5     Constant 1&#39;b10 will be truncated
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">bronze_phase_one                 : clean
synthesis_4x4_weekly             : ERROR: Mapping has failed
sym_synth_4x4_512e_256e          : clean
maestro_seagate_parallel_12_10   : clean
maestro_seagate_serial_12_10     : clean
maestro_2x8_enflame_v2           : clean
maestro_1x8_enflame_v1           : clean
maestro_1x8_enflame_with_unicast : ** Design Read        :      4 fatals
maestro_3x1_multi_vc             : ** Policy lint        :      2 errors
samsung_1x1_downsizer            : clean
  
Spyglass Lint reports:
/scratch/robertp/012221_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[1]      STX_VE_606    STX_VE_606    Syntax      ctl_targ_resp_dp_a.v    425     1000    Identifier ( fifo_firstDPsent ) not declared in current scope
[2]      STX_VE_606    STX_VE_606    Syntax      ctl_targ_resp_dp_a.v    430     1000    Identifier ( fifo_firstDPsent ) not declared in current scope
[3]      STX_VE_606    STX_VE_606    Syntax      ctl_targ_context_a.v    1129    1000    Identifier ( context_0_n2w ) not declared in current scope
[4]      STX_VE_606    STX_VE_606    Syntax      ctl_targ_context_a.v    1556    1000    Identifier ( context_1_n2w ) not declared in current scope
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/robertp/012221_spyglass/hw-sym/dv/
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
[194]    W19              Error       path_lookup_d.v    25      5     Constant 1&#39;b110 will be truncated
[195]    W19              Error       path_lookup_d.v    27      5     Constant 1&#39;b10 will be truncated
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt


</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : Maestro error
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:
/scratch/robertp/122120_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
 
/scratch/robertp/122120_spyglass/hw-sym/dv
spyglass_maestro_3x1_multi_vc/maestro.log
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:
/scratch/robertp/121120_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
 
/scratch/ robertp/121120_spyglass/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:
/scratch/robertp/120720_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
 
/scratch/ robertp/120720_spyglass/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 4 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:
/scratch/robertp/113020/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
 
/scratch/ robertp/113020/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p><br/></p><p>11/13/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)

maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)

samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read) 
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 

Spyglass Lint reports:
/scratch/erict/weekly_11_13/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
 

/scratch/erict/weekly_11_13/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p>11/6/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10      : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10         : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2                 : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1                 : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc                      : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer                  : X errors, X warnings(lint policy), X warnings(design read) (Failed Generation)
sym_synth_4x4_512e_256e               : 2 errors, 0 warnings(lint policy), 0 warnings(design read)

Spyglass Lint reports:
/scratch/erict/weekly_11_6/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/erict/weekly_11_6/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
(Failed Generation) spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt


sym_synth_4x4_512e_256e

############### Non-BuiltIn -&gt; Goal=lint/lint_rtl ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID Rule Alias Severity File Line Wt Message
======================================================================================
[1894] InferLatch (OpenMORE 5.5.2.1) Error ctl_init_req_split_a.v 331 5 Latch inferred for signal &#39;lookup_strStripeTarget[3:0]&#39; in module &#39;ctl_init_req_split_a&#39;
[1893] InferLatch (OpenMORE 5.5.2.1) Error ctl_init_req_split_b.v 332 5 Latch inferred for signal &#39;lookup_strStripeTarget[3:0]&#39; in module &#39;ctl_init_req_split_b&#39;
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
</pre>
</div></div><p>10/23/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : Failed Generation
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:

/scratch/erict/weekly_10_23/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/erict/weekly_10_23/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
(Failed Generation) spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p>10/17/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : Failed Generation
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:

/scratch/erict/weekly_10_16/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/erict/weekly_10_16/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
(Failed Generation) spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
</pre>
</div></div><p>10/10/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:

/scratch/erict/weekly_10_9/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/erict/weekly_10_9/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p>10/02/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 2 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 1 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports:

/scratch/erict/weekly_10_2/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/erict/weekly_10_2/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt 
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt


maestro_1x8_enflame_v1
[205]    W415             Error       ctl_init_req_a.v    283     10    Signal &#39;gen_wrapper.sAxi_0_0_0.u_ctl_init.u_ctl_init_req.ctl_req_split_toThinInterleaved&#39; has multiple simultaneous drivers

maestro_2x8_enflame_v2           
[2E7]    W415             Error       ctl_init_req_a.v    284     10    Signal &#39;gen_wrapper.sAxi_0_0_0.u_ctl_init.u_ctl_init_req.ctl_req_split_toThinInterleaved&#39; has multiple simultaneous drivers
[2E6]    W415             Error       ctl_init_req_b.v    284     10    Signal &#39;gen_wrapper.sAxi_1_0_1.u_ctl_init.u_ctl_init_req.ctl_req_split_toThinInterleaved&#39; has multiple simultaneous drivers

</pre>
</div></div><p>09/13/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   0 warnings(design read)


Spyglass Lint reports:
/scratch/erict/weekly_9_25/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/boon/regress_spyglass/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

</pre>
</div></div><p>09/13/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 1 FATAL syntax error
maestro_1x8_enflame_3_unicast    : 1 FATAL syntax error
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : RTL GENERATION FAIL

Spyglass Lint reports: 
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/
maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

/scratch/boon/regress_spyglass/hw-sym/dv
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

maestro_1x8_enflame_3_unicast : FATAL error
[1]      STX_VE_362    STX_VE_362    Syntax      ctl_targ_req_dp_a.v    160     1000    The left-hand-side of continuous assignment cannot be reg type
maestro_1x8_enflame_with_unicast : FATAL error
[1]      STX_VE_362    STX_VE_362    Syntax      ctl_targ_req_dp_a.v    160     1000    The left-hand-side of continuous assignment cannot be reg type

maestro_seagate_parallel_12_10 : Design Read Warnings
[1]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_a.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[2]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_b.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[3]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_c.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[4]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_d.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[5]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_e.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either

maestro_seagate_serial_12_10 : Design Read Warnings
[1]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_a.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[2]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_b.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[3]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_c.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[4]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_d.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[5]      WRN_38                  WRN_38                  Warning     ctl_init_resp_dp_e.v                                                 97      1000    Output connection ( error_beat_count_out ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either</pre>
</div></div><p>09/06/2020 Spylass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy),   1 warnings(design read)
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports: 
/scratch/boon/regress_spyglass/hw-sym/dv/
debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>08/30/2020 Spyglass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 3 errors, 0 warnings(lint policy),   1 warnings(design read)
sym_synth_4x4_512e_256e          : 2 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   5 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 1 errors, 0 warnings(lint policy),   1 warnings(design read)
 
Spyglass Lint reports: 
/scratch/boon/regress_spyglass/hw-sym/dv/
debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p><br/></p><p>08/22/2020 Spyglass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 6 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   4 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   4 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports: 
/scratch/boon/regress_spyglass/hw-sym/dv/
debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p>08/14/2020 Spyglass lint in Verilog mode</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 300 warnings(design read)
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports: 
/scratch/boon/regress_spyglass/hw-sym/dv/
debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>08/09/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 1 errors, 0 warnings(lint policy),   0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 300 warnings(design read)
maestro_seagate_parallel_12_10   : 4 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_seagate_serial_12_10     : 4 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy),   0 warnings(design read)
 
Spyglass Lint reports: 
/scratch/boon/regress_spyglass/hw-sym/dv/
debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p>08/2/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)

/scratch/boon/regress_spyglass/hw-sym/dv/

debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>07/22/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 8 errors, 0 warnings(lint policy), 0 warnings(design read)

/scratch/boon/regress_spyglass/hw-sym/dv/

debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>07/13/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 1 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)

/scratch/boon/regress_spyglass/hw-sym/dv/

debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>07/02/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)

/scratch/boon/regress_spyglass/hw-sym/dv/

debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>06/25/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 8 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_4x4_32_AXI4_512_64_AXI4  : 0 errors, 0 warnings(lint policy), 0 warnings(design read)</pre>
</div></div><p><br/></p><p>06/11/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_4x4_32_AXI4_512_64_AXI4  : 0 errors, 0 warnings(lint policy), 0 warnings(design read)

/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/spyglass_samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/spyglass_maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony2/hw-sym/dv/spyglass_maestro_4x4_32_AXI4_512_64_AXI4_1024_64_AXI4_512_40_AXI4_1024_36_32_AXI4_2048_40_AXI4_256_40_AXI4_512_32_AXI4_64_40_30may20/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p>06/07/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   :14 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     :14 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)

Spyglass lint reports:
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/samsung_1x1_downsizer/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_3x1_multi_vc/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

NOTE: The lint errors are in &quot;ctl_init_req_split&quot; module.</pre>
</div></div><p>05/31/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_seagate_parallel_12_10   :14 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_seagate_serial_12_10     :14 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)

Spyglass lint reports:
/scratch/boon/symphony/hw-sym/dv/sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/samsung_1x1_downsizer/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/symphony/hw-sym/dv/maestro_3x1_multi_vc/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt

NOTE: The lint errors are in &quot;ctl_init_req_split&quot; module.</pre>
</div></div><p><br/></p><p>05/23/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
 
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_3x1_multi_vc/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/debug/top_axi_axi/samsung_1x1_downsizer/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress14/hw-sym/dv/sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p>05/15/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 1 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 1 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 1 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 1 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 1 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 4 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 4 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
maestro_3x1_multi_vc             : 1 errors, 0 warnings(lint policy), 0 warnings(design read)
 
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_3x1_multi_vc/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/samsung_1x1_downsizer/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/sym_synth_4x4_512e_256e/output/rtl/design/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_seagate_parallel_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_seagate_serial_12_10/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_3_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_1x8_enflame_with_unicast/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v1/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt
/scratch/boon/regress_spyglass/hw-sym/dv/debug/top_axi_axi/maestro_2x8_enflame_v2/rtl/lint/consolidated_reports/lint_lint_rtl/moresimple.rpt</pre>
</div></div><p><br/></p><p><br/></p><p>05/02/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)</pre>
</div></div><p><br/></p><p>04/26/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)</pre>
</div></div><p><br/></p><p>04/18/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
samsung_1x1_downsizer            : 0 errors, 0 warnings(lint policy), 0 warnings(design read)</pre>
</div></div><p><br/></p><p>04/12/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 8 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read)
sym_synth_4x4_512e_256e          : 4 errors, 0 warnings(lint policy), 2 warnings(design read)</pre>
</div></div><p>04/06/2020 Spyglass lint in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 8 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read) </pre>
</div></div><p><br/></p><p>04/05/2020 Spyglass lint is running in Verilog mode.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy),  27 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy),  22 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy),  22 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy),  18 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy),  18 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 296 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 288 warnings(design read) </pre>
</div></div><p><br/></p><p>3/28/2020</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read) </pre>
</div></div><p><br/></p><p>3/22/2020</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_2x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_v1           : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_with_unicast : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_1x8_enflame_3_unicast    : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_parallel_12_10   : 0 errors, 0 warnings(lint policy), 0 warnings(design read) 
maestro_seagate_serial_12_10     : 0 errors, 0 warnings(lint policy), 0 warnings(design read) </pre>
</div></div><p><br/></p><p>3/18/2020</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2          :  0 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_2x8_enflame_v1          :  0 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_1x8_enflame_v1          :  0 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_1x8_enflame_with_unicast:  0 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_1x8_enflame_3_unicast   :  0 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_seagate_parallel_12_10  :  0 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_seagate_serial_12_10    :  0 errors, 0 warnings(lint policy),  0 warnings(design read)</pre>
</div></div><p><br/></p><p>3/12/2020</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">maestro_2x8_enflame_v2          :  8 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_2x8_enflame_v1          :  5 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_1x8_enflame_v1          :  5 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_1x8_enflame_with_unicast:  5 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_1x8_enflame_3_unicast   :  5 errors, 0 warnings(lint policy),  0 warnings(design read)
maestro_seagate_parallel_12_10  : 29 errors, 0 warnings(lint policy), 14 warnings(design read)
maestro_seagate_serial_12_10    : 29 errors, 0 warnings(lint policy), 14 warnings(design read)</pre>
</div></div><p><br/></p><p><br/></p><p><br/></p>