INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rmranjitkar/project_2/project_2.gen/sources_1/ip/clk_mmcm/clk_mmcm_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_mmcm_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rmranjitkar/project_2/project_2.gen/sources_1/ip/clk_mmcm/clk_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_mmcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rmranjitkar/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
