block/USART0_S:
  description: USART0_S Registers
  items:
  - name: IPVERSION
    description: No Description
    byte_offset: 0
    access: Read
    fieldset: IPVERSION
  - name: EN
    description: No Description
    byte_offset: 4
    fieldset: EN
  - name: CTRL
    description: No Description
    byte_offset: 8
    fieldset: CTRL
  - name: FRAME
    description: No Description
    byte_offset: 12
    fieldset: FRAME
  - name: TRIGCTRL
    description: No Description
    byte_offset: 16
    fieldset: TRIGCTRL
  - name: CMD
    description: No Description
    byte_offset: 20
    access: Write
    fieldset: CMD
  - name: STATUS
    description: No Description
    byte_offset: 24
    access: Read
    fieldset: STATUS
  - name: CLKDIV
    description: No Description
    byte_offset: 28
    fieldset: CLKDIV
  - name: RXDATAX
    description: No Description
    byte_offset: 32
    access: Read
    fieldset: RXDATAX
  - name: RXDATA
    description: No Description
    byte_offset: 36
    access: Read
    fieldset: RXDATA
  - name: RXDOUBLEX
    description: No Description
    byte_offset: 40
    access: Read
    fieldset: RXDOUBLEX
  - name: RXDOUBLE
    description: No Description
    byte_offset: 44
    access: Read
    fieldset: RXDOUBLE
  - name: RXDATAXP
    description: No Description
    byte_offset: 48
    access: Read
    fieldset: RXDATAXP
  - name: RXDOUBLEXP
    description: No Description
    byte_offset: 52
    access: Read
    fieldset: RXDOUBLEXP
  - name: TXDATAX
    description: No Description
    byte_offset: 56
    access: Write
    fieldset: TXDATAX
  - name: TXDATA
    description: No Description
    byte_offset: 60
    access: Write
    fieldset: TXDATA
  - name: TXDOUBLEX
    description: No Description
    byte_offset: 64
    access: Write
    fieldset: TXDOUBLEX
  - name: TXDOUBLE
    description: No Description
    byte_offset: 68
    access: Write
    fieldset: TXDOUBLE
  - name: IF
    description: No Description
    byte_offset: 72
    fieldset: IF
  - name: IEN
    description: No Description
    byte_offset: 76
    fieldset: IEN
  - name: IRCTRL
    description: No Description
    byte_offset: 80
    fieldset: IRCTRL
  - name: I2SCTRL
    description: No Description
    byte_offset: 84
    fieldset: I2SCTRL
  - name: TIMING
    description: No Description
    byte_offset: 88
    fieldset: TIMING
  - name: CTRLX
    description: No Description
    byte_offset: 92
    fieldset: CTRLX
  - name: TIMECMP0
    description: No Description
    byte_offset: 96
    fieldset: TIMECMP0
  - name: TIMECMP1
    description: No Description
    byte_offset: 100
    fieldset: TIMECMP1
  - name: TIMECMP2
    description: No Description
    byte_offset: 104
    fieldset: TIMECMP2
fieldset/CLKDIV:
  description: No Description
  fields:
  - name: DIV
    description: Fractional Clock Divider
    bit_offset: 3
    bit_size: 20
  - name: AUTOBAUDEN
    description: AUTOBAUD detection enable
    bit_offset: 31
    bit_size: 1
fieldset/CMD:
  description: No Description
  fields:
  - name: RXEN
    description: Receiver Enable
    bit_offset: 0
    bit_size: 1
  - name: RXDIS
    description: Receiver Disable
    bit_offset: 1
    bit_size: 1
  - name: TXEN
    description: Transmitter Enable
    bit_offset: 2
    bit_size: 1
  - name: TXDIS
    description: Transmitter Disable
    bit_offset: 3
    bit_size: 1
  - name: MASTEREN
    description: Main Mode Enable
    bit_offset: 4
    bit_size: 1
  - name: MASTERDIS
    description: Main Mode Disable
    bit_offset: 5
    bit_size: 1
  - name: RXBLOCKEN
    description: Receiver Block Enable
    bit_offset: 6
    bit_size: 1
  - name: RXBLOCKDIS
    description: Receiver Block Disable
    bit_offset: 7
    bit_size: 1
  - name: TXTRIEN
    description: Transmitter Tristate Enable
    bit_offset: 8
    bit_size: 1
  - name: TXTRIDIS
    description: Transmitter Tristate Disable
    bit_offset: 9
    bit_size: 1
  - name: CLEARTX
    description: Clear TX
    bit_offset: 10
    bit_size: 1
  - name: CLEARRX
    description: Clear RX
    bit_offset: 11
    bit_size: 1
fieldset/CTRL:
  description: No Description
  fields:
  - name: SYNC
    description: USART Synchronous Mode
    bit_offset: 0
    bit_size: 1
    enum: SYNC
  - name: LOOPBK
    description: Loopback Enable
    bit_offset: 1
    bit_size: 1
    enum: LOOPBK
  - name: CCEN
    description: Collision Check Enable
    bit_offset: 2
    bit_size: 1
    enum: CCEN
  - name: MPM
    description: Multi-Processor Mode
    bit_offset: 3
    bit_size: 1
    enum: MPM
  - name: MPAB
    description: Multi-Processor Address-Bit
    bit_offset: 4
    bit_size: 1
  - name: OVS
    description: Oversampling
    bit_offset: 5
    bit_size: 2
    enum: OVS
  - name: CLKPOL
    description: Clock Polarity
    bit_offset: 8
    bit_size: 1
    enum: CLKPOL
  - name: CLKPHA
    description: Clock Edge For Setup/Sample
    bit_offset: 9
    bit_size: 1
    enum: CLKPHA
  - name: MSBF
    description: Most Significant Bit First
    bit_offset: 10
    bit_size: 1
    enum: MSBF
  - name: CSMA
    description: Action On Chip Select In Main Mode
    bit_offset: 11
    bit_size: 1
    enum: CSMA
  - name: TXBIL
    description: TX Buffer Interrupt Level
    bit_offset: 12
    bit_size: 1
    enum: TXBIL
  - name: RXINV
    description: Receiver Input Invert
    bit_offset: 13
    bit_size: 1
    enum: RXINV
  - name: TXINV
    description: Transmitter output Invert
    bit_offset: 14
    bit_size: 1
    enum: TXINV
  - name: CSINV
    description: Chip Select Invert
    bit_offset: 15
    bit_size: 1
    enum: CSINV
  - name: AUTOCS
    description: Automatic Chip Select
    bit_offset: 16
    bit_size: 1
  - name: AUTOTRI
    description: Automatic TX Tristate
    bit_offset: 17
    bit_size: 1
    enum: AUTOTRI
  - name: SCMODE
    description: SmartCard Mode
    bit_offset: 18
    bit_size: 1
  - name: SCRETRANS
    description: SmartCard Retransmit
    bit_offset: 19
    bit_size: 1
  - name: SKIPPERRF
    description: Skip Parity Error Frames
    bit_offset: 20
    bit_size: 1
  - name: BIT8DV
    description: Bit 8 Default Value
    bit_offset: 21
    bit_size: 1
  - name: ERRSDMA
    description: Halt DMA On Error
    bit_offset: 22
    bit_size: 1
    enum: ERRSDMA
  - name: ERRSRX
    description: Disable RX On Error
    bit_offset: 23
    bit_size: 1
    enum: ERRSRX
  - name: ERRSTX
    description: Disable TX On Error
    bit_offset: 24
    bit_size: 1
    enum: ERRSTX
  - name: SSSEARLY
    description: Synchronous Secondary Setup Early
    bit_offset: 25
    bit_size: 1
  - name: BYTESWAP
    description: Byteswap In Double Accesses
    bit_offset: 28
    bit_size: 1
    enum: BYTESWAP
  - name: AUTOTX
    description: Always Transmit When RX Not Full
    bit_offset: 29
    bit_size: 1
  - name: MVDIS
    description: Majority Vote Disable
    bit_offset: 30
    bit_size: 1
  - name: SMSDELAY
    description: Synchronous Main Sample Delay
    bit_offset: 31
    bit_size: 1
fieldset/CTRLX:
  description: No Description
  fields:
  - name: DBGHALT
    description: Debug halt
    bit_offset: 0
    bit_size: 1
    enum: DBGHALT
  - name: CTSINV
    description: CTS Pin Inversion
    bit_offset: 1
    bit_size: 1
    enum: CTSINV
  - name: CTSEN
    description: CTS Function enabled
    bit_offset: 2
    bit_size: 1
    enum: CTSEN
  - name: RTSINV
    description: RTS Pin Inversion
    bit_offset: 3
    bit_size: 1
    enum: RTSINV
  - name: RXPRSEN
    description: PRS RX Enable
    bit_offset: 7
    bit_size: 1
  - name: CLKPRSEN
    description: PRS CLK Enable
    bit_offset: 15
    bit_size: 1
fieldset/EN:
  description: No Description
  fields:
  - name: EN
    description: USART Enable
    bit_offset: 0
    bit_size: 1
fieldset/FRAME:
  description: No Description
  fields:
  - name: DATABITS
    description: Data-Bit Mode
    bit_offset: 0
    bit_size: 4
    enum: DATABITS
  - name: PARITY
    description: Parity-Bit Mode
    bit_offset: 8
    bit_size: 2
    enum: PARITY
  - name: STOPBITS
    description: Stop-Bit Mode
    bit_offset: 12
    bit_size: 2
    enum: STOPBITS
fieldset/I2SCTRL:
  description: No Description
  fields:
  - name: EN
    description: Enable I2S Mode
    bit_offset: 0
    bit_size: 1
  - name: MONO
    description: Stero or Mono
    bit_offset: 1
    bit_size: 1
  - name: JUSTIFY
    description: Justification of I2S Data
    bit_offset: 2
    bit_size: 1
    enum: JUSTIFY
  - name: DMASPLIT
    description: Separate DMA Request For Left/Right Data
    bit_offset: 3
    bit_size: 1
  - name: DELAY
    description: Delay on I2S data
    bit_offset: 4
    bit_size: 1
  - name: FORMAT
    description: I2S Word Format
    bit_offset: 8
    bit_size: 3
    enum: FORMAT
fieldset/IEN:
  description: No Description
  fields:
  - name: TXC
    description: TX Complete Interrupt Enable
    bit_offset: 0
    bit_size: 1
  - name: TXBL
    description: TX Buffer Level Interrupt Enable
    bit_offset: 1
    bit_size: 1
  - name: RXDATAV
    description: RX Data Valid Interrupt Enable
    bit_offset: 2
    bit_size: 1
  - name: RXFULL
    description: RX Buffer Full Interrupt Enable
    bit_offset: 3
    bit_size: 1
  - name: RXOF
    description: RX Overflow Interrupt Enable
    bit_offset: 4
    bit_size: 1
  - name: RXUF
    description: RX Underflow Interrupt Enable
    bit_offset: 5
    bit_size: 1
  - name: TXOF
    description: TX Overflow Interrupt Enable
    bit_offset: 6
    bit_size: 1
  - name: TXUF
    description: TX Underflow Interrupt Enable
    bit_offset: 7
    bit_size: 1
  - name: PERR
    description: Parity Error Interrupt Enable
    bit_offset: 8
    bit_size: 1
  - name: FERR
    description: Framing Error Interrupt Enable
    bit_offset: 9
    bit_size: 1
  - name: MPAF
    description: Multi-Processor Address Frame Interrupt
    bit_offset: 10
    bit_size: 1
  - name: SSM
    description: Chip-Select In Main Mode Interrupt Flag
    bit_offset: 11
    bit_size: 1
  - name: CCF
    description: Collision Check Fail Interrupt Enable
    bit_offset: 12
    bit_size: 1
  - name: TXIDLE
    description: TX Idle Interrupt Enable
    bit_offset: 13
    bit_size: 1
  - name: TCMP0
    description: Timer comparator 0 Interrupt Enable
    bit_offset: 14
    bit_size: 1
  - name: TCMP1
    description: Timer comparator 1 Interrupt Enable
    bit_offset: 15
    bit_size: 1
  - name: TCMP2
    description: Timer comparator 2 Interrupt Enable
    bit_offset: 16
    bit_size: 1
fieldset/IF:
  description: No Description
  fields:
  - name: TXC
    description: TX Complete Interrupt Flag
    bit_offset: 0
    bit_size: 1
  - name: TXBL
    description: TX Buffer Level Interrupt Flag
    bit_offset: 1
    bit_size: 1
  - name: RXDATAV
    description: RX Data Valid Interrupt Flag
    bit_offset: 2
    bit_size: 1
  - name: RXFULL
    description: RX Buffer Full Interrupt Flag
    bit_offset: 3
    bit_size: 1
  - name: RXOF
    description: RX Overflow Interrupt Flag
    bit_offset: 4
    bit_size: 1
  - name: RXUF
    description: RX Underflow Interrupt Flag
    bit_offset: 5
    bit_size: 1
  - name: TXOF
    description: TX Overflow Interrupt Flag
    bit_offset: 6
    bit_size: 1
  - name: TXUF
    description: TX Underflow Interrupt Flag
    bit_offset: 7
    bit_size: 1
  - name: PERR
    description: Parity Error Interrupt Flag
    bit_offset: 8
    bit_size: 1
  - name: FERR
    description: Framing Error Interrupt Flag
    bit_offset: 9
    bit_size: 1
  - name: MPAF
    description: Multi-Processor Address Frame Interrupt
    bit_offset: 10
    bit_size: 1
  - name: SSM
    description: Chip-Select In Main Mode Interrupt Flag
    bit_offset: 11
    bit_size: 1
  - name: CCF
    description: Collision Check Fail Interrupt Flag
    bit_offset: 12
    bit_size: 1
  - name: TXIDLE
    description: TX Idle Interrupt Flag
    bit_offset: 13
    bit_size: 1
  - name: TCMP0
    description: Timer comparator 0 Interrupt Flag
    bit_offset: 14
    bit_size: 1
  - name: TCMP1
    description: Timer comparator 1 Interrupt Flag
    bit_offset: 15
    bit_size: 1
  - name: TCMP2
    description: Timer comparator 2 Interrupt Flag
    bit_offset: 16
    bit_size: 1
fieldset/IPVERSION:
  description: No Description
  fields:
  - name: IPVERSION
    description: IPVERSION
    bit_offset: 0
    bit_size: 32
fieldset/IRCTRL:
  description: No Description
  fields:
  - name: IREN
    description: Enable IrDA Module
    bit_offset: 0
    bit_size: 1
  - name: IRPW
    description: IrDA TX Pulse Width
    bit_offset: 1
    bit_size: 2
    enum: IRPW
  - name: IRFILT
    description: IrDA RX Filter
    bit_offset: 3
    bit_size: 1
    enum: IRFILT
fieldset/RXDATA:
  description: No Description
  fields:
  - name: RXDATA
    description: RX Data
    bit_offset: 0
    bit_size: 8
fieldset/RXDATAX:
  description: No Description
  fields:
  - name: RXDATA
    description: RX Data
    bit_offset: 0
    bit_size: 9
  - name: PERR
    description: Data Parity Error
    bit_offset: 14
    bit_size: 1
  - name: FERR
    description: Data Framing Error
    bit_offset: 15
    bit_size: 1
fieldset/RXDATAXP:
  description: No Description
  fields:
  - name: RXDATAP
    description: RX Data Peek
    bit_offset: 0
    bit_size: 9
  - name: PERRP
    description: Data Parity Error Peek
    bit_offset: 14
    bit_size: 1
  - name: FERRP
    description: Data Framing Error Peek
    bit_offset: 15
    bit_size: 1
fieldset/RXDOUBLE:
  description: No Description
  fields:
  - name: RXDATA0
    description: RX Data 0
    bit_offset: 0
    bit_size: 8
  - name: RXDATA1
    description: RX Data 1
    bit_offset: 8
    bit_size: 8
fieldset/RXDOUBLEX:
  description: No Description
  fields:
  - name: RXDATA0
    description: RX Data 0
    bit_offset: 0
    bit_size: 9
  - name: PERR0
    description: Data Parity Error 0
    bit_offset: 14
    bit_size: 1
  - name: FERR0
    description: Data Framing Error 0
    bit_offset: 15
    bit_size: 1
  - name: RXDATA1
    description: RX Data 1
    bit_offset: 16
    bit_size: 9
  - name: PERR1
    description: Data Parity Error 1
    bit_offset: 30
    bit_size: 1
  - name: FERR1
    description: Data Framing Error 1
    bit_offset: 31
    bit_size: 1
fieldset/RXDOUBLEXP:
  description: No Description
  fields:
  - name: RXDATAP0
    description: RX Data 0 Peek
    bit_offset: 0
    bit_size: 9
  - name: PERRP0
    description: Data Parity Error 0 Peek
    bit_offset: 14
    bit_size: 1
  - name: FERRP0
    description: Data Framing Error 0 Peek
    bit_offset: 15
    bit_size: 1
  - name: RXDATAP1
    description: RX Data 1 Peek
    bit_offset: 16
    bit_size: 9
  - name: PERRP1
    description: Data Parity Error 1 Peek
    bit_offset: 30
    bit_size: 1
  - name: FERRP1
    description: Data Framing Error 1 Peek
    bit_offset: 31
    bit_size: 1
fieldset/STATUS:
  description: No Description
  fields:
  - name: RXENS
    description: Receiver Enable Status
    bit_offset: 0
    bit_size: 1
  - name: TXENS
    description: Transmitter Enable Status
    bit_offset: 1
    bit_size: 1
  - name: MASTER
    description: SPI Main Mode
    bit_offset: 2
    bit_size: 1
  - name: RXBLOCK
    description: Block Incoming Data
    bit_offset: 3
    bit_size: 1
  - name: TXTRI
    description: Transmitter Tristated
    bit_offset: 4
    bit_size: 1
  - name: TXC
    description: TX Complete
    bit_offset: 5
    bit_size: 1
  - name: TXBL
    description: TX Buffer Level
    bit_offset: 6
    bit_size: 1
  - name: RXDATAV
    description: RX Data Valid
    bit_offset: 7
    bit_size: 1
  - name: RXFULL
    description: RX FIFO Full
    bit_offset: 8
    bit_size: 1
  - name: TXBDRIGHT
    description: TX Buffer Expects Double Right Data
    bit_offset: 9
    bit_size: 1
  - name: TXBSRIGHT
    description: TX Buffer Expects Single Right Data
    bit_offset: 10
    bit_size: 1
  - name: RXDATAVRIGHT
    description: RX Data Right
    bit_offset: 11
    bit_size: 1
  - name: RXFULLRIGHT
    description: RX Full of Right Data
    bit_offset: 12
    bit_size: 1
  - name: TXIDLE
    description: TX Idle
    bit_offset: 13
    bit_size: 1
  - name: TIMERRESTARTED
    description: The USART Timer restarted itself
    bit_offset: 14
    bit_size: 1
  - name: TXBUFCNT
    description: TX Buffer Count
    bit_offset: 16
    bit_size: 2
fieldset/TIMECMP0:
  description: No Description
  fields:
  - name: TCMPVAL
    description: Timer comparator 0.
    bit_offset: 0
    bit_size: 8
  - name: TSTART
    description: Timer start source
    bit_offset: 16
    bit_size: 3
    enum: TIMECMP0_TSTART
  - name: TSTOP
    description: Source used to disable comparator 0
    bit_offset: 20
    bit_size: 3
    enum: TIMECMP0_TSTOP
  - name: RESTARTEN
    description: Restart Timer on TCMP0
    bit_offset: 24
    bit_size: 1
    enum: TIMECMP0_RESTARTEN
fieldset/TIMECMP1:
  description: No Description
  fields:
  - name: TCMPVAL
    description: Timer comparator 1.
    bit_offset: 0
    bit_size: 8
  - name: TSTART
    description: Timer start source
    bit_offset: 16
    bit_size: 3
    enum: TIMECMP1_TSTART
  - name: TSTOP
    description: Source used to disable comparator 1
    bit_offset: 20
    bit_size: 3
    enum: TIMECMP1_TSTOP
  - name: RESTARTEN
    description: Restart Timer on TCMP1
    bit_offset: 24
    bit_size: 1
    enum: TIMECMP1_RESTARTEN
fieldset/TIMECMP2:
  description: No Description
  fields:
  - name: TCMPVAL
    description: Timer comparator 2.
    bit_offset: 0
    bit_size: 8
  - name: TSTART
    description: Timer start source
    bit_offset: 16
    bit_size: 3
    enum: TIMECMP2_TSTART
  - name: TSTOP
    description: Source used to disable comparator 2
    bit_offset: 20
    bit_size: 3
    enum: TIMECMP2_TSTOP
  - name: RESTARTEN
    description: Restart Timer on TCMP2
    bit_offset: 24
    bit_size: 1
    enum: TIMECMP2_RESTARTEN
fieldset/TIMING:
  description: No Description
  fields:
  - name: TXDELAY
    description: TX frame start delay
    bit_offset: 16
    bit_size: 3
    enum: TXDELAY
  - name: CSSETUP
    description: Chip Select Setup
    bit_offset: 20
    bit_size: 3
    enum: CSSETUP
  - name: ICS
    description: Inter-character spacing
    bit_offset: 24
    bit_size: 3
    enum: ICS
  - name: CSHOLD
    description: Chip Select Hold
    bit_offset: 28
    bit_size: 3
    enum: CSHOLD
fieldset/TRIGCTRL:
  description: No Description
  fields:
  - name: RXTEN
    description: Receive Trigger Enable
    bit_offset: 4
    bit_size: 1
  - name: TXTEN
    description: Transmit Trigger Enable
    bit_offset: 5
    bit_size: 1
  - name: AUTOTXTEN
    description: AUTOTX Trigger Enable
    bit_offset: 6
    bit_size: 1
  - name: TXARX0EN
    description: Enable Transmit Trigger after RX End of
    bit_offset: 7
    bit_size: 1
  - name: TXARX1EN
    description: Enable Transmit Trigger after RX End of
    bit_offset: 8
    bit_size: 1
  - name: TXARX2EN
    description: Enable Transmit Trigger after RX End of
    bit_offset: 9
    bit_size: 1
  - name: RXATX0EN
    description: Enable Receive Trigger after TX end of f
    bit_offset: 10
    bit_size: 1
  - name: RXATX1EN
    description: Enable Receive Trigger after TX end of f
    bit_offset: 11
    bit_size: 1
  - name: RXATX2EN
    description: Enable Receive Trigger after TX end of f
    bit_offset: 12
    bit_size: 1
fieldset/TXDATA:
  description: No Description
  fields:
  - name: TXDATA
    description: TX Data
    bit_offset: 0
    bit_size: 8
fieldset/TXDATAX:
  description: No Description
  fields:
  - name: TXDATAX
    description: TX Data
    bit_offset: 0
    bit_size: 9
  - name: UBRXAT
    description: Unblock RX After Transmission
    bit_offset: 11
    bit_size: 1
  - name: TXTRIAT
    description: Set TXTRI After Transmission
    bit_offset: 12
    bit_size: 1
  - name: TXBREAK
    description: Transmit Data As Break
    bit_offset: 13
    bit_size: 1
  - name: TXDISAT
    description: Clear TXEN After Transmission
    bit_offset: 14
    bit_size: 1
  - name: RXENAT
    description: Enable RX After Transmission
    bit_offset: 15
    bit_size: 1
fieldset/TXDOUBLE:
  description: No Description
  fields:
  - name: TXDATA0
    description: TX Data
    bit_offset: 0
    bit_size: 8
  - name: TXDATA1
    description: TX Data
    bit_offset: 8
    bit_size: 8
fieldset/TXDOUBLEX:
  description: No Description
  fields:
  - name: TXDATA0
    description: TX Data
    bit_offset: 0
    bit_size: 9
  - name: UBRXAT0
    description: Unblock RX After Transmission
    bit_offset: 11
    bit_size: 1
  - name: TXTRIAT0
    description: Set TXTRI After Transmission
    bit_offset: 12
    bit_size: 1
  - name: TXBREAK0
    description: Transmit Data As Break
    bit_offset: 13
    bit_size: 1
  - name: TXDISAT0
    description: Clear TXEN After Transmission
    bit_offset: 14
    bit_size: 1
  - name: RXENAT0
    description: Enable RX After Transmission
    bit_offset: 15
    bit_size: 1
  - name: TXDATA1
    description: TX Data
    bit_offset: 16
    bit_size: 9
  - name: UBRXAT1
    description: Unblock RX After Transmission
    bit_offset: 27
    bit_size: 1
  - name: TXTRIAT1
    description: Set TXTRI After Transmission
    bit_offset: 28
    bit_size: 1
  - name: TXBREAK1
    description: Transmit Data As Break
    bit_offset: 29
    bit_size: 1
  - name: TXDISAT1
    description: Clear TXEN After Transmission
    bit_offset: 30
    bit_size: 1
  - name: RXENAT1
    description: Enable RX After Transmission
    bit_offset: 31
    bit_size: 1
enum/AUTOTRI:
  bit_size: 1
  variants:
  - name: DISABLE
    description: The output on U(S)n_TX when the transmitter is idle is defined by TXINV
    value: 0
  - name: ENABLE
    description: U(S)n_TX is tristated whenever the transmitter is idle
    value: 1
enum/BYTESWAP:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Normal byte order
    value: 0
  - name: ENABLE
    description: Byte order swapped
    value: 1
enum/CCEN:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Collision check is disabled
    value: 0
  - name: ENABLE
    description: Collision check is enabled. The receiver must be enabled for the check to be performed
    value: 1
enum/CLKPHA:
  bit_size: 1
  variants:
  - name: SAMPLELEADING
    description: Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode
    value: 0
  - name: SAMPLETRAILING
    description: Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode
    value: 1
enum/CLKPOL:
  bit_size: 1
  variants:
  - name: IDLELOW
    description: The bus clock used in synchronous mode has a low base value
    value: 0
  - name: IDLEHIGH
    description: The bus clock used in synchronous mode has a high base value
    value: 1
enum/CSHOLD:
  bit_size: 3
  variants:
  - name: ZERO
    description: Disable CS being asserted after the end of transmission
    value: 0
  - name: ONE
    description: CS is asserted for 1 baud-times after the end of transmission
    value: 1
  - name: TWO
    description: CS is asserted for 2 baud-times after the end of transmission
    value: 2
  - name: THREE
    description: CS is asserted for 3 baud-times after the end of transmission
    value: 3
  - name: SEVEN
    description: CS is asserted for 7 baud-times after the end of transmission
    value: 4
  - name: TCMP0
    description: CS is asserted after the end of transmission for TCMPVAL0 baud-times
    value: 5
  - name: TCMP1
    description: CS is asserted after the end of transmission for TCMPVAL1 baud-times
    value: 6
  - name: TCMP2
    description: CS is asserted after the end of transmission for TCMPVAL2 baud-times
    value: 7
enum/CSINV:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Chip select is active low
    value: 0
  - name: ENABLE
    description: Chip select is active high
    value: 1
enum/CSMA:
  bit_size: 1
  variants:
  - name: NOACTION
    description: No action taken
    value: 0
  - name: GOTOSLAVEMODE
    description: Go to secondary mode
    value: 1
enum/CSSETUP:
  bit_size: 3
  variants:
  - name: ZERO
    description: CS is not asserted before start of transmission
    value: 0
  - name: ONE
    description: CS is asserted for 1 baud-times before start of transmission
    value: 1
  - name: TWO
    description: CS is asserted for 2 baud-times before start of transmission
    value: 2
  - name: THREE
    description: CS is asserted for 3 baud-times before start of transmission
    value: 3
  - name: SEVEN
    description: CS is asserted for 7 baud-times before start of transmission
    value: 4
  - name: TCMP0
    description: CS is asserted before the start of transmission for TCMPVAL0 baud-times
    value: 5
  - name: TCMP1
    description: CS is asserted before the start of transmission for TCMPVAL1 baud-times
    value: 6
  - name: TCMP2
    description: CS is asserted before the start of transmission for TCMPVAL2 baud-times
    value: 7
enum/CTSEN:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Ingore CTS
    value: 0
  - name: ENABLE
    description: Stop transmitting when CTS is negated
    value: 1
enum/CTSINV:
  bit_size: 1
  variants:
  - name: DISABLE
    description: The USn_CTS pin is low true
    value: 0
  - name: ENABLE
    description: The USn_CTS pin is high true
    value: 1
enum/DATABITS:
  bit_size: 4
  variants:
  - name: FOUR
    description: Each frame contains 4 data bits
    value: 1
  - name: FIVE
    description: Each frame contains 5 data bits
    value: 2
  - name: SIX
    description: Each frame contains 6 data bits
    value: 3
  - name: SEVEN
    description: Each frame contains 7 data bits
    value: 4
  - name: EIGHT
    description: Each frame contains 8 data bits
    value: 5
  - name: NINE
    description: Each frame contains 9 data bits
    value: 6
  - name: TEN
    description: Each frame contains 10 data bits
    value: 7
  - name: ELEVEN
    description: Each frame contains 11 data bits
    value: 8
  - name: TWELVE
    description: Each frame contains 12 data bits
    value: 9
  - name: THIRTEEN
    description: Each frame contains 13 data bits
    value: 10
  - name: FOURTEEN
    description: Each frame contains 14 data bits
    value: 11
  - name: FIFTEEN
    description: Each frame contains 15 data bits
    value: 12
  - name: SIXTEEN
    description: Each frame contains 16 data bits
    value: 13
enum/DBGHALT:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Continue to transmit until TX buffer is empty
    value: 0
  - name: ENABLE
    description: Negate RTS to stop link partner's transmission during debug HALT. NOTE** The core clock should be equal to or faster than the peripheral clock; otherwise, each single step could transmit multiple frames instead of just transmitting one frame.
    value: 1
enum/ERRSDMA:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Framing and parity errors have no effect on DMA requests from the USART
    value: 0
  - name: ENABLE
    description: DMA requests from the USART are blocked while the PERR or FERR interrupt flags are set
    value: 1
enum/ERRSRX:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Framing and parity errors have no effect on receiver
    value: 0
  - name: ENABLE
    description: Framing and parity errors disable the receiver
    value: 1
enum/ERRSTX:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Received framing and parity errors have no effect on transmitter
    value: 0
  - name: ENABLE
    description: Received framing and parity errors disable the transmitter
    value: 1
enum/FORMAT:
  bit_size: 3
  variants:
  - name: W32D32
    description: 32-bit word, 32-bit data
    value: 0
  - name: W32D24M
    description: 32-bit word, 32-bit data with 8 lsb masked
    value: 1
  - name: W32D24
    description: 32-bit word, 24-bit data
    value: 2
  - name: W32D16
    description: 32-bit word, 16-bit data
    value: 3
  - name: W32D8
    description: 32-bit word, 8-bit data
    value: 4
  - name: W16D16
    description: 16-bit word, 16-bit data
    value: 5
  - name: W16D8
    description: 16-bit word, 8-bit data
    value: 6
  - name: W8D8
    description: 8-bit word, 8-bit data
    value: 7
enum/ICS:
  bit_size: 3
  variants:
  - name: ZERO
    description: There is no space between charcters
    value: 0
  - name: ONE
    description: Create a space of 1 baud-times before start of transmission
    value: 1
  - name: TWO
    description: Create a space of 2 baud-times before start of transmission
    value: 2
  - name: THREE
    description: Create a space of 3 baud-times before start of transmission
    value: 3
  - name: SEVEN
    description: Create a space of 7 baud-times before start of transmission
    value: 4
  - name: TCMP0
    description: Create a space of before the start of transmission for TCMPVAL0 baud-times
    value: 5
  - name: TCMP1
    description: Create a space of before the start of transmission for TCMPVAL1 baud-times
    value: 6
  - name: TCMP2
    description: Create a space of before the start of transmission for TCMPVAL2 baud-times
    value: 7
enum/IRFILT:
  bit_size: 1
  variants:
  - name: DISABLE
    description: No filter enabled
    value: 0
  - name: ENABLE
    description: Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected
    value: 1
enum/IRPW:
  bit_size: 2
  variants:
  - name: ONE
    description: IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1
    value: 0
  - name: TWO
    description: IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1
    value: 1
  - name: THREE
    description: IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1
    value: 2
  - name: FOUR
    description: IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1
    value: 3
enum/JUSTIFY:
  bit_size: 1
  variants:
  - name: LEFT
    description: Data is left-justified
    value: 0
  - name: RIGHT
    description: Data is right-justified
    value: 1
enum/LOOPBK:
  bit_size: 1
  variants:
  - name: DISABLE
    description: The receiver is connected to and receives data from U(S)n_RX
    value: 0
  - name: ENABLE
    description: The receiver is connected to and receives data from U(S)n_TX
    value: 1
enum/MPM:
  bit_size: 1
  variants:
  - name: DISABLE
    description: The 9th bit of incoming frames has no special function
    value: 0
  - name: ENABLE
    description: An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set
    value: 1
enum/MSBF:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Data is sent with the least significant bit first
    value: 0
  - name: ENABLE
    description: Data is sent with the most significant bit first
    value: 1
enum/OVS:
  bit_size: 2
  variants:
  - name: X16
    description: Regular UART mode with 16X oversampling in asynchronous mode
    value: 0
  - name: X8
    description: Double speed with 8X oversampling in asynchronous mode
    value: 1
  - name: X6
    description: 6X oversampling in asynchronous mode
    value: 2
  - name: X4
    description: Quadruple speed with 4X oversampling in asynchronous mode
    value: 3
enum/PARITY:
  bit_size: 2
  variants:
  - name: NONE
    description: Parity bits are not used
    value: 0
  - name: EVEN
    description: Even parity are used. Parity bits are automatically generated and checked by hardware.
    value: 2
  - name: ODD
    description: Odd parity is used. Parity bits are automatically generated and checked by hardware.
    value: 3
enum/RTSINV:
  bit_size: 1
  variants:
  - name: DISABLE
    description: The USn_RTS pin is low true
    value: 0
  - name: ENABLE
    description: The USn_RTS pin is high true
    value: 1
enum/RXINV:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Input is passed directly to the receiver
    value: 0
  - name: ENABLE
    description: Input is inverted before it is passed to the receiver
    value: 1
enum/STOPBITS:
  bit_size: 2
  variants:
  - name: HALF
    description: The transmitter generates a half stop bit. Stop-bits are not verified by receiver
    value: 0
  - name: ONE
    description: One stop bit is generated and verified
    value: 1
  - name: ONEANDAHALF
    description: The transmitter generates one and a half stop bit. The receiver verifies the first stop bit
    value: 2
  - name: TWO
    description: The transmitter generates two stop bits. The receiver checks the first stop-bit only
    value: 3
enum/SYNC:
  bit_size: 1
  variants:
  - name: DISABLE
    description: The USART operates in asynchronous mode
    value: 0
  - name: ENABLE
    description: The USART operates in synchronous mode
    value: 1
enum/TIMECMP0_RESTARTEN:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Disable the timer restarting on TCMP0
    value: 0
  - name: ENABLE
    description: Enable the timer restarting on TCMP0
    value: 1
enum/TIMECMP0_TSTART:
  bit_size: 3
  variants:
  - name: DISABLE
    description: Comparator 0 is disabled
    value: 0
  - name: TXEOF
    description: Comparator 0 and timer are started at TX end of frame
    value: 1
  - name: TXC
    description: Comparator 0 and timer are started at TX Complete
    value: 2
  - name: RXACT
    description: 'Comparator 0 and timer are started at RX going going Active (default: low)'
    value: 3
  - name: RXEOF
    description: Comparator 0 and timer are started at RX end of frame
    value: 4
enum/TIMECMP0_TSTOP:
  bit_size: 3
  variants:
  - name: TCMP0
    description: Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event
    value: 0
  - name: TXST
    description: Comparator 0 is disabled at TX start TX Engine
    value: 1
  - name: RXACT
    description: 'Comparator 0 is disabled on RX going going Active (default: low)'
    value: 2
  - name: RXACTN
    description: Comparator 0 is disabled on RX going Inactive
    value: 3
enum/TIMECMP1_RESTARTEN:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Disable the timer restarting on TCMP1
    value: 0
  - name: ENABLE
    description: Enable the timer restarting on TCMP1
    value: 1
enum/TIMECMP1_TSTART:
  bit_size: 3
  variants:
  - name: DISABLE
    description: Comparator 1 is disabled
    value: 0
  - name: TXEOF
    description: Comparator 1 and timer are started at TX end of frame
    value: 1
  - name: TXC
    description: Comparator 1 and timer are started at TX Complete
    value: 2
  - name: RXACT
    description: 'Comparator 1 and timer are started at RX going going Active (default: low)'
    value: 3
  - name: RXEOF
    description: Comparator 1 and timer are started at RX end of frame
    value: 4
enum/TIMECMP1_TSTOP:
  bit_size: 3
  variants:
  - name: TCMP1
    description: Comparator 1 is disabled when the counter equals TCMPVAL and triggers a TCMP1 event
    value: 0
  - name: TXST
    description: Comparator 1 is disabled at TX start TX Engine
    value: 1
  - name: RXACT
    description: 'Comparator 1 is disabled on RX going going Active (default: low)'
    value: 2
  - name: RXACTN
    description: Comparator 1 is disabled on RX going Inactive
    value: 3
enum/TIMECMP2_RESTARTEN:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Disable the timer restarting on TCMP2
    value: 0
  - name: ENABLE
    description: Enable the timer restarting on TCMP2
    value: 1
enum/TIMECMP2_TSTART:
  bit_size: 3
  variants:
  - name: DISABLE
    description: Comparator 2 is disabled
    value: 0
  - name: TXEOF
    description: Comparator 2 and timer are started at TX end of frame
    value: 1
  - name: TXC
    description: Comparator 2 and timer are started at TX Complete
    value: 2
  - name: RXACT
    description: 'Comparator 2 and timer are started at RX going going Active (default: low)'
    value: 3
  - name: RXEOF
    description: Comparator 2 and timer are started at RX end of frame
    value: 4
enum/TIMECMP2_TSTOP:
  bit_size: 3
  variants:
  - name: TCMP2
    description: Comparator 2 is disabled when the counter equals TCMPVAL and triggers a TCMP2 event
    value: 0
  - name: TXST
    description: Comparator 2 is disabled at TX start TX Engine
    value: 1
  - name: RXACT
    description: 'Comparator 2 is disabled on RX going going Active (default: low)'
    value: 2
  - name: RXACTN
    description: Comparator 2 is disabled on RX going Inactive
    value: 3
enum/TXBIL:
  bit_size: 1
  variants:
  - name: EMPTY
    description: TXBL and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty.
    value: 0
  - name: HALFFULL
    description: TXBL and TXBLIF are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full.
    value: 1
enum/TXDELAY:
  bit_size: 3
  variants:
  - name: DISABLE
    description: Disable - TXDELAY in USARTn_CTRL can be used for legacy
    value: 0
  - name: ONE
    description: Start of transmission is delayed for 1 baud-times
    value: 1
  - name: TWO
    description: Start of transmission is delayed for 2 baud-times
    value: 2
  - name: THREE
    description: Start of transmission is delayed for 3 baud-times
    value: 3
  - name: SEVEN
    description: Start of transmission is delayed for 7 baud-times
    value: 4
  - name: TCMP0
    description: Start of transmission is delayed for TCMPVAL0 baud-times
    value: 5
  - name: TCMP1
    description: Start of transmission is delayed for TCMPVAL1 baud-times
    value: 6
  - name: TCMP2
    description: Start of transmission is delayed for TCMPVAL2 baud-times
    value: 7
enum/TXINV:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Output from the transmitter is passed unchanged to U(S)n_TX
    value: 0
  - name: ENABLE
    description: Output from the transmitter is inverted before it is passed to U(S)n_TX
    value: 1
