# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ipshared/ec67/hdl" --include "../../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"TB_CLASSIFIER_w_VOTING_time_impl.v" \

# Do not sort compile order
nosort
