// Seed: 2761581786
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    output tri0  id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    output uwire id_6
);
  tri0 id_8 = -1 == 1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd53,
    parameter id_8 = 32'd97
) (
    output tri id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 _id_5,
    input tri1 id_6,
    output uwire id_7,
    output supply0 _id_8,
    input tri0 id_9,
    input tri0 id_10
);
  logic [id_8 : -1 'b0] id_12;
  ;
  wire id_13[!  (  1  ) : id_5];
  module_0 modCall_1 (
      id_9,
      id_6,
      id_0,
      id_7,
      id_6,
      id_1,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
