// See LICENSE.SiFive for license details.
// See LICENSE.Berkeley for license details.

package radiance.cluster

import chisel3._
import chisel3.util._
import freechips.rocketchip.diplomacy.AddressSet
import freechips.rocketchip.prci.{ClockCrossingType, ClockSinkParameters}
import freechips.rocketchip.subsystem._
import freechips.rocketchip.tilelink._
import midas.targetutils.SynthesizePrintf
import org.chipsalliance.cde.config.Parameters
import org.chipsalliance.diplomacy.lazymodule._
import radiance.memory._
import radiance.subsystem._
import radiance.muon._
import radiance.virgo._

case class RadianceClusterParams(
  clusterId: Int,
  clockSinkParams: ClockSinkParameters = ClockSinkParameters()
) extends InstantiableClusterParams[RadianceCluster] {
  val baseName = "radiance_cluster"
  val uniqueName = s"${baseName}_$clusterId"
  def instantiate(crossing: HierarchicalElementCrossingParamsLike, lookup: LookupByClusterIdImpl)
                 (implicit p: Parameters): RadianceCluster = {
    new RadianceCluster(this, crossing.crossingType, lookup)
  }
}

class RadianceCluster (
  thisClusterParams: RadianceClusterParams,
  crossing: ClockCrossingType,
  lookup: LookupByClusterIdImpl
)(implicit p: Parameters) extends Cluster(thisClusterParams, crossing, lookup) {
  val clbus = tlBusWrapperLocationMap(CLSBUS(clusterId))
  val clcbus = tlBusWrapperLocationMap(CLCBUS(clusterId))
  clbus.clockGroupNode := allClockGroupsNode
  clcbus.clockGroupNode := allClockGroupsNode

  // make the shared memory srams and interconnects
  val gemminiTiles = leafTiles.values.filter(_.isInstanceOf[GemminiTile]).toSeq.asInstanceOf[Seq[GemminiTile]]
  val vortexTiles = leafTiles.values.filter(_.isInstanceOf[VortexTile]).toSeq.asInstanceOf[Seq[VortexTile]]
  val muonTiles = leafTiles.values.filter(_.isInstanceOf[MuonTile]).toSeq.asInstanceOf[Seq[MuonTile]]

  def virgoSharedMemComponentsGen() = new VirgoSharedMemComponents(thisClusterParams, gemminiTiles, vortexTiles)
  def virgoSharedMemComponentsImpGen(outer: VirgoSharedMemComponents) = new VirgoSharedMemComponentsImp(outer)
  LazyModule(new RadianceSharedMem(
    virgoSharedMemComponentsGen, Some(virgoSharedMemComponentsImpGen(_)), clbus)).suggestName("shared_mem")

  // direct core-accelerator connections
  val smemKey = p(RadianceSharedMemKey).get
  val numCoresInCluster = vortexTiles.length
  val vortexAccSlaveNodes = Seq.fill(numCoresInCluster)(AccSlaveNode())
  (vortexAccSlaveNodes zip vortexTiles).foreach { case (a, v) => a := v.accMasterNode }
  val gemminiAccMasterNodes = gemminiTiles.map { tile =>
    val masterNode = AccMasterNode()
    tile.accSlaveNode := masterNode
    masterNode
  }
  gemminiTiles.foreach { _.slaveNode :=* TLWidthWidget(4) :=* clbus.outwardNode }

  // printf and perf counter buffer
  val traceTLNode = TLAdapterNode(clientFn = c => c, managerFn = m => m)
  TLRAM(AddressSet(smemKey.address + smemKey.size, numCoresInCluster * 0x200 - 1)) := traceTLNode :=
    TLBuffer() := TLFragmenter(4, 4) := clbus.outwardNode

  // framebuffer
  p(RadianceFrameBufferKey).foreach { key =>
    val fb = LazyModule(new FrameBuffer(key.baseAddress, key.width, key.size, key.validAddress, key.fbName))
    fb.node := TLBuffer() := TLFragmenter(4, 4) := clbus.outwardNode
  }

  // barrier connections
  val barrierSlaveNode = BarrierSlaveNode(numCoresInCluster)
  vortexTiles.foreach { tile =>
    barrierSlaveNode := tile.barrierMasterNode
  }

  override lazy val module = new RadianceClusterModuleImp(this)
}

class RadianceClusterModuleImp(outer: RadianceCluster) extends ClusterModuleImp(outer) {
  println(s"======= RadianceCluster: clbus inward edges = ${outer.clbus.inwardNode.inward.inputs.length}")
  println(s"======= RadianceCluster: clbus name = ${outer.clbus.busName}")

  // @cleanup: This assumes barrier params on all edges are the same, i.e. all
  // cores are configured to have the same barrier id range.  While true, might
  // be better to actually assert this
  val barrierParam = outer.barrierSlaveNode.in.head._2
  val synchronizer = Module(new BarrierSynchronizer(barrierParam))
  (synchronizer.io.reqs zip outer.barrierSlaveNode.in).foreach { case (req, (b, _)) =>
    req <> b.req
    b.resp <> synchronizer.io.resp // broadcast
  }

  val coreAccs = outer.vortexAccSlaveNodes.map(_.in.head._1)
  val gemminiAccs = outer.gemminiAccMasterNodes.map(_.out.head._1)

  gemminiAccs.zipWithIndex.foreach { case (g, gi) =>
    val active = coreAccs.map(acc => acc.cmd.valid && (acc.dest() === gi.U))
    val selected = PriorityEncoder(active)
    g.cmd.bits := VecInit(coreAccs.map(_.cmd.bits))(selected) & g.mask
    g.cmd.valid := VecInit(active).reduceTree(_ || _)
  }

  if (gemminiAccs.nonEmpty) {
    // this might need some more tweaking (e.g. bitmask instead of or)
    coreAccs.foreach(_.status := VecInit(gemminiAccs.map(_.status)).reduceTree(_ | _))
  }

  (outer.traceTLNode.in.map(_._1) zip outer.traceTLNode.out.map(_._1)).foreach { case (i, o) =>
    o.a <> i.a
    i.d <> o.d

    when (i.a.fire) {
      when (i.a.bits.opcode === TLMessages.PutFullData || i.a.bits.opcode === TLMessages.PutPartialData) {
        SynthesizePrintf(printf(s"TRACEWR ${outer.traceTLNode.name}: %x %x %x\n", i.a.bits.address, i.a.bits.data, i.a.bits.mask))
      }
    }
  }
}
