#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 17 17:47:15 2025
# Process ID: 11168
# Current directory: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5600 E:\OUSL\5th Year\TMAs To Do 25\EEX7436 Design Project\DPP\DPP.xpr
# Log file: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/vivado.log
# Journal file: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.xpr}
WARNING: [Board 49-91] Board repository path '/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'E:/OUSL/5th Year/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'E:/OUSL/5th Year/EEX7436/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'E:/OUSL/5th Year/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/{C:/Users/Fazeel', nor could it be found using path 'E:/OUSL/5th Year/EEX7436/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/{C:/Users/Fazeel'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'E:/OUSL/5th Year/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store}', nor could it be found using path 'E:/OUSL/5th Year/EEX7436/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store}'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'E:/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'E:/OUSL/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 918.680 ; gain = 285.539
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FMU
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.680 ; gain = 221.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FMU' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
INFO: [Synth 8-3491] module 'instruction_register' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:5' bound to instance 'IR' of component 'instruction_register' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:235]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (1#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:17]
INFO: [Synth 8-3491] module 'demux' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/demux.vhd:4' bound to instance 'dmux' of component 'demux' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:247]
INFO: [Synth 8-638] synthesizing module 'demux' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/demux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'demux' (2#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/demux.vhd:14]
INFO: [Synth 8-3491] module 'DFlipFlop' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:4' bound to instance 'dff' of component 'dflipflop' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:257]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (3#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
INFO: [Synth 8-3491] module 'inference_unit' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:5' bound to instance 'IU' of component 'inference_unit' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:267]
INFO: [Synth 8-638] synthesizing module 'inference_unit' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'inference_unit' (4#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:15]
INFO: [Synth 8-3491] module 'customMux' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/customMux.vhd:4' bound to instance 'CM' of component 'customMux' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'customMux' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/customMux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'customMux' (5#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/customMux.vhd:12]
INFO: [Synth 8-3491] module 'reg_a_top' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:4' bound to instance 'a_register' of component 'reg_a_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:287]
INFO: [Synth 8-638] synthesizing module 'reg_a_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'reg_a_fsm' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_fms.vhd:4' bound to instance 'CU' of component 'reg_a_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'reg_a_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_fms.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'reg_a_fsm' (6#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_fms.vhd:15]
INFO: [Synth 8-3491] module 'reg_a' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/reg_a_stub.vhdl:5' bound to instance 'reg_a_1' of component 'reg_a' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'reg_a' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/reg_a_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'reg_a_top' (7#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:17]
INFO: [Synth 8-3491] module 'registry_bank_top' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:4' bound to instance 'registry_bank' of component 'registry_bank_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:301]
INFO: [Synth 8-638] synthesizing module 'registry_bank_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'registry_bank_fsm' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_fsm.vhd:4' bound to instance 'CU' of component 'registry_bank_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'registry_bank_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_fsm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'registry_bank_fsm' (8#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_fsm.vhd:15]
INFO: [Synth 8-3491] module 'register_bank' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/register_bank_stub.vhdl:5' bound to instance 'register_bank_1' of component 'register_bank' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'register_bank' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/register_bank_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'registry_bank_top' (9#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:17]
INFO: [Synth 8-3491] module 'ram_top' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_top.vhd:4' bound to instance 'data_memory' of component 'ram_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:315]
INFO: [Synth 8-638] synthesizing module 'ram_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'ram_fsm' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_fsm.vhd:4' bound to instance 'CU' of component 'ram_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ram_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_fsm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ram_fsm' (10#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_fsm.vhd:15]
INFO: [Synth 8-3491] module 'ram' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/ram_stub.vhdl:5' bound to instance 'ram_1' of component 'ram' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ram' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/ram_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'ram_top' (11#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/ram_top.vhd:17]
INFO: [Synth 8-3491] module 'rom_top' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_top.vhd:4' bound to instance 'program_memory' of component 'rom_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:329]
INFO: [Synth 8-638] synthesizing module 'rom_top' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'rom_fsm' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_fsm.vhd:4' bound to instance 'CU' of component 'rom_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'rom_fsm' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_fsm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'rom_fsm' (12#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_fsm.vhd:15]
INFO: [Synth 8-3491] module 'rom' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/rom_stub.vhdl:5' bound to instance 'rom_1' of component 'rom' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rom' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/.Xil/Vivado-11168-DESKTOP-C1F6LE5/realtime/rom_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'rom_top' (13#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/rom_top.vhd:17]
INFO: [Synth 8-3491] module 'control_unit' declared at 'E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/control_unit.vhd:6' bound to instance 'CU' of component 'control_unit' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:343]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/control_unit.vhd:57]
WARNING: [Synth 8-614] signal 'ramdata' is read in the process but is not in the sensitivity list [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/control_unit.vhd:97]
WARNING: [Synth 8-614] signal 'pulse_edge' is read in the process but is not in the sensitivity list [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/control_unit.vhd:97]
WARNING: [Synth 8-3848] Net rom_clr in module/entity control_unit does not have driver. [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/control_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (14#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/control_unit.vhd:57]
WARNING: [Synth 8-3848] Net ro_op in module/entity FMU does not have driver. [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'FMU' (15#1) [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
WARNING: [Synth 8-3331] design control_unit has unconnected port rom_clr
WARNING: [Synth 8-3331] design control_unit has unconnected port ramdata[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port ramdata[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port ramdata[5]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[31]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[30]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[29]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[28]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.590 ; gain = 300.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.441 ; gain = 322.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.441 ; gain = 322.980
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/ip/reg_a/reg_a.dcp' for cell 'a_register/reg_a_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/ip/register_bank/register_bank.dcp' for cell 'registry_bank/register_bank_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/ip/ram/ram.dcp' for cell 'data_memory/ram_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/sources_1/ip/rom/rom.dcp' for cell 'program_memory/rom_1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1587.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/constrs_1/new/FMU.xdc]
Finished Parsing XDC File [E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.srcs/constrs_1/new/FMU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.930 ; gain = 457.469
64 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1701.930 ; gain = 639.578
close_design
open_hw_manager
close_hw_manager
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon Nov 17 17:56:41 2025] Launched synth_1...
Run output will be captured here: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.runs/synth_1/runme.log
[Mon Nov 17 17:56:41 2025] Launched impl_1...
Run output will be captured here: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1701.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 2191.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 2191.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2191.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.258 ; gain = 582.328
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 17 18:44:46 2025] Launched impl_1...
Run output will be captured here: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon Nov 17 18:49:36 2025] Launched synth_1...
Run output will be captured here: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.runs/synth_1/runme.log
[Mon Nov 17 18:49:36 2025] Launched impl_1...
Run output will be captured here: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3183.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 3183.684 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 3183.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3183.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3183.684 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 17 19:13:40 2025] Launched impl_1...
Run output will be captured here: E:/OUSL/5th Year/TMAs To Do 25/EEX7436 Design Project/DPP/DPP.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 19:20:51 2025...
