

================================================================
== Vitis HLS Report for 'write_output_func_2'
================================================================
* Date:           Fri Jul 18 13:03:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    24578|    24578|  0.246 ms|  0.246 ms|  24577|  24577|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3  |    24576|    24576|         3|          3|          4|  8192|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     89|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      45|    203|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_130_p2     |         +|   0|  0|  14|          14|           1|
    |add_ln103_fu_153_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln105_1_fu_260_p2     |         +|   0|  0|  11|          11|           1|
    |add_ln105_fu_199_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln106_fu_254_p2       |         +|   0|  0|   6|           6|           1|
    |and_ln103_fu_185_p2       |       and|   0|  0|   1|           1|           1|
    |icmp_ln103_fu_124_p2      |      icmp|   0|  0|  15|          14|          15|
    |icmp_ln105_fu_159_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln106_fu_179_p2      |      icmp|   0|  0|   7|           6|           7|
    |empty_fu_205_p2           |        or|   0|  0|   1|           1|           1|
    |oc_mid2_fu_211_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln103_1_fu_191_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln103_fu_165_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln105_1_fu_266_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln105_fu_219_p3    |    select|   0|  0|   5|           1|           5|
    |xor_ln103_fu_173_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 114|          80|          54|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |conv1_out_blk_n                         |   9|          2|    1|          2|
    |i_fu_68                                 |   9|          2|    5|         10|
    |indvar_flatten12_fu_72                  |   9|          2|   14|         28|
    |indvar_flatten_fu_64                    |   9|          2|   11|         22|
    |j_fu_60                                 |   9|          2|    5|         10|
    |oc_fu_56                                |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  89|         20|   58|        118|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_fu_68                 |   5|   0|    5|          0|
    |indvar_flatten12_fu_72  |  14|   0|   14|          0|
    |indvar_flatten_fu_64    |  11|   0|   11|          0|
    |j_fu_60                 |   5|   0|    5|          0|
    |oc_fu_56                |   6|   0|    6|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  45|   0|   45|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  write_output_func.2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  write_output_func.2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  write_output_func.2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  write_output_func.2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  write_output_func.2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  write_output_func.2|  return value|
|conv1_out_din             |  out|   16|     ap_fifo|            conv1_out|       pointer|
|conv1_out_full_n          |   in|    1|     ap_fifo|            conv1_out|       pointer|
|conv1_out_write           |  out|    1|     ap_fifo|            conv1_out|       pointer|
|conv1_out_num_data_valid  |   in|   14|     ap_fifo|            conv1_out|       pointer|
|conv1_out_fifo_cap        |   in|   14|     ap_fifo|            conv1_out|       pointer|
|output_buf_address0       |  out|   13|   ap_memory|           output_buf|         array|
|output_buf_ce0            |  out|    1|   ap_memory|           output_buf|         array|
|output_buf_q0             |   in|   15|   ap_memory|           output_buf|         array|
+--------------------------+-----+-----+------------+---------------------+--------------+

