Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Feb 19 11:34:55 2024
| Host             : Chris running 64-bit major release  (build 9200)
| Command          : report_power -file picorv32_axi_power_routed.rpt -pb picorv32_axi_power_summary_routed.pb -rpx picorv32_axi_power_routed.rpx
| Design           : picorv32_axi
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 25.546       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 24.785       |
| Device Static (W)        | 0.761        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 49.3         |
| Junction Temperature (C) | 60.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.455 |     1790 |       --- |             --- |
|   LUT as Logic           |     2.018 |      826 |    303600 |            0.27 |
|   CARRY4                 |     0.310 |       83 |     75900 |            0.11 |
|   Register               |     0.092 |      646 |    607200 |            0.11 |
|   LUT as Distributed RAM |     0.028 |       48 |    130800 |            0.04 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        6 |       --- |             --- |
| Signals                  |     5.487 |     1464 |       --- |             --- |
| I/O                      |    16.843 |      317 |       600 |           52.83 |
| Static Power             |     0.761 |          |           |                 |
| Total                    |    25.546 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     8.700 |       8.095 |      0.605 |
| Vccaux    |       1.800 |     1.415 |       1.357 |      0.058 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     7.916 |       7.915 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.000 |      0.015 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| picorv32_axi                  |    24.785 |
|   axi_adapter                 |     0.013 |
|   picorv32_core               |     7.468 |
|     cpuregs_reg_r1_0_31_0_5   |     0.008 |
|     cpuregs_reg_r1_0_31_12_17 |     0.004 |
|     cpuregs_reg_r1_0_31_18_23 |     0.003 |
|     cpuregs_reg_r1_0_31_24_29 |     0.006 |
|     cpuregs_reg_r1_0_31_30_31 |     0.003 |
|     cpuregs_reg_r1_0_31_6_11  |     0.004 |
|     cpuregs_reg_r2_0_31_0_5   |     0.004 |
|     cpuregs_reg_r2_0_31_12_17 |     0.004 |
|     cpuregs_reg_r2_0_31_18_23 |     0.003 |
|     cpuregs_reg_r2_0_31_24_29 |     0.004 |
|     cpuregs_reg_r2_0_31_30_31 |     0.002 |
|     cpuregs_reg_r2_0_31_6_11  |     0.004 |
+-------------------------------+-----------+


