# XISE-binary-counter-reset-at-12
Implementation of a binary counter of 4bit range that resets at 0xC, by sending signal on sclk, clock is implemented throught a button in FPGA.
