{"hands_on_practices": [{"introduction": "The performance of a capacitor is defined not only by its physical dimensions but also by the material placed between its conductive plates. This exercise explores the fundamental role of dielectric materials in enhancing a capacitor's charge storage capability. By analyzing what happens when a dielectric slab is inserted while the capacitor is held at a constant voltage, you will directly quantify how dielectrics allow for greater charge accumulation, a core principle in capacitor design [@problem_id:1286467].", "problem": "A parallel-plate capacitor consists of two large, flat, conducting plates, each with an area $A$. They are separated by a distance $d$, and the region between them is initially a vacuum. The permittivity of free space is $\\epsilon_0$. The capacitor is connected to the terminals of an ideal battery that supplies a constant potential difference $V$.\n\nAfter the system has reached electrostatic equilibrium, a rigid slab of dielectric material with a dielectric constant $\\kappa$ and thickness $d$ is inserted, completely filling the space between the capacitor plates. During this process, the capacitor remains connected to the battery.\n\nFind the change in the magnitude of the charge, $\\Delta Q$, stored on the positive plate of the capacitor due to the insertion of the dielectric slab. Your answer should be a symbolic expression in terms of $A$, $d$, $V$, $\\kappa$, and $\\epsilon_0$.", "solution": "The capacitor remains connected to the battery, so the potential difference across the plates is fixed at $V$ throughout. For a parallel-plate capacitor with plate area $A$ and separation $d$, the capacitance with a uniform medium of permittivity $\\epsilon$ filling the gap is given by\n$$\nC=\\frac{\\epsilon A}{d}.\n$$\nInitially, the space between the plates is vacuum, so $\\epsilon=\\epsilon_{0}$ and the initial capacitance is\n$$\nC_{i}=\\frac{\\epsilon_{0} A}{d}.\n$$\nWith the battery maintaining a constant potential difference $V$, the initial charge on the positive plate is\n$$\nQ_{i}=C_{i} V=\\frac{\\epsilon_{0} A}{d} V.\n$$\nAfter inserting a rigid slab of dielectric with dielectric constant $\\kappa$ that completely fills the gap, the permittivity becomes $\\epsilon=\\kappa \\epsilon_{0}$, so the new capacitance is\n$$\nC_{f}=\\frac{\\kappa \\epsilon_{0} A}{d}.\n$$\nSince the battery keeps the voltage at $V$, the final charge is\n$$\nQ_{f}=C_{f} V=\\frac{\\kappa \\epsilon_{0} A}{d} V.\n$$\nThe change in the magnitude of the charge on the positive plate is therefore\n$$\n\\Delta Q=Q_{f}-Q_{i}=\\left(\\frac{\\kappa \\epsilon_{0} A}{d}-\\frac{\\epsilon_{0} A}{d}\\right) V=\\frac{\\epsilon_{0} A V}{d}\\left(\\kappa-1\\right).\n$$", "answer": "$$\\boxed{\\frac{\\epsilon_{0} A V}{d}\\left(\\kappa-1\\right)}$$", "id": "1286467"}, {"introduction": "While understanding individual components is crucial, a key engineering skill is combining them to meet specific design requirements. This practice shifts the focus from analysis to synthesis, challenging you to construct a network with a precise, non-standard capacitance using only a supply of identical standard capacitors. Solving this problem requires a creative and systematic application of series and parallel combination rules, mirroring the real-world task of a circuit designer [@problem_id:1286483].", "problem": "An electronics engineering student is designing a custom analog filter for a high-fidelity audio system. A critical stage of the filter requires a capacitor with a very specific, non-standard capacitance value of $C_{target}$. The student only has access to a large supply of identical, high-precision standard capacitors, each with a capacitance of $C_0$. The required capacitance is related to the standard one by the exact relation $C_{target} = \\frac{3}{5}C_0$.\n\nAssuming that the student can only use series and parallel connections to combine the standard capacitors, what is the absolute minimum number of individual $C_0$ capacitors required to construct a network that has an equivalent capacitance of exactly $C_{target}$?", "solution": "The goal is to find the minimum number of capacitors, each with capacitance $C_0$, required to form a network with an equivalent capacitance of $C_{eq} = \\frac{3}{5}C_0$. We will use the rules for combining capacitors in series and parallel.\nFor capacitors $C_1, C_2, \\dots, C_n$:\n- In parallel, the equivalent capacitance is $C_p = C_1 + C_2 + \\dots + C_n$.\n- In series, the equivalent capacitance is $C_s = (C_1^{-1} + C_2^{-1} + \\dots + C_n^{-1})^{-1}$.\n\nThe target capacitance is $C_{eq} = \\frac{3}{5}C_0$, which is less than $C_0$. A parallel combination of capacitors always results in an equivalent capacitance that is greater than or equal to the largest individual capacitance in the combination. Therefore, to obtain a capacitance less than $C_0$, the final connection in our network must be a series combination.\n\nLet's model the network as two sub-networks, with capacitances $C_A$ and $C_B$, connected in series. The equivalent capacitance is given by:\n$$C_{eq} = \\left( C_A^{-1} + C_B^{-1} \\right)^{-1} = \\frac{3}{5}C_0$$\nTaking the reciprocal of both sides gives:\n$$C_A^{-1} + C_B^{-1} = \\frac{5}{3}C_0^{-1}$$\nTo find the minimum number of capacitors, we should use a strategy of building the network with the smallest possible components at each stage. The simplest possible network is a single capacitor, $C_0$. Let's try setting one of the sub-networks, say $C_A$, to be a single capacitor. So, $C_A = C_0$.\nSubstituting this into our equation:\n$$C_0^{-1} + C_B^{-1} = \\frac{5}{3}C_0^{-1}$$\nNow, we solve for the required capacitance of the other sub-network, $C_B$:\n$$C_B^{-1} = \\frac{5}{3}C_0^{-1} - C_0^{-1} = \\left(\\frac{5}{3} - 1\\right)C_0^{-1} = \\frac{2}{3}C_0^{-1}$$\nTaking the reciprocal to find $C_B$:\n$$C_B = \\frac{3}{2}C_0$$\nWe now have a sub-problem: find the minimum number of $C_0$ capacitors to create a network with capacitance $C_B = \\frac{3}{2}C_0$. Let this number be $N_B$. The total number of capacitors will then be $1 + N_B$ (for the single capacitor $C_A$ and the network $C_B$).\n\nThe new target capacitance is $C_B = \\frac{3}{2}C_0$, which is greater than $C_0$. To obtain a capacitance greater than $C_0$, the final connection in this sub-network must be a parallel combination. Let's model $C_B$ as two sub-networks, $C_C$ and $C_D$, in parallel:\n$$C_B = C_C + C_D = \\frac{3}{2}C_0$$\nAgain, let's use the simplest possible component for one of the sub-networks. We set $C_C = C_0$.\nSubstituting this into the equation for $C_B$:\n$$C_0 + C_D = \\frac{3}{2}C_0$$\nSolving for the required capacitance of sub-network $C_D$:\n$$C_D = \\frac{3}{2}C_0 - C_0 = \\frac{1}{2}C_0$$\nThis gives us a final sub-problem: find the minimum number of capacitors, $N_D$, to create a network with capacitance $C_D = \\frac{1}{2}C_0$. The number of capacitors for the $C_B$ network will then be $N_B = 1 + N_D$.\n\nTo obtain a capacitance of $C_D = \\frac{1}{2}C_0$, which is less than $C_0$, we must use a series combination. The most straightforward way to achieve this is to connect two capacitors of capacitance $C_0$ in series:\n$$C_D = (C_0^{-1} + C_0^{-1})^{-1} = (2C_0^{-1})^{-1} = \\frac{1}{2}C_0$$\nThis configuration requires two capacitors. So, $N_D = 2$.\n\nNow we can work our way back up to find the total number of capacitors.\n- The number of capacitors to build sub-network $C_B$ is $N_B = 1 (\\text{for } C_C) + N_D = 1 + 2 = 3$.\n- The total number of capacitors for the entire network is $N_{total} = 1 (\\text{for } C_A) + N_B = 1 + 3 = 4$.\n\nThis systematic decomposition, often related to continued fractions for such ratio problems, ensures that we have found the minimum number of capacitors. The final network consists of a single capacitor $C_0$ in series with a block, where that block is composed of another single capacitor $C_0$ in parallel with a pair of capacitors in series. This construction uses a total of 4 capacitors.", "answer": "$$\\boxed{4}$$", "id": "1286483"}, {"introduction": "Capacitors are not just static charge reservoirs; their dynamic behavior is fundamental to timing and memory in digital electronics. This problem provides a simplified but powerful model of a read operation in a Dynamic Random-Access Memory (DRAM) cell. By applying the principle of charge conservation to a system of interacting capacitors, you will uncover how information is processed at the microscopic level in modern computer hardware [@problem_id:1286540].", "problem": "A simplified model for a memory cell in a Dynamic Random-Access Memory (DRAM) chip consists of a small storage capacitor, with capacitance $C_{cell}$. To store a logical '1', this capacitor is charged to a supply voltage $V_{DD}$. To store a '0', it is left uncharged.\n\nConsider a read operation for a cell storing a logical '1'. The cell's capacitor, initially charged to $V_{DD}$, is connected to a long conductive path called a bit line. The bit line is initially uncharged and has a significantly larger capacitance, $C_{BL}$. The connection is made through an access transistor which exhibits an effective electrical resistance $R_{on}$ when activated. Once connected, charge flows from the cell capacitor to the bit line capacitor until they reach a common final voltage.\n\nDetermine the total amount of electric charge, $\\Delta Q$, that flows from the cell capacitor through the transistor during this entire read process. Express your answer as a symbolic expression in terms of $V_{DD}$, $C_{cell}$, and $C_{BL}$.", "solution": "We model the read as ideal charge sharing between two capacitors connected through a resistor. The access transistor with resistance $R_{on}$ only sets the transient time scale and drops no voltage at steady state, so the final node voltage is the same on both capacitors.\n\nInitial charges:\n- On the cell capacitor: $Q_{\\text{cell},i} = C_{cell} V_{DD}$.\n- On the bit line: $Q_{\\text{BL},i} = 0$.\n\nAfter connection and settling to a common final voltage $V_{f}$:\n- On the cell capacitor: $Q_{\\text{cell},f} = C_{cell} V_{f}$.\n- On the bit line: $Q_{\\text{BL},f} = C_{BL} V_{f}$.\n\nBy conservation of charge (no charge leaves the two-capacitor system):\n$$\nQ_{\\text{cell},i} + Q_{\\text{BL},i} = Q_{\\text{cell},f} + Q_{\\text{BL},f},\n$$\nwhich gives\n$$\nC_{cell} V_{DD} = (C_{cell} + C_{BL}) V_{f}\n\\quad\\Rightarrow\\quad\nV_{f} = \\frac{C_{cell}}{C_{cell} + C_{BL}} V_{DD}.\n$$\n\nThe total amount of charge that flows out of the cell through the transistor is the decrease in the cellâ€™s charge:\n$$\n\\Delta Q = Q_{\\text{cell},i} - Q_{\\text{cell},f}\n= C_{cell} V_{DD} - C_{cell} V_{f}\n= C_{cell} V_{DD} \\left(1 - \\frac{C_{cell}}{C_{cell} + C_{BL}}\\right)\n= \\frac{C_{cell} C_{BL}}{C_{cell} + C_{BL}} V_{DD}.\n$$\n\nEquivalently, this equals the charge gained by the bit line, $Q_{\\text{BL},f} = C_{BL} V_{f}$, yielding the same result. This $\\Delta Q$ is positive and independent of $R_{on}$.", "answer": "$$\\boxed{\\frac{C_{cell} C_{BL}}{C_{cell} + C_{BL}}\\,V_{DD}}$$", "id": "1286540"}]}