m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ProgramsWorkspace/Vivado/fpga_arm/verilog
vsram1
Z0 !s110 1731426239
!i10b 1
!s100 MYELdJXc<zj?AY:R9BI_:2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
INI>fQI2Ln2lNnIkT>Ief;0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1
w1731425621
8C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1.v
FC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1.v
!i122 7
L0 15 22
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1731426239.000000
!s107 C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vsram1_tb
R0
!i10b 1
!s100 oS@gh<l9zF6bX:`zCl3Ki3
R1
IfeUHAR``CMDiB?39hFBPJ1
R2
R3
w1731426225
8C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v
FC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v
!i122 8
L0 3 67
R4
r1
!s85 0
31
R5
!s107 C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/sram1/sram1_tb.v|
!i113 1
R6
R7
