#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 11:01:56 2020
# Process ID: 2652
# Current directory: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6040 C:\Users\Administrator\Desktop\FPGA\SparkCameraPlus\project\beta\sparkcamplus\spartan_cam.xpr
# Log file: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/vivado.log
# Journal file: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.xpr
INFO: [Project 1-313] Project file moved from 'D:/Github/Digital-Recognition/project' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/users/dell/desktop/color_detect/spartan_cam/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/project_1/project_1.srcs/sources_1/new', nor could it be found using path 'D:/Github/project_1/project_1.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/project_1/project_1.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_1' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_clk_wiz_0_1
system_clk_wiz_1_0
system_microblaze_0_axi_periph_0
system_xlconstant_0_0
system_axi_iic_0_0
system_microblaze_0_0
system_mdm_1_0
system_lmb_bram_0
system_rst_clk_wiz_0_200M_0
system_axi_uartlite_0_0
system_xbar_0

INFO: [Project 1-230] Project 'spartan_cam.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 688.086 ; gain = 79.852
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/ip'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Dilate_V1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_move_en_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Erode_V1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi2_d_phy_rx_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/if C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ColorDetect_V1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_debounce_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_cam_ov7670_ov7725_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_PWM_gen_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/rgb2dvi_v1_2 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB24_16_V1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_IICctrl_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi_to_axis_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ram_read_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB16_24_V1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ov7725_regData_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_servo_ctrl_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_region_cut_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_vga_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_xadc_1.0 C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/xup_rgb2hsv_top_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Dilate_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_move_en_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Erode_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi2_d_phy_rx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/if'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ColorDetect_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_debounce_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_cam_ov7670_ov7725_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_PWM_gen_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/rgb2dvi_v1_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB24_16_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_IICctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi_to_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ram_read_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB16_24_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ov7725_regData_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_servo_ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_region_cut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_vga_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_xadc_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/xup_rgb2hsv_top_1.0'.
upgrade_ip [get_ips  {blk_mem_gen_0 blk_mem_gen_1 system_rst_clk_wiz_0_200M_0 system_lmb_bram_0 system_axi_uartlite_0_0 system_clk_wiz_0_1 system_xlconstant_0_0 system_microblaze_0_axi_periph_0 system_mdm_1_0 system_microblaze_0_0 system_axi_iic_0_0 system_clk_wiz_1_0}] -log ip_upgrade.log
Upgrading 'blk_mem_gen_0'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
Upgrading 'blk_mem_gen_1'
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_1 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding cell -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:bayer2rgb:1.0 - bayer2rgb_0
Adding cell -- xilinx.com:module_ref:csi2dvp:1.0 - csi2dvp_0
Adding cell -- xilinx.com:module_ref:lcd_num:1.0 - lcd_num_0
Adding cell -- xilinx.com:module_ref:rgb_test:1.0 - rgb_test_0
Adding cell -- xilinx.com:module_ref:digital_recognition:1.0 - digital_recognition_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rst_clk_wiz_0_200M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /rgb_test_0/PClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /digital_recognition_0/pclk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <system> from BD file <C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_iic_0_0 (AXI IIC 2.0) from revision 20 to revision 21
INFO: [IP_Flow 19-3422] Upgraded system_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 21 to revision 22
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_0_1 (Clocking Wizard 6.0) from revision 1 to revision 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_200M/ext_reset_in(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_1_0 (Clocking Wizard 6.0) from revision 1 to revision 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb_test_0/PClk(undef) and /clk_wiz_1_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /digital_recognition_0/pclk(undef) and /clk_wiz_1_upgraded_ipi/clk_out1(clk)
INFO: [IP_Flow 19-3422] Upgraded system_lmb_bram_0 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded system_mdm_1_0 (MicroBlaze Debug Module (MDM) 3.2) from revision 14 to revision 15
INFO: [IP_Flow 19-1972] Upgraded system_microblaze_0_0 from MicroBlaze 10.0 to MicroBlaze 11.0
INFO: [IP_Flow 19-3422] Upgraded system_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_rst_clk_wiz_0_200M_0 (Processor System Reset 5.0) from revision 12 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rst_clk_wiz_0_200M_upgraded_ipi/ext_reset_in(rst)
INFO: [IP_Flow 19-1972] Upgraded system_xlconstant_0_0 from Constant 1.1 to Constant 1.1
Wrote  : <C:\Users\Administrator\Desktop\FPGA\SparkCameraPlus\project\beta\sparkcamplus\spartan_cam.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 1090.344 ; gain = 272.410
export_ip_user_files -of_objects [get_ips {blk_mem_gen_0 blk_mem_gen_1 system_rst_clk_wiz_0_200M_0 system_lmb_bram_0 system_axi_uartlite_0_0 system_clk_wiz_0_1 system_xlconstant_0_0 system_microblaze_0_axi_periph_0 system_mdm_1_0 system_microblaze_0_0 system_axi_iic_0_0 system_clk_wiz_1_0}] -no_script -sync -force -quiet
convert_ips [get_files  {C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}]
INFO: [filemgmt 56-106] Converting IP 'blk_mem_gen_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/ip/blk_mem_gen_0.xcix' for IP 'blk_mem_gen_0'
INFO: [filemgmt 56-106] Converting IP 'blk_mem_gen_1' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/ip/blk_mem_gen_1.xcix' for IP 'blk_mem_gen_1'
export_ip_user_files -of_objects  [get_files  {C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}] -sync -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
update_files -from_files C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/component.xml -to_files C:/users/dell/desktop/color_detect/spartan_cam/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/users/dell/desktop/color_detect/spartan_cam/component.xml' with file 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/component.xml'.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 11:23:47 2020...
