<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/top_0/inst/reset" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0/inst/Instr[31]"/>
        <net name="design_1_i/top_0/inst/Instr[30]"/>
        <net name="design_1_i/top_0/inst/Instr[29]"/>
        <net name="design_1_i/top_0/inst/Instr[28]"/>
        <net name="design_1_i/top_0/inst/Instr[27]"/>
        <net name="design_1_i/top_0/inst/Instr[26]"/>
        <net name="design_1_i/top_0/inst/Instr[25]"/>
        <net name="design_1_i/top_0/inst/Instr[24]"/>
        <net name="design_1_i/top_0/inst/Instr[23]"/>
        <net name="design_1_i/top_0/inst/Instr[22]"/>
        <net name="design_1_i/top_0/inst/Instr[21]"/>
        <net name="design_1_i/top_0/inst/Instr[20]"/>
        <net name="design_1_i/top_0/inst/Instr[19]"/>
        <net name="design_1_i/top_0/inst/Instr[18]"/>
        <net name="design_1_i/top_0/inst/Instr[17]"/>
        <net name="design_1_i/top_0/inst/Instr[16]"/>
        <net name="design_1_i/top_0/inst/Instr[15]"/>
        <net name="design_1_i/top_0/inst/Instr[14]"/>
        <net name="design_1_i/top_0/inst/Instr[13]"/>
        <net name="design_1_i/top_0/inst/Instr[12]"/>
        <net name="design_1_i/top_0/inst/Instr[11]"/>
        <net name="design_1_i/top_0/inst/Instr[10]"/>
        <net name="design_1_i/top_0/inst/Instr[9]"/>
        <net name="design_1_i/top_0/inst/Instr[8]"/>
        <net name="design_1_i/top_0/inst/Instr[7]"/>
        <net name="design_1_i/top_0/inst/Instr[6]"/>
        <net name="design_1_i/top_0/inst/Instr[5]"/>
        <net name="design_1_i/top_0/inst/Instr[4]"/>
        <net name="design_1_i/top_0/inst/Instr[3]"/>
        <net name="design_1_i/top_0/inst/Instr[2]"/>
        <net name="design_1_i/top_0/inst/Instr[1]"/>
        <net name="design_1_i/top_0/inst/Instr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0/inst/PC[31]"/>
        <net name="design_1_i/top_0/inst/PC[30]"/>
        <net name="design_1_i/top_0/inst/PC[29]"/>
        <net name="design_1_i/top_0/inst/PC[28]"/>
        <net name="design_1_i/top_0/inst/PC[27]"/>
        <net name="design_1_i/top_0/inst/PC[26]"/>
        <net name="design_1_i/top_0/inst/PC[25]"/>
        <net name="design_1_i/top_0/inst/PC[24]"/>
        <net name="design_1_i/top_0/inst/PC[23]"/>
        <net name="design_1_i/top_0/inst/PC[22]"/>
        <net name="design_1_i/top_0/inst/PC[21]"/>
        <net name="design_1_i/top_0/inst/PC[20]"/>
        <net name="design_1_i/top_0/inst/PC[19]"/>
        <net name="design_1_i/top_0/inst/PC[18]"/>
        <net name="design_1_i/top_0/inst/PC[17]"/>
        <net name="design_1_i/top_0/inst/PC[16]"/>
        <net name="design_1_i/top_0/inst/PC[15]"/>
        <net name="design_1_i/top_0/inst/PC[14]"/>
        <net name="design_1_i/top_0/inst/PC[13]"/>
        <net name="design_1_i/top_0/inst/PC[12]"/>
        <net name="design_1_i/top_0/inst/PC[11]"/>
        <net name="design_1_i/top_0/inst/PC[10]"/>
        <net name="design_1_i/top_0/inst/PC[9]"/>
        <net name="design_1_i/top_0/inst/PC[8]"/>
        <net name="design_1_i/top_0/inst/PC[7]"/>
        <net name="design_1_i/top_0/inst/PC[6]"/>
        <net name="design_1_i/top_0/inst/PC[5]"/>
        <net name="design_1_i/top_0/inst/PC[4]"/>
        <net name="design_1_i/top_0/inst/PC[3]"/>
        <net name="design_1_i/top_0/inst/PC[2]"/>
        <net name="design_1_i/top_0/inst/PC[1]"/>
        <net name="design_1_i/top_0/inst/PC[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0/inst/addressM[31]"/>
        <net name="design_1_i/top_0/inst/addressM[30]"/>
        <net name="design_1_i/top_0/inst/addressM[29]"/>
        <net name="design_1_i/top_0/inst/addressM[28]"/>
        <net name="design_1_i/top_0/inst/addressM[27]"/>
        <net name="design_1_i/top_0/inst/addressM[26]"/>
        <net name="design_1_i/top_0/inst/addressM[25]"/>
        <net name="design_1_i/top_0/inst/addressM[24]"/>
        <net name="design_1_i/top_0/inst/addressM[23]"/>
        <net name="design_1_i/top_0/inst/addressM[22]"/>
        <net name="design_1_i/top_0/inst/addressM[21]"/>
        <net name="design_1_i/top_0/inst/addressM[20]"/>
        <net name="design_1_i/top_0/inst/addressM[19]"/>
        <net name="design_1_i/top_0/inst/addressM[18]"/>
        <net name="design_1_i/top_0/inst/addressM[17]"/>
        <net name="design_1_i/top_0/inst/addressM[16]"/>
        <net name="design_1_i/top_0/inst/addressM[15]"/>
        <net name="design_1_i/top_0/inst/addressM[14]"/>
        <net name="design_1_i/top_0/inst/addressM[13]"/>
        <net name="design_1_i/top_0/inst/addressM[12]"/>
        <net name="design_1_i/top_0/inst/addressM[11]"/>
        <net name="design_1_i/top_0/inst/addressM[10]"/>
        <net name="design_1_i/top_0/inst/addressM[9]"/>
        <net name="design_1_i/top_0/inst/addressM[8]"/>
        <net name="design_1_i/top_0/inst/addressM[7]"/>
        <net name="design_1_i/top_0/inst/addressM[6]"/>
        <net name="design_1_i/top_0/inst/addressM[5]"/>
        <net name="design_1_i/top_0/inst/addressM[4]"/>
        <net name="design_1_i/top_0/inst/addressM[3]"/>
        <net name="design_1_i/top_0/inst/addressM[2]"/>
        <net name="design_1_i/top_0/inst/addressM[1]"/>
        <net name="design_1_i/top_0/inst/addressM[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0/inst/readDataM[31]"/>
        <net name="design_1_i/top_0/inst/readDataM[30]"/>
        <net name="design_1_i/top_0/inst/readDataM[29]"/>
        <net name="design_1_i/top_0/inst/readDataM[28]"/>
        <net name="design_1_i/top_0/inst/readDataM[27]"/>
        <net name="design_1_i/top_0/inst/readDataM[26]"/>
        <net name="design_1_i/top_0/inst/readDataM[25]"/>
        <net name="design_1_i/top_0/inst/readDataM[24]"/>
        <net name="design_1_i/top_0/inst/readDataM[23]"/>
        <net name="design_1_i/top_0/inst/readDataM[22]"/>
        <net name="design_1_i/top_0/inst/readDataM[21]"/>
        <net name="design_1_i/top_0/inst/readDataM[20]"/>
        <net name="design_1_i/top_0/inst/readDataM[19]"/>
        <net name="design_1_i/top_0/inst/readDataM[18]"/>
        <net name="design_1_i/top_0/inst/readDataM[17]"/>
        <net name="design_1_i/top_0/inst/readDataM[16]"/>
        <net name="design_1_i/top_0/inst/readDataM[15]"/>
        <net name="design_1_i/top_0/inst/readDataM[14]"/>
        <net name="design_1_i/top_0/inst/readDataM[13]"/>
        <net name="design_1_i/top_0/inst/readDataM[12]"/>
        <net name="design_1_i/top_0/inst/readDataM[11]"/>
        <net name="design_1_i/top_0/inst/readDataM[10]"/>
        <net name="design_1_i/top_0/inst/readDataM[9]"/>
        <net name="design_1_i/top_0/inst/readDataM[8]"/>
        <net name="design_1_i/top_0/inst/readDataM[7]"/>
        <net name="design_1_i/top_0/inst/readDataM[6]"/>
        <net name="design_1_i/top_0/inst/readDataM[5]"/>
        <net name="design_1_i/top_0/inst/readDataM[4]"/>
        <net name="design_1_i/top_0/inst/readDataM[3]"/>
        <net name="design_1_i/top_0/inst/readDataM[2]"/>
        <net name="design_1_i/top_0/inst/readDataM[1]"/>
        <net name="design_1_i/top_0/inst/readDataM[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b0"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b0"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0/inst/reset"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0/inst/writeDataM[31]"/>
        <net name="design_1_i/top_0/inst/writeDataM[30]"/>
        <net name="design_1_i/top_0/inst/writeDataM[29]"/>
        <net name="design_1_i/top_0/inst/writeDataM[28]"/>
        <net name="design_1_i/top_0/inst/writeDataM[27]"/>
        <net name="design_1_i/top_0/inst/writeDataM[26]"/>
        <net name="design_1_i/top_0/inst/writeDataM[25]"/>
        <net name="design_1_i/top_0/inst/writeDataM[24]"/>
        <net name="design_1_i/top_0/inst/writeDataM[23]"/>
        <net name="design_1_i/top_0/inst/writeDataM[22]"/>
        <net name="design_1_i/top_0/inst/writeDataM[21]"/>
        <net name="design_1_i/top_0/inst/writeDataM[20]"/>
        <net name="design_1_i/top_0/inst/writeDataM[19]"/>
        <net name="design_1_i/top_0/inst/writeDataM[18]"/>
        <net name="design_1_i/top_0/inst/writeDataM[17]"/>
        <net name="design_1_i/top_0/inst/writeDataM[16]"/>
        <net name="design_1_i/top_0/inst/writeDataM[15]"/>
        <net name="design_1_i/top_0/inst/writeDataM[14]"/>
        <net name="design_1_i/top_0/inst/writeDataM[13]"/>
        <net name="design_1_i/top_0/inst/writeDataM[12]"/>
        <net name="design_1_i/top_0/inst/writeDataM[11]"/>
        <net name="design_1_i/top_0/inst/writeDataM[10]"/>
        <net name="design_1_i/top_0/inst/writeDataM[9]"/>
        <net name="design_1_i/top_0/inst/writeDataM[8]"/>
        <net name="design_1_i/top_0/inst/writeDataM[7]"/>
        <net name="design_1_i/top_0/inst/writeDataM[6]"/>
        <net name="design_1_i/top_0/inst/writeDataM[5]"/>
        <net name="design_1_i/top_0/inst/writeDataM[4]"/>
        <net name="design_1_i/top_0/inst/writeDataM[3]"/>
        <net name="design_1_i/top_0/inst/writeDataM[2]"/>
        <net name="design_1_i/top_0/inst/writeDataM[1]"/>
        <net name="design_1_i/top_0/inst/writeDataM[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
