--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml XCVR_TOP.twx XCVR_TOP.ncd -o XCVR_TOP.twr XCVR_TOP.pcf
-ucf XCVR_TOP.ucf

Design file:              XCVR_TOP.ncd
Physical constraint file: XCVR_TOP.pcf
Device,package,speed:     xc6vhx380t,ff1923,C,-2 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.869ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X51Y145.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y162.A3     net (fanout=3)        0.998   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y162.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X51Y145.CE     net (fanout=3)        1.251   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X51Y145.CLK    Tceck                 0.241   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.585ns logic, 2.249ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X51Y145.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y162.A3     net (fanout=3)        0.998   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y162.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X51Y145.CE     net (fanout=3)        1.251   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X51Y145.CLK    Tceck                 0.241   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.585ns logic, 2.249ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X51Y145.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y162.A3     net (fanout=3)        0.998   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y162.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X51Y145.CE     net (fanout=3)        1.251   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X51Y145.CLK    Tceck                 0.241   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.585ns logic, 2.249ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X63Y162.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y162.A1     net (fanout=3)        0.587   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y162.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X63Y162.SR     net (fanout=2)        0.135   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X63Y162.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.197ns logic, 0.722ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X63Y162.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y162.A1     net (fanout=3)        0.587   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y162.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X63Y162.SR     net (fanout=2)        0.135   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X63Y162.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.197ns logic, 0.722ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X63Y162.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y162.A1     net (fanout=3)        0.587   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y162.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X63Y162.SR     net (fanout=2)        0.135   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X63Y162.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.197ns logic, 0.722ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.554ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X70Y171.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X70Y171.A5     net (fanout=3)        0.176   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X70Y171.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.343ns logic, 0.176ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X70Y171.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y171.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X70Y171.A5     net (fanout=3)        0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X70Y171.CLK    Tah         (-Th)     0.055   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.043ns logic, 0.077ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 3661 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2 (SLICE_X19Y123.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.552ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y162.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y161.A3     net (fanout=1)        0.416   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X62Y161.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y138.A3     net (fanout=11)       1.858   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.744ns logic, 3.773ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.076ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y147.D1     net (fanout=4)        0.677   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y138.A4     net (fanout=11)       1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (0.744ns logic, 3.297ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.027ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      3.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y147.D3     net (fanout=4)        0.628   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y138.A4     net (fanout=11)       1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.744ns logic, 3.248ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X19Y123.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.552ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y162.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y161.A3     net (fanout=1)        0.416   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X62Y161.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y138.A3     net (fanout=11)       1.858   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.744ns logic, 3.773ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.076ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y147.D1     net (fanout=4)        0.677   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y138.A4     net (fanout=11)       1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (0.744ns logic, 3.297ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.027ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y147.D3     net (fanout=4)        0.628   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y138.A4     net (fanout=11)       1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.744ns logic, 3.248ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (SLICE_X19Y123.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.552ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y162.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y161.A3     net (fanout=1)        0.416   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X62Y161.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y138.A3     net (fanout=11)       1.858   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.744ns logic, 3.773ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.076ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y147.D1     net (fanout=4)        0.677   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y138.A4     net (fanout=11)       1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (0.744ns logic, 3.297ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.027ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      3.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y147.D3     net (fanout=4)        0.628   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y138.A4     net (fanout=11)       1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y138.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE
    SLICE_X19Y123.SR     net (fanout=7)        1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<26>
    SLICE_X19Y123.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.744ns logic, 3.248ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X46Y141.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.077ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y141.BQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X46Y141.C6     net (fanout=2)        0.090   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X46Y141.CLK    Tah         (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.022ns logic, 0.090ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X55Y135.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.082ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y135.BQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X55Y135.AX     net (fanout=1)        0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X55Y135.CLK    Tckdi       (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X56Y147.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.084ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.AQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X56Y147.AX     net (fanout=1)        0.093   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X56Y147.CLK    Tckdi       (-Th)     0.089   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 495 paths analyzed, 463 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y147.C2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.231ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.196ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y144.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X53Y144.A2     net (fanout=1)        0.735   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X53Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X55Y144.A1     net (fanout=1)        0.530   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1
    SLICE_X55Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0
    SLICE_X55Y144.B3     net (fanout=1)        0.308   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N38
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X63Y147.D5     net (fanout=2)        0.606   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X63Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X63Y147.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.587ns logic, 2.609ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.101ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.066ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y141.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X54Y143.B1     net (fanout=2)        0.811   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X54Y143.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X54Y143.A6     net (fanout=1)        0.111   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X54Y143.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X55Y144.B1     net (fanout=1)        0.521   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X63Y147.D5     net (fanout=2)        0.606   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X63Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X63Y147.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.587ns logic, 2.479ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.894ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.859ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y140.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X51Y140.D3     net (fanout=1)        0.397   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X51Y140.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y144.A4     net (fanout=1)        0.492   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0
    SLICE_X55Y144.B3     net (fanout=1)        0.308   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N38
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X63Y147.D5     net (fanout=2)        0.606   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X63Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X63Y147.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.626ns logic, 2.233ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y147.C5), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.105ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.070ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y144.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X53Y144.A2     net (fanout=1)        0.735   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X53Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X55Y144.A1     net (fanout=1)        0.530   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1
    SLICE_X55Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0
    SLICE_X55Y144.B3     net (fanout=1)        0.308   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N38
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X62Y147.C3     net (fanout=2)        0.748   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X62Y147.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X63Y147.C5     net (fanout=1)        0.162   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (0.587ns logic, 2.483ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.975ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.940ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y141.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X54Y143.B1     net (fanout=2)        0.811   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X54Y143.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X54Y143.A6     net (fanout=1)        0.111   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X54Y143.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X55Y144.B1     net (fanout=1)        0.521   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X62Y147.C3     net (fanout=2)        0.748   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X62Y147.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X63Y147.C5     net (fanout=1)        0.162   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.587ns logic, 2.353ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.768ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.733ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y140.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X51Y140.D3     net (fanout=1)        0.397   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X51Y140.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y144.A4     net (fanout=1)        0.492   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X55Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0
    SLICE_X55Y144.B3     net (fanout=1)        0.308   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N38
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X62Y147.C3     net (fanout=2)        0.748   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X62Y147.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X63Y147.C5     net (fanout=1)        0.162   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (0.626ns logic, 2.107ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X54Y139.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.428ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y139.AMUX   Tshcko                0.357   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X54Y139.A1     net (fanout=1)        0.454   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X54Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X54Y139.SR     net (fanout=3)        0.305   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X54Y139.CLK    Trck                  0.216   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.634ns logic, 0.759ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3837 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.359ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (SLICE_X54Y151.D6), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y26.DOPADOP0Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    SLICE_X26Y131.D2     net (fanout=1)        0.833   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<44>
    SLICE_X26Y131.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
    SLICE_X26Y128.A1     net (fanout=1)        0.736   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
    SLICE_X26Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X38Y126.D6     net (fanout=1)        0.544   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X38Y126.CMUX   Topdc                 0.304   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X45Y141.B1     net (fanout=1)        1.202   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X45Y141.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X54Y151.D6     net (fanout=1)        0.719   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<3>
    SLICE_X54Y151.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (2.290ns logic, 4.034ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO15 Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X27Y126.D4     net (fanout=1)        0.948   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<16>
    SLICE_X27Y126.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X27Y126.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X27Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y126.D4     net (fanout=1)        0.661   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y126.CMUX   Topdc                 0.304   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X45Y141.B1     net (fanout=1)        1.202   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X45Y141.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X54Y151.D6     net (fanout=1)        0.719   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<3>
    SLICE_X54Y151.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (2.290ns logic, 3.960ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO2  Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X40Y122.A1     net (fanout=1)        0.845   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X40Y122.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
    SLICE_X38Y126.A2     net (fanout=1)        0.656   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
    SLICE_X38Y126.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X38Y126.D1     net (fanout=1)        0.520   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X38Y126.CMUX   Topdc                 0.304   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X45Y141.B1     net (fanout=1)        1.202   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X45Y141.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X54Y151.D6     net (fanout=1)        0.719   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<3>
    SLICE_X54Y151.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (2.290ns logic, 3.942ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X28Y105.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg
    SLICE_X28Y105.DI     net (fanout=15)       4.067   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
    SLICE_X28Y105.CLK    Tds                   0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (0.458ns logic, 4.067ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X18Y124.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg
    SLICE_X18Y124.DI     net (fanout=15)       3.865   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
    SLICE_X18Y124.CLK    Tds                   0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.458ns logic, 3.865ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X55Y142.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y142.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X55Y142.A5     net (fanout=1)        0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X55Y142.CLK    Tah         (-Th)     0.055   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.043ns logic, 0.061ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO (SLICE_X54Y155.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y156.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE
    SLICE_X54Y155.A6     net (fanout=2)        0.094   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/iSTAT_CNT<4>
    SLICE_X54Y155.CLK    Tah         (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO_VEC<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO_next
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE (SLICE_X39Y129.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y131.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<6>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    SLICE_X39Y129.AX     net (fanout=3)        0.105   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<4>
    SLICE_X39Y129.CLK    Tckdi       (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<6>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y25.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0>
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y26.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0>
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X2Y48.RDCLK
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y147.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.135ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.100ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y142.A6     net (fanout=1)        0.298   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y142.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y143.A2     net (fanout=2)        0.647   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y143.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X55Y144.B1     net (fanout=1)        0.521   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X63Y147.D5     net (fanout=2)        0.606   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X63Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X63Y147.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.598ns logic, 2.502ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y147.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.009ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.974ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y142.A6     net (fanout=1)        0.298   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y142.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y143.A2     net (fanout=2)        0.647   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y143.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X55Y144.B1     net (fanout=1)        0.521   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X55Y144.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X62Y147.C3     net (fanout=2)        0.748   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X62Y147.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X63Y147.C5     net (fanout=1)        0.162   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X63Y147.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.598ns logic, 2.376ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X54Y142.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.806ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y142.A6     net (fanout=1)        0.298   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y142.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y142.AX     net (fanout=2)        0.118   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y142.CLK    Tdick                 0.000   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.355ns logic, 0.416ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X55Y142.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.139ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y142.A6     net (fanout=1)        0.134   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y142.CLK    Tah         (-Th)     0.055   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.040ns logic, 0.134ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X54Y142.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.192ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y142.A6     net (fanout=1)        0.134   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y142.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y142.AX     net (fanout=2)        0.053   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y142.CLK    Tckdi       (-Th)     0.089   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.040ns logic, 0.187ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X63Y147.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.174ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.209ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y142.A6     net (fanout=1)        0.134   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y142.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y143.A2     net (fanout=2)        0.266   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y143.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X55Y144.B1     net (fanout=1)        0.203   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X55Y144.B      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X62Y147.C3     net (fanout=2)        0.367   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X62Y147.C      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X63Y147.C5     net (fanout=1)        0.064   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X63Y147.CLK    Tah         (-Th)     0.056   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.175ns logic, 1.034ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y141.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.166ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.306ns (Levels of Logic = 0)
  Clock Path Skew:      -2.825ns (1.429 - 4.254)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y137.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iARM
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X55Y141.SR     net (fanout=10)       0.765   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X55Y141.CLK    Trck                  0.258   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.541ns logic, 0.765ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y141.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.771ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.771ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y162.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y161.A3     net (fanout=1)        0.416   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X62Y161.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X54Y139.B2     net (fanout=11)       1.499   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X54Y139.BMUX   Tilo                  0.206   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y141.CLK    net (fanout=4)        0.306   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.550ns logic, 2.221ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.561ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.561ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X52Y147.D1     net (fanout=4)        0.677   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X54Y139.B1     net (fanout=11)       1.027   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X54Y139.BMUX   Tilo                  0.207   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y141.CLK    net (fanout=4)        0.306   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.551ns logic, 2.010ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.512ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.512ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y151.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y147.D3     net (fanout=4)        0.628   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y147.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X54Y139.B1     net (fanout=11)       1.027   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X54Y139.BMUX   Tilo                  0.207   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y141.CLK    net (fanout=4)        0.306   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (0.551ns logic, 1.961ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y141.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.252ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.553ns (Levels of Logic = 0)
  Clock Path Skew:      -0.699ns (1.559 - 2.258)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y137.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iARM
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X55Y141.SR     net (fanout=10)       0.380   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X55Y141.CLK    Tremck      (-Th)    -0.075   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.173ns logic, 0.380ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8028 paths, 0 nets, and 1548 connections

Design statistics:
   Minimum period:   6.359ns{1}   (Maximum frequency: 157.257MHz)
   Maximum path delay from/to any node:   2.869ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 10 16:29:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5223 MB



