# This file holds aliases for groups of instructions 

rv32i_arith_reg: &rv32i_arith_reg
 - add
 - sub
 - slt
 - sltu
 - xor
 - or
 - and

rv32i_arith_imm: &rv32i_arith_imm
 - addi
 - slti
 - sltiu
 - xori
 - ori
 - andi

rv32i_shift_reg: &rv32i_shift_reg
 - sll
 - srl
 - sra

rv32i_shift_imm: &rv32i_shift_imm 
 - slli
 - srli
 - srai

rv32i_arith: &rv32i_arith
 - *rv32i_arith_reg
 - *rv32i_arith_imm

rv32i_shift: &rv32i_shift
 - *rv32i_shift_reg
 - *rv32i_shift_imm

rv64i_arith_reg: &rv64i_arith_reg
 - *rv32i_arith_reg
 - addw
 - subw

rv64i_arith_imm: &rv64i_arith_imm
 - *rv32i_arith_imm
 - addiw

rv64i_shift_reg: &rv64i_shift_reg
 - *rv32i_shift_reg
 - sllw
 - srlw
 - sraw

rv64i_shift_imm: &rv64i_shift_imm
 - *rv32i_shift_imm
 - slliw
 - srliw

rv64i_arith: &rv64i_arith
 - *rv64i_arith_reg
 - *rv64i_arith_imm

rv64i_shift: &rv64i_shift
 - *rv64i_shift_reg
 - *rv64i_shift_imm