
Demo4_1_Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006664  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  080067f4  080067f4  000077f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069f8  080069f8  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080069f8  080069f8  000079f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a00  08006a00  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a00  08006a00  00007a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a04  08006a04  00007a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006a08  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000806c  2**0
                  CONTENTS
 10 .bss          00004bf4  2000006c  2000006c  0000806c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004c60  20004c60  0000806c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018d61  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037a2  00000000  00000000  00020dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d0  00000000  00000000  000245a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001016  00000000  00000000  00025a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000246c8  00000000  00000000  00026a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017b42  00000000  00000000  0004b14e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d79b9  00000000  00000000  00062c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013a649  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e40  00000000  00000000  0013a68c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001404cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067dc 	.word	0x080067dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080067dc 	.word	0x080067dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_Keys */
  Queue_KeysHandle = osMessageQueueNew (10, sizeof(uint8_t), &Queue_Keys_attributes);
 80005a0:	4a0c      	ldr	r2, [pc, #48]	@ (80005d4 <MX_FREERTOS_Init+0x38>)
 80005a2:	2101      	movs	r1, #1
 80005a4:	200a      	movs	r0, #10
 80005a6:	f002 fbad 	bl	8002d04 <osMessageQueueNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a0a      	ldr	r2, [pc, #40]	@ (80005d8 <MX_FREERTOS_Init+0x3c>)
 80005ae:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Count */
  Task_CountHandle = osThreadNew(AppTask_Count, NULL, &Task_Count_attributes);
 80005b0:	4a0a      	ldr	r2, [pc, #40]	@ (80005dc <MX_FREERTOS_Init+0x40>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	480a      	ldr	r0, [pc, #40]	@ (80005e0 <MX_FREERTOS_Init+0x44>)
 80005b6:	f002 fb13 	bl	8002be0 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a09      	ldr	r2, [pc, #36]	@ (80005e4 <MX_FREERTOS_Init+0x48>)
 80005be:	6013      	str	r3, [r2, #0]

  /* creation of Task_ScanKeys */
  Task_ScanKeysHandle = osThreadNew(AppTask_ScanKeys, NULL, &Task_ScanKeys_attributes);
 80005c0:	4a09      	ldr	r2, [pc, #36]	@ (80005e8 <MX_FREERTOS_Init+0x4c>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	4809      	ldr	r0, [pc, #36]	@ (80005ec <MX_FREERTOS_Init+0x50>)
 80005c6:	f002 fb0b 	bl	8002be0 <osThreadNew>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a08      	ldr	r2, [pc, #32]	@ (80005f0 <MX_FREERTOS_Init+0x54>)
 80005ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	08006994 	.word	0x08006994
 80005d8:	20000090 	.word	0x20000090
 80005dc:	0800694c 	.word	0x0800694c
 80005e0:	080005f5 	.word	0x080005f5
 80005e4:	20000088 	.word	0x20000088
 80005e8:	08006970 	.word	0x08006970
 80005ec:	0800072d 	.word	0x0800072d
 80005f0:	2000008c 	.word	0x2000008c

080005f4 <AppTask_Count>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Count */
void AppTask_Count(void *argument)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	@ 0x28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_Count */
	// Read queue information
	const char* qName=pcQueueGetName(Queue_KeysHandle);
 80005fc:	4b42      	ldr	r3, [pc, #264]	@ (8000708 <AppTask_Count+0x114>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4618      	mov	r0, r3
 8000602:	f003 fa21 	bl	8003a48 <pcQueueGetName>
 8000606:	6238      	str	r0, [r7, #32]
	printf("Queue Name = %s.\r\n",qName);
 8000608:	6a39      	ldr	r1, [r7, #32]
 800060a:	4840      	ldr	r0, [pc, #256]	@ (800070c <AppTask_Count+0x118>)
 800060c:	f005 fa0e 	bl	8005a2c <iprintf>

	UBaseType_t qSpaces=uxQueueSpacesAvailable(Queue_KeysHandle);
 8000610:	4b3d      	ldr	r3, [pc, #244]	@ (8000708 <AppTask_Count+0x114>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4618      	mov	r0, r3
 8000616:	f003 f8b8 	bl	800378a <uxQueueSpacesAvailable>
 800061a:	61f8      	str	r0, [r7, #28]
	printf("Queue Size = %ld.\r\n\r\n",qSpaces);
 800061c:	69f9      	ldr	r1, [r7, #28]
 800061e:	483c      	ldr	r0, [pc, #240]	@ (8000710 <AppTask_Count+0x11c>)
 8000620:	f005 fa04 	bl	8005a2c <iprintf>

	UBaseType_t msgCount=0, freeSpace=0;
 8000624:	2300      	movs	r3, #0
 8000626:	61bb      	str	r3, [r7, #24]
 8000628:	2300      	movs	r3, #0
 800062a:	617b      	str	r3, [r7, #20]
	uint8_t count_keyleft_pressed=0;
 800062c:	2300      	movs	r3, #0
 800062e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t count_keyright_pressed=0;
 8000632:	2300      	movs	r3, #0
 8000634:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t count_keyup_pressed=0;
 8000638:	2300      	movs	r3, #0
 800063a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t count_keydown_pressed=0;
 800063e:	2300      	movs	r3, #0
 8000640:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	KEYS  keyCode;
	/* Infinite loop */
	for(;;)
	{
		msgCount=uxQueueMessagesWaiting(Queue_KeysHandle);  	//messages Count
 8000644:	4b30      	ldr	r3, [pc, #192]	@ (8000708 <AppTask_Count+0x114>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4618      	mov	r0, r3
 800064a:	f003 f87f 	bl	800374c <uxQueueMessagesWaiting>
 800064e:	61b8      	str	r0, [r7, #24]
		printf("Number of messages in the queue = %ld.\r\n",msgCount);
 8000650:	69b9      	ldr	r1, [r7, #24]
 8000652:	4830      	ldr	r0, [pc, #192]	@ (8000714 <AppTask_Count+0x120>)
 8000654:	f005 f9ea 	bl	8005a2c <iprintf>
		freeSpace=uxQueueSpacesAvailable(Queue_KeysHandle); 		//freeSpace
 8000658:	4b2b      	ldr	r3, [pc, #172]	@ (8000708 <AppTask_Count+0x114>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4618      	mov	r0, r3
 800065e:	f003 f894 	bl	800378a <uxQueueSpacesAvailable>
 8000662:	6178      	str	r0, [r7, #20]
		printf("free space in the queue = %ld.\r\n",freeSpace);
 8000664:	6979      	ldr	r1, [r7, #20]
 8000666:	482c      	ldr	r0, [pc, #176]	@ (8000718 <AppTask_Count+0x124>)
 8000668:	f005 f9e0 	bl	8005a2c <iprintf>
		// read
		BaseType_t  result=xQueueReceive(Queue_KeysHandle, &keyCode, pdMS_TO_TICKS(50));
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <AppTask_Count+0x114>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f107 010f 	add.w	r1, r7, #15
 8000674:	2232      	movs	r2, #50	@ 0x32
 8000676:	4618      	mov	r0, r3
 8000678:	f002 ff86 	bl	8003588 <xQueueReceive>
 800067c:	6138      	str	r0, [r7, #16]
		if (result != pdTRUE)
 800067e:	693b      	ldr	r3, [r7, #16]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d13f      	bne.n	8000704 <AppTask_Count+0x110>
			continue;

		// read messages and process.
		if (keyCode==KEY_LEFT){
 8000684:	7bfb      	ldrb	r3, [r7, #15]
 8000686:	2b01      	cmp	r3, #1
 8000688:	d10b      	bne.n	80006a2 <AppTask_Count+0xae>
			count_keyleft_pressed++;
 800068a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800068e:	3301      	adds	r3, #1
 8000690:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			printf("count_keyleft_pressed = %d.\r\n",count_keyleft_pressed);}
 8000694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000698:	4619      	mov	r1, r3
 800069a:	4820      	ldr	r0, [pc, #128]	@ (800071c <AppTask_Count+0x128>)
 800069c:	f005 f9c6 	bl	8005a2c <iprintf>
 80006a0:	e02b      	b.n	80006fa <AppTask_Count+0x106>
		else if (keyCode==KEY_RIGHT){
 80006a2:	7bfb      	ldrb	r3, [r7, #15]
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d10b      	bne.n	80006c0 <AppTask_Count+0xcc>
			count_keyright_pressed++;
 80006a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80006ac:	3301      	adds	r3, #1
 80006ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			printf("count_keyright_pressed = %d.\r\n",count_keyright_pressed);}
 80006b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80006b6:	4619      	mov	r1, r3
 80006b8:	4819      	ldr	r0, [pc, #100]	@ (8000720 <AppTask_Count+0x12c>)
 80006ba:	f005 f9b7 	bl	8005a2c <iprintf>
 80006be:	e01c      	b.n	80006fa <AppTask_Count+0x106>
		else if (keyCode==KEY_UP){
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
 80006c2:	2b03      	cmp	r3, #3
 80006c4:	d10b      	bne.n	80006de <AppTask_Count+0xea>
			count_keyup_pressed++;
 80006c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80006ca:	3301      	adds	r3, #1
 80006cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			printf("count_keyup_pressed = %d.\r\n",count_keyup_pressed);}
 80006d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80006d4:	4619      	mov	r1, r3
 80006d6:	4813      	ldr	r0, [pc, #76]	@ (8000724 <AppTask_Count+0x130>)
 80006d8:	f005 f9a8 	bl	8005a2c <iprintf>
 80006dc:	e00d      	b.n	80006fa <AppTask_Count+0x106>
		else if (keyCode==KEY_DOWN){
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	2b04      	cmp	r3, #4
 80006e2:	d10a      	bne.n	80006fa <AppTask_Count+0x106>
			count_keydown_pressed++;
 80006e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006e8:	3301      	adds	r3, #1
 80006ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			printf("count_keydown_pressed = %d.\r\n",count_keydown_pressed);}
 80006ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006f2:	4619      	mov	r1, r3
 80006f4:	480c      	ldr	r0, [pc, #48]	@ (8000728 <AppTask_Count+0x134>)
 80006f6:	f005 f999 	bl	8005a2c <iprintf>

		vTaskDelay(pdMS_TO_TICKS(500));
 80006fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006fe:	f003 fbbb 	bl	8003e78 <vTaskDelay>
 8000702:	e79f      	b.n	8000644 <AppTask_Count+0x50>
			continue;
 8000704:	bf00      	nop
	{
 8000706:	e79d      	b.n	8000644 <AppTask_Count+0x50>
 8000708:	20000090 	.word	0x20000090
 800070c:	0800681c 	.word	0x0800681c
 8000710:	08006830 	.word	0x08006830
 8000714:	08006848 	.word	0x08006848
 8000718:	08006874 	.word	0x08006874
 800071c:	08006898 	.word	0x08006898
 8000720:	080068b8 	.word	0x080068b8
 8000724:	080068d8 	.word	0x080068d8
 8000728:	080068f4 	.word	0x080068f4

0800072c <AppTask_ScanKeys>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AppTask_ScanKeys */
void AppTask_ScanKeys(void *argument)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b086      	sub	sp, #24
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_ScanKeys */
	GPIO_PinState keyState=GPIO_PIN_SET;
 8000734:	2301      	movs	r3, #1
 8000736:	75fb      	strb	r3, [r7, #23]
	KEYS  key=KEY_NONE;
 8000738:	2300      	movs	r3, #0
 800073a:	73fb      	strb	r3, [r7, #15]
	/* Infinite loop */
	for(;;)
	{
		key=KEY_NONE;
 800073c:	2300      	movs	r3, #0
 800073e:	73fb      	strb	r3, [r7, #15]
		//S5=KeyRight
		keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin);
 8000740:	2140      	movs	r1, #64	@ 0x40
 8000742:	4824      	ldr	r0, [pc, #144]	@ (80007d4 <AppTask_ScanKeys+0xa8>)
 8000744:	f000 fe6e 	bl	8001424 <HAL_GPIO_ReadPin>
 8000748:	4603      	mov	r3, r0
 800074a:	75fb      	strb	r3, [r7, #23]
		if (keyState==GPIO_PIN_RESET)
 800074c:	7dfb      	ldrb	r3, [r7, #23]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d101      	bne.n	8000756 <AppTask_ScanKeys+0x2a>
			key=KEY_RIGHT;
 8000752:	2302      	movs	r3, #2
 8000754:	73fb      	strb	r3, [r7, #15]

		//S3=KeyDown
		keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin);
 8000756:	2108      	movs	r1, #8
 8000758:	481f      	ldr	r0, [pc, #124]	@ (80007d8 <AppTask_ScanKeys+0xac>)
 800075a:	f000 fe63 	bl	8001424 <HAL_GPIO_ReadPin>
 800075e:	4603      	mov	r3, r0
 8000760:	75fb      	strb	r3, [r7, #23]
		if (keyState==GPIO_PIN_RESET)
 8000762:	7dfb      	ldrb	r3, [r7, #23]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <AppTask_ScanKeys+0x40>
			key=KEY_DOWN;
 8000768:	2304      	movs	r3, #4
 800076a:	73fb      	strb	r3, [r7, #15]

		//S4=KeyLeft
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin);
 800076c:	2180      	movs	r1, #128	@ 0x80
 800076e:	4819      	ldr	r0, [pc, #100]	@ (80007d4 <AppTask_ScanKeys+0xa8>)
 8000770:	f000 fe58 	bl	8001424 <HAL_GPIO_ReadPin>
 8000774:	4603      	mov	r3, r0
 8000776:	75fb      	strb	r3, [r7, #23]
		if (keyState==GPIO_PIN_RESET)
 8000778:	7dfb      	ldrb	r3, [r7, #23]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d101      	bne.n	8000782 <AppTask_ScanKeys+0x56>
			key=KEY_LEFT;
 800077e:	2301      	movs	r3, #1
 8000780:	73fb      	strb	r3, [r7, #15]

		//S2=KeyUp
		keyState=HAL_GPIO_ReadPin(KeyUp_GPIO_Port, KeyUp_Pin);
 8000782:	2101      	movs	r1, #1
 8000784:	4815      	ldr	r0, [pc, #84]	@ (80007dc <AppTask_ScanKeys+0xb0>)
 8000786:	f000 fe4d 	bl	8001424 <HAL_GPIO_ReadPin>
 800078a:	4603      	mov	r3, r0
 800078c:	75fb      	strb	r3, [r7, #23]
		if (keyState==GPIO_PIN_RESET)
 800078e:	7dfb      	ldrb	r3, [r7, #23]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d101      	bne.n	8000798 <AppTask_ScanKeys+0x6c>
			key=KEY_UP;
 8000794:	2303      	movs	r3, #3
 8000796:	73fb      	strb	r3, [r7, #15]

		//key pressed.
		if (key != KEY_NONE)
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d016      	beq.n	80007cc <AppTask_ScanKeys+0xa0>
		{
			BaseType_t err= xQueueSendToBack(Queue_KeysHandle, &key, pdMS_TO_TICKS(50));
 800079e:	4b10      	ldr	r3, [pc, #64]	@ (80007e0 <AppTask_ScanKeys+0xb4>)
 80007a0:	6818      	ldr	r0, [r3, #0]
 80007a2:	f107 010f 	add.w	r1, r7, #15
 80007a6:	2300      	movs	r3, #0
 80007a8:	2232      	movs	r2, #50	@ 0x32
 80007aa:	f002 fd4d 	bl	8003248 <xQueueGenericSend>
 80007ae:	6138      	str	r0, [r7, #16]
			if (err == errQUEUE_FULL)  				//Reset once the queue is full.
 80007b0:	693b      	ldr	r3, [r7, #16]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d105      	bne.n	80007c2 <AppTask_ScanKeys+0x96>
				xQueueReset(Queue_KeysHandle);
 80007b6:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <AppTask_ScanKeys+0xb4>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f002 fbfd 	bl	8002fbc <xQueueGenericReset>
			vTaskDelay(pdMS_TO_TICKS(300)); 	//It will take at least 300 to de-jitter and perform task scheduling.
 80007c2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007c6:	f003 fb57 	bl	8003e78 <vTaskDelay>
 80007ca:	e7b7      	b.n	800073c <AppTask_ScanKeys+0x10>
		}
		else
			vTaskDelay(pdMS_TO_TICKS(5)); 		//vTaskDelay() in for(;;) loop , turned into blocking state.
 80007cc:	2005      	movs	r0, #5
 80007ce:	f003 fb53 	bl	8003e78 <vTaskDelay>
		key=KEY_NONE;
 80007d2:	e7b3      	b.n	800073c <AppTask_ScanKeys+0x10>
 80007d4:	40021400 	.word	0x40021400
 80007d8:	40020c00 	.word	0x40020c00
 80007dc:	40020000 	.word	0x40020000
 80007e0:	20000090 	.word	0x20000090

080007e4 <__io_putchar>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
int __io_putchar(int ch)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 80007ec:	1d39      	adds	r1, r7, #4
 80007ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f2:	2201      	movs	r2, #1
 80007f4:	4803      	ldr	r0, [pc, #12]	@ (8000804 <__io_putchar+0x20>)
 80007f6:	f001 fda9 	bl	800234c <HAL_UART_Transmit>
	return ch;
 80007fa:	687b      	ldr	r3, [r7, #4]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	200000e0 	.word	0x200000e0

08000808 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	@ 0x28
 800080c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080e:	f107 0314 	add.w	r3, r7, #20
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	4b36      	ldr	r3, [pc, #216]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a35      	ldr	r2, [pc, #212]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000828:	f043 0320 	orr.w	r3, r3, #32
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b33      	ldr	r3, [pc, #204]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0320 	and.w	r3, r3, #32
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	4b2f      	ldr	r3, [pc, #188]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a2e      	ldr	r2, [pc, #184]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b2c      	ldr	r3, [pc, #176]	@ (80008fc <MX_GPIO_Init+0xf4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	4b28      	ldr	r3, [pc, #160]	@ (80008fc <MX_GPIO_Init+0xf4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a27      	ldr	r2, [pc, #156]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b25      	ldr	r3, [pc, #148]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	4b21      	ldr	r3, [pc, #132]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a20      	ldr	r2, [pc, #128]	@ (80008fc <MX_GPIO_Init+0xf4>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b1e      	ldr	r3, [pc, #120]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	603b      	str	r3, [r7, #0]
 8000892:	4b1a      	ldr	r3, [pc, #104]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a19      	ldr	r2, [pc, #100]	@ (80008fc <MX_GPIO_Init+0xf4>)
 8000898:	f043 0308 	orr.w	r3, r3, #8
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b17      	ldr	r3, [pc, #92]	@ (80008fc <MX_GPIO_Init+0xf4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0308 	and.w	r3, r3, #8
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : KeyRight_Pin KeyLeft_Pin */
  GPIO_InitStruct.Pin = KeyRight_Pin|KeyLeft_Pin;
 80008aa:	23c0      	movs	r3, #192	@ 0xc0
 80008ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008b6:	f107 0314 	add.w	r3, r7, #20
 80008ba:	4619      	mov	r1, r3
 80008bc:	4810      	ldr	r0, [pc, #64]	@ (8000900 <MX_GPIO_Init+0xf8>)
 80008be:	f000 fc15 	bl	80010ec <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyUp_Pin */
  GPIO_InitStruct.Pin = KeyUp_Pin;
 80008c2:	2301      	movs	r3, #1
 80008c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KeyUp_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	480b      	ldr	r0, [pc, #44]	@ (8000904 <MX_GPIO_Init+0xfc>)
 80008d6:	f000 fc09 	bl	80010ec <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyDown_Pin */
  GPIO_InitStruct.Pin = KeyDown_Pin;
 80008da:	2308      	movs	r3, #8
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008de:	2300      	movs	r3, #0
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008e2:	2301      	movs	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KeyDown_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	4806      	ldr	r0, [pc, #24]	@ (8000908 <MX_GPIO_Init+0x100>)
 80008ee:	f000 fbfd 	bl	80010ec <HAL_GPIO_Init>

}
 80008f2:	bf00      	nop
 80008f4:	3728      	adds	r7, #40	@ 0x28
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800
 8000900:	40021400 	.word	0x40021400
 8000904:	40020000 	.word	0x40020000
 8000908:	40020c00 	.word	0x40020c00

0800090c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800090c:	b5b0      	push	{r4, r5, r7, lr}
 800090e:	b088      	sub	sp, #32
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000912:	f000 fac7 	bl	8000ea4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000916:	f000 f823 	bl	8000960 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091a:	f7ff ff75 	bl	8000808 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800091e:	f000 fa25 	bl	8000d6c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startstr[] = "Demo4-1_Queue: test queue.\r\n\r\n";
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <main+0x4c>)
 8000924:	463c      	mov	r4, r7
 8000926:	461d      	mov	r5, r3
 8000928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800092a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800092c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000930:	c407      	stmia	r4!, {r0, r1, r2}
 8000932:	8023      	strh	r3, [r4, #0]
 8000934:	3402      	adds	r4, #2
 8000936:	0c1b      	lsrs	r3, r3, #16
 8000938:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 800093a:	4639      	mov	r1, r7
 800093c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000940:	221f      	movs	r2, #31
 8000942:	4806      	ldr	r0, [pc, #24]	@ (800095c <main+0x50>)
 8000944:	f001 fd02 	bl	800234c <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000948:	f002 f900 	bl	8002b4c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800094c:	f7ff fe26 	bl	800059c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000950:	f002 f920 	bl	8002b94 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <main+0x48>
 8000958:	08006914 	.word	0x08006914
 800095c:	200000e0 	.word	0x200000e0

08000960 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b094      	sub	sp, #80	@ 0x50
 8000964:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000966:	f107 0320 	add.w	r3, r7, #32
 800096a:	2230      	movs	r2, #48	@ 0x30
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f005 f8b1 	bl	8005ad6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000984:	2300      	movs	r3, #0
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	4b28      	ldr	r3, [pc, #160]	@ (8000a2c <SystemClock_Config+0xcc>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098c:	4a27      	ldr	r2, [pc, #156]	@ (8000a2c <SystemClock_Config+0xcc>)
 800098e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000992:	6413      	str	r3, [r2, #64]	@ 0x40
 8000994:	4b25      	ldr	r3, [pc, #148]	@ (8000a2c <SystemClock_Config+0xcc>)
 8000996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a0:	2300      	movs	r3, #0
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	4b22      	ldr	r3, [pc, #136]	@ (8000a30 <SystemClock_Config+0xd0>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a21      	ldr	r2, [pc, #132]	@ (8000a30 <SystemClock_Config+0xd0>)
 80009aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ae:	6013      	str	r3, [r2, #0]
 80009b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a30 <SystemClock_Config+0xd0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009bc:	2301      	movs	r3, #1
 80009be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c6:	2302      	movs	r3, #2
 80009c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009d0:	2319      	movs	r3, #25
 80009d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80009d4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80009d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009da:	2302      	movs	r3, #2
 80009dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009de:	2304      	movs	r3, #4
 80009e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e2:	f107 0320 	add.w	r3, r7, #32
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 fd34 	bl	8001454 <HAL_RCC_OscConfig>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009f2:	f000 f831 	bl	8000a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f6:	230f      	movs	r3, #15
 80009f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009fa:	2302      	movs	r3, #2
 80009fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009fe:	2300      	movs	r3, #0
 8000a00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a02:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	2105      	movs	r1, #5
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 ff95 	bl	8001944 <HAL_RCC_ClockConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000a20:	f000 f81a 	bl	8000a58 <Error_Handler>
  }
}
 8000a24:	bf00      	nop
 8000a26:	3750      	adds	r7, #80	@ 0x50
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40007000 	.word	0x40007000

08000a34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	@ (8000a54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a46:	f000 fa4f 	bl	8000ee8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40001000 	.word	0x40001000

08000a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5c:	b672      	cpsid	i
}
 8000a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <Error_Handler+0x8>

08000a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a72:	4a11      	ldr	r2, [pc, #68]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <HAL_MspInit+0x54>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	210f      	movs	r1, #15
 8000aa6:	f06f 0001 	mvn.w	r0, #1
 8000aaa:	f000 faf5 	bl	8001098 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800

08000abc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	@ 0x38
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	4b33      	ldr	r3, [pc, #204]	@ (8000ba0 <HAL_InitTick+0xe4>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad4:	4a32      	ldr	r2, [pc, #200]	@ (8000ba0 <HAL_InitTick+0xe4>)
 8000ad6:	f043 0310 	orr.w	r3, r3, #16
 8000ada:	6413      	str	r3, [r2, #64]	@ 0x40
 8000adc:	4b30      	ldr	r3, [pc, #192]	@ (8000ba0 <HAL_InitTick+0xe4>)
 8000ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae0:	f003 0310 	and.w	r3, r3, #16
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ae8:	f107 0210 	add.w	r2, r7, #16
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4611      	mov	r1, r2
 8000af2:	4618      	mov	r0, r3
 8000af4:	f001 f906 	bl	8001d04 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d103      	bne.n	8000b0a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b02:	f001 f8d7 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 8000b06:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b08:	e004      	b.n	8000b14 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b0a:	f001 f8d3 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b16:	4a23      	ldr	r2, [pc, #140]	@ (8000ba4 <HAL_InitTick+0xe8>)
 8000b18:	fba2 2303 	umull	r2, r3, r2, r3
 8000b1c:	0c9b      	lsrs	r3, r3, #18
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b22:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b24:	4a21      	ldr	r2, [pc, #132]	@ (8000bac <HAL_InitTick+0xf0>)
 8000b26:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b2e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b30:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b34:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b42:	4b19      	ldr	r3, [pc, #100]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b48:	4817      	ldr	r0, [pc, #92]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b4a:	f001 f90d 	bl	8001d68 <HAL_TIM_Base_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d11b      	bne.n	8000b94 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b5c:	4812      	ldr	r0, [pc, #72]	@ (8000ba8 <HAL_InitTick+0xec>)
 8000b5e:	f001 f95d 	bl	8001e1c <HAL_TIM_Base_Start_IT>
 8000b62:	4603      	mov	r3, r0
 8000b64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d111      	bne.n	8000b94 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b70:	2036      	movs	r0, #54	@ 0x36
 8000b72:	f000 faad 	bl	80010d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2b0f      	cmp	r3, #15
 8000b7a:	d808      	bhi.n	8000b8e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	6879      	ldr	r1, [r7, #4]
 8000b80:	2036      	movs	r0, #54	@ 0x36
 8000b82:	f000 fa89 	bl	8001098 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b86:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb0 <HAL_InitTick+0xf4>)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	e002      	b.n	8000b94 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3738      	adds	r7, #56	@ 0x38
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	431bde83 	.word	0x431bde83
 8000ba8:	20000094 	.word	0x20000094
 8000bac:	40001000 	.word	0x40001000
 8000bb0:	20000004 	.word	0x20000004

08000bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <NMI_Handler+0x4>

08000bbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <HardFault_Handler+0x4>

08000bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <MemManage_Handler+0x4>

08000bcc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <BusFault_Handler+0x4>

08000bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <UsageFault_Handler+0x4>

08000bdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
	...

08000bec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bf0:	4802      	ldr	r0, [pc, #8]	@ (8000bfc <TIM6_DAC_IRQHandler+0x10>)
 8000bf2:	f001 f983 	bl	8001efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000094 	.word	0x20000094

08000c00 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	e00a      	b.n	8000c28 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c12:	f3af 8000 	nop.w
 8000c16:	4601      	mov	r1, r0
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	1c5a      	adds	r2, r3, #1
 8000c1c:	60ba      	str	r2, [r7, #8]
 8000c1e:	b2ca      	uxtb	r2, r1
 8000c20:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	3301      	adds	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
 8000c28:	697a      	ldr	r2, [r7, #20]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	dbf0      	blt.n	8000c12 <_read+0x12>
  }

  return len;
 8000c30:	687b      	ldr	r3, [r7, #4]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b086      	sub	sp, #24
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	60f8      	str	r0, [r7, #12]
 8000c42:	60b9      	str	r1, [r7, #8]
 8000c44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
 8000c4a:	e009      	b.n	8000c60 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	1c5a      	adds	r2, r3, #1
 8000c50:	60ba      	str	r2, [r7, #8]
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fdc5 	bl	80007e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dbf1      	blt.n	8000c4c <_write+0x12>
  }
  return len;
 8000c68:	687b      	ldr	r3, [r7, #4]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_close>:

int _close(int file)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b083      	sub	sp, #12
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
 8000c92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c9a:	605a      	str	r2, [r3, #4]
  return 0;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <_isatty>:

int _isatty(int file)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cb2:	2301      	movs	r3, #1
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce4:	4a14      	ldr	r2, [pc, #80]	@ (8000d38 <_sbrk+0x5c>)
 8000ce6:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <_sbrk+0x60>)
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf0:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <_sbrk+0x64>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <_sbrk+0x68>)
 8000cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfe:	4b10      	ldr	r3, [pc, #64]	@ (8000d40 <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d207      	bcs.n	8000d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d0c:	f004 ff90 	bl	8005c30 <__errno>
 8000d10:	4603      	mov	r3, r0
 8000d12:	220c      	movs	r2, #12
 8000d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	e009      	b.n	8000d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d1c:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a05      	ldr	r2, [pc, #20]	@ (8000d40 <_sbrk+0x64>)
 8000d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20020000 	.word	0x20020000
 8000d3c:	00000400 	.word	0x00000400
 8000d40:	200000dc 	.word	0x200000dc
 8000d44:	20004c60 	.word	0x20004c60

08000d48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <SystemInit+0x20>)
 8000d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d52:	4a05      	ldr	r2, [pc, #20]	@ (8000d68 <SystemInit+0x20>)
 8000d54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d70:	4b11      	ldr	r3, [pc, #68]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d72:	4a12      	ldr	r2, [pc, #72]	@ (8000dbc <MX_USART3_UART_Init+0x50>)
 8000d74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1200;
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d78:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000d7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d90:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d92:	220c      	movs	r2, #12
 8000d94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000da2:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <MX_USART3_UART_Init+0x4c>)
 8000da4:	f001 fa82 	bl	80022ac <HAL_UART_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000dae:	f7ff fe53 	bl	8000a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	200000e0 	.word	0x200000e0
 8000dbc:	40004800 	.word	0x40004800

08000dc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	@ 0x28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a19      	ldr	r2, [pc, #100]	@ (8000e44 <HAL_UART_MspInit+0x84>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d12c      	bne.n	8000e3c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	613b      	str	r3, [r7, #16]
 8000de6:	4b18      	ldr	r3, [pc, #96]	@ (8000e48 <HAL_UART_MspInit+0x88>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dea:	4a17      	ldr	r2, [pc, #92]	@ (8000e48 <HAL_UART_MspInit+0x88>)
 8000dec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000df0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <HAL_UART_MspInit+0x88>)
 8000df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <HAL_UART_MspInit+0x88>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a10      	ldr	r2, [pc, #64]	@ (8000e48 <HAL_UART_MspInit+0x88>)
 8000e08:	f043 0302 	orr.w	r3, r3, #2
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <HAL_UART_MspInit+0x88>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e1a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	2302      	movs	r3, #2
 8000e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e2c:	2307      	movs	r3, #7
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	4619      	mov	r1, r3
 8000e36:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <HAL_UART_MspInit+0x8c>)
 8000e38:	f000 f958 	bl	80010ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	3728      	adds	r7, #40	@ 0x28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40004800 	.word	0x40004800
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40020400 	.word	0x40020400

08000e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e54:	f7ff ff78 	bl	8000d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e58:	480c      	ldr	r0, [pc, #48]	@ (8000e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e5a:	490d      	ldr	r1, [pc, #52]	@ (8000e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e60:	e002      	b.n	8000e68 <LoopCopyDataInit>

08000e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e66:	3304      	adds	r3, #4

08000e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e6c:	d3f9      	bcc.n	8000e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e70:	4c0a      	ldr	r4, [pc, #40]	@ (8000e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e74:	e001      	b.n	8000e7a <LoopFillZerobss>

08000e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e78:	3204      	adds	r2, #4

08000e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e7c:	d3fb      	bcc.n	8000e76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e7e:	f004 fedd 	bl	8005c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e82:	f7ff fd43 	bl	800090c <main>
  bx  lr    
 8000e86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e90:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000e94:	08006a08 	.word	0x08006a08
  ldr r2, =_sbss
 8000e98:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000e9c:	20004c60 	.word	0x20004c60

08000ea0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ea0:	e7fe      	b.n	8000ea0 <ADC_IRQHandler>
	...

08000ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <HAL_Init+0x40>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee4 <HAL_Init+0x40>)
 8000eae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee4 <HAL_Init+0x40>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee4 <HAL_Init+0x40>)
 8000eba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec0:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <HAL_Init+0x40>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a07      	ldr	r2, [pc, #28]	@ (8000ee4 <HAL_Init+0x40>)
 8000ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f000 f8d8 	bl	8001082 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed2:	200f      	movs	r0, #15
 8000ed4:	f7ff fdf2 	bl	8000abc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ed8:	f7ff fdc4 	bl	8000a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40023c00 	.word	0x40023c00

08000ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <HAL_IncTick+0x20>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_IncTick+0x24>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	4a04      	ldr	r2, [pc, #16]	@ (8000f0c <HAL_IncTick+0x24>)
 8000efa:	6013      	str	r3, [r2, #0]
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000008 	.word	0x20000008
 8000f0c:	20000128 	.word	0x20000128

08000f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return uwTick;
 8000f14:	4b03      	ldr	r3, [pc, #12]	@ (8000f24 <HAL_GetTick+0x14>)
 8000f16:	681b      	ldr	r3, [r3, #0]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000128 	.word	0x20000128

08000f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f44:	4013      	ands	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5a:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	60d3      	str	r3, [r2, #12]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f74:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <__NVIC_GetPriorityGrouping+0x18>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	f003 0307 	and.w	r3, r3, #7
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	db0b      	blt.n	8000fb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f003 021f 	and.w	r2, r3, #31
 8000fa4:	4907      	ldr	r1, [pc, #28]	@ (8000fc4 <__NVIC_EnableIRQ+0x38>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	095b      	lsrs	r3, r3, #5
 8000fac:	2001      	movs	r0, #1
 8000fae:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	db0a      	blt.n	8000ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	490c      	ldr	r1, [pc, #48]	@ (8001014 <__NVIC_SetPriority+0x4c>)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	0112      	lsls	r2, r2, #4
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	440b      	add	r3, r1
 8000fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff0:	e00a      	b.n	8001008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4908      	ldr	r1, [pc, #32]	@ (8001018 <__NVIC_SetPriority+0x50>)
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 030f 	and.w	r3, r3, #15
 8000ffe:	3b04      	subs	r3, #4
 8001000:	0112      	lsls	r2, r2, #4
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	440b      	add	r3, r1
 8001006:	761a      	strb	r2, [r3, #24]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	@ 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f1c3 0307 	rsb	r3, r3, #7
 8001036:	2b04      	cmp	r3, #4
 8001038:	bf28      	it	cs
 800103a:	2304      	movcs	r3, #4
 800103c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	3304      	adds	r3, #4
 8001042:	2b06      	cmp	r3, #6
 8001044:	d902      	bls.n	800104c <NVIC_EncodePriority+0x30>
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3b03      	subs	r3, #3
 800104a:	e000      	b.n	800104e <NVIC_EncodePriority+0x32>
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	f04f 32ff 	mov.w	r2, #4294967295
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43da      	mvns	r2, r3
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	401a      	ands	r2, r3
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001064:	f04f 31ff 	mov.w	r1, #4294967295
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	fa01 f303 	lsl.w	r3, r1, r3
 800106e:	43d9      	mvns	r1, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	4313      	orrs	r3, r2
         );
}
 8001076:	4618      	mov	r0, r3
 8001078:	3724      	adds	r7, #36	@ 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ff4c 	bl	8000f28 <__NVIC_SetPriorityGrouping>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010aa:	f7ff ff61 	bl	8000f70 <__NVIC_GetPriorityGrouping>
 80010ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	68b9      	ldr	r1, [r7, #8]
 80010b4:	6978      	ldr	r0, [r7, #20]
 80010b6:	f7ff ffb1 	bl	800101c <NVIC_EncodePriority>
 80010ba:	4602      	mov	r2, r0
 80010bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c0:	4611      	mov	r1, r2
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff80 	bl	8000fc8 <__NVIC_SetPriority>
}
 80010c8:	bf00      	nop
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff ff54 	bl	8000f8c <__NVIC_EnableIRQ>
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b089      	sub	sp, #36	@ 0x24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	e16b      	b.n	80013e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001108:	2201      	movs	r2, #1
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	697a      	ldr	r2, [r7, #20]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	429a      	cmp	r2, r3
 8001122:	f040 815a 	bne.w	80013da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f003 0303 	and.w	r3, r3, #3
 800112e:	2b01      	cmp	r3, #1
 8001130:	d005      	beq.n	800113e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800113a:	2b02      	cmp	r3, #2
 800113c:	d130      	bne.n	80011a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	2203      	movs	r2, #3
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4013      	ands	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	68da      	ldr	r2, [r3, #12]
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4313      	orrs	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001174:	2201      	movs	r2, #1
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	091b      	lsrs	r3, r3, #4
 800118a:	f003 0201 	and.w	r2, r3, #1
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0303 	and.w	r3, r3, #3
 80011a8:	2b03      	cmp	r3, #3
 80011aa:	d017      	beq.n	80011dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	2203      	movs	r2, #3
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f003 0303 	and.w	r3, r3, #3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d123      	bne.n	8001230 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	08da      	lsrs	r2, r3, #3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3208      	adds	r2, #8
 80011f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	f003 0307 	and.w	r3, r3, #7
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	220f      	movs	r2, #15
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	4013      	ands	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	691a      	ldr	r2, [r3, #16]
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	08da      	lsrs	r2, r3, #3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	3208      	adds	r2, #8
 800122a:	69b9      	ldr	r1, [r7, #24]
 800122c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	2203      	movs	r2, #3
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	43db      	mvns	r3, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4013      	ands	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f003 0203 	and.w	r2, r3, #3
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	4313      	orrs	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800126c:	2b00      	cmp	r3, #0
 800126e:	f000 80b4 	beq.w	80013da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4b60      	ldr	r3, [pc, #384]	@ (80013f8 <HAL_GPIO_Init+0x30c>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127a:	4a5f      	ldr	r2, [pc, #380]	@ (80013f8 <HAL_GPIO_Init+0x30c>)
 800127c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001280:	6453      	str	r3, [r2, #68]	@ 0x44
 8001282:	4b5d      	ldr	r3, [pc, #372]	@ (80013f8 <HAL_GPIO_Init+0x30c>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800128e:	4a5b      	ldr	r2, [pc, #364]	@ (80013fc <HAL_GPIO_Init+0x310>)
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	089b      	lsrs	r3, r3, #2
 8001294:	3302      	adds	r3, #2
 8001296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	f003 0303 	and.w	r3, r3, #3
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	220f      	movs	r2, #15
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	43db      	mvns	r3, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4013      	ands	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a52      	ldr	r2, [pc, #328]	@ (8001400 <HAL_GPIO_Init+0x314>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d02b      	beq.n	8001312 <HAL_GPIO_Init+0x226>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a51      	ldr	r2, [pc, #324]	@ (8001404 <HAL_GPIO_Init+0x318>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d025      	beq.n	800130e <HAL_GPIO_Init+0x222>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a50      	ldr	r2, [pc, #320]	@ (8001408 <HAL_GPIO_Init+0x31c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d01f      	beq.n	800130a <HAL_GPIO_Init+0x21e>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a4f      	ldr	r2, [pc, #316]	@ (800140c <HAL_GPIO_Init+0x320>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d019      	beq.n	8001306 <HAL_GPIO_Init+0x21a>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a4e      	ldr	r2, [pc, #312]	@ (8001410 <HAL_GPIO_Init+0x324>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d013      	beq.n	8001302 <HAL_GPIO_Init+0x216>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a4d      	ldr	r2, [pc, #308]	@ (8001414 <HAL_GPIO_Init+0x328>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d00d      	beq.n	80012fe <HAL_GPIO_Init+0x212>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a4c      	ldr	r2, [pc, #304]	@ (8001418 <HAL_GPIO_Init+0x32c>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d007      	beq.n	80012fa <HAL_GPIO_Init+0x20e>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a4b      	ldr	r2, [pc, #300]	@ (800141c <HAL_GPIO_Init+0x330>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d101      	bne.n	80012f6 <HAL_GPIO_Init+0x20a>
 80012f2:	2307      	movs	r3, #7
 80012f4:	e00e      	b.n	8001314 <HAL_GPIO_Init+0x228>
 80012f6:	2308      	movs	r3, #8
 80012f8:	e00c      	b.n	8001314 <HAL_GPIO_Init+0x228>
 80012fa:	2306      	movs	r3, #6
 80012fc:	e00a      	b.n	8001314 <HAL_GPIO_Init+0x228>
 80012fe:	2305      	movs	r3, #5
 8001300:	e008      	b.n	8001314 <HAL_GPIO_Init+0x228>
 8001302:	2304      	movs	r3, #4
 8001304:	e006      	b.n	8001314 <HAL_GPIO_Init+0x228>
 8001306:	2303      	movs	r3, #3
 8001308:	e004      	b.n	8001314 <HAL_GPIO_Init+0x228>
 800130a:	2302      	movs	r3, #2
 800130c:	e002      	b.n	8001314 <HAL_GPIO_Init+0x228>
 800130e:	2301      	movs	r3, #1
 8001310:	e000      	b.n	8001314 <HAL_GPIO_Init+0x228>
 8001312:	2300      	movs	r3, #0
 8001314:	69fa      	ldr	r2, [r7, #28]
 8001316:	f002 0203 	and.w	r2, r2, #3
 800131a:	0092      	lsls	r2, r2, #2
 800131c:	4093      	lsls	r3, r2
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4313      	orrs	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001324:	4935      	ldr	r1, [pc, #212]	@ (80013fc <HAL_GPIO_Init+0x310>)
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	3302      	adds	r3, #2
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001332:	4b3b      	ldr	r3, [pc, #236]	@ (8001420 <HAL_GPIO_Init+0x334>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	43db      	mvns	r3, r3
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	4013      	ands	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d003      	beq.n	8001356 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001356:	4a32      	ldr	r2, [pc, #200]	@ (8001420 <HAL_GPIO_Init+0x334>)
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800135c:	4b30      	ldr	r3, [pc, #192]	@ (8001420 <HAL_GPIO_Init+0x334>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001380:	4a27      	ldr	r2, [pc, #156]	@ (8001420 <HAL_GPIO_Init+0x334>)
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001386:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <HAL_GPIO_Init+0x334>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	43db      	mvns	r3, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4013      	ands	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013aa:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <HAL_GPIO_Init+0x334>)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <HAL_GPIO_Init+0x334>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013d4:	4a12      	ldr	r2, [pc, #72]	@ (8001420 <HAL_GPIO_Init+0x334>)
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3301      	adds	r3, #1
 80013de:	61fb      	str	r3, [r7, #28]
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	2b0f      	cmp	r3, #15
 80013e4:	f67f ae90 	bls.w	8001108 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
 80013ec:	3724      	adds	r7, #36	@ 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40013800 	.word	0x40013800
 8001400:	40020000 	.word	0x40020000
 8001404:	40020400 	.word	0x40020400
 8001408:	40020800 	.word	0x40020800
 800140c:	40020c00 	.word	0x40020c00
 8001410:	40021000 	.word	0x40021000
 8001414:	40021400 	.word	0x40021400
 8001418:	40021800 	.word	0x40021800
 800141c:	40021c00 	.word	0x40021c00
 8001420:	40013c00 	.word	0x40013c00

08001424 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691a      	ldr	r2, [r3, #16]
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	4013      	ands	r3, r2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800143c:	2301      	movs	r3, #1
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	e001      	b.n	8001446 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001442:	2300      	movs	r3, #0
 8001444:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001446:	7bfb      	ldrb	r3, [r7, #15]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e267      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d075      	beq.n	800155e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001472:	4b88      	ldr	r3, [pc, #544]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b04      	cmp	r3, #4
 800147c:	d00c      	beq.n	8001498 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800147e:	4b85      	ldr	r3, [pc, #532]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001486:	2b08      	cmp	r3, #8
 8001488:	d112      	bne.n	80014b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800148a:	4b82      	ldr	r3, [pc, #520]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001492:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001496:	d10b      	bne.n	80014b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001498:	4b7e      	ldr	r3, [pc, #504]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d05b      	beq.n	800155c <HAL_RCC_OscConfig+0x108>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d157      	bne.n	800155c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e242      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014b8:	d106      	bne.n	80014c8 <HAL_RCC_OscConfig+0x74>
 80014ba:	4b76      	ldr	r3, [pc, #472]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a75      	ldr	r2, [pc, #468]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014c4:	6013      	str	r3, [r2, #0]
 80014c6:	e01d      	b.n	8001504 <HAL_RCC_OscConfig+0xb0>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014d0:	d10c      	bne.n	80014ec <HAL_RCC_OscConfig+0x98>
 80014d2:	4b70      	ldr	r3, [pc, #448]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a6f      	ldr	r2, [pc, #444]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	4b6d      	ldr	r3, [pc, #436]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a6c      	ldr	r2, [pc, #432]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	e00b      	b.n	8001504 <HAL_RCC_OscConfig+0xb0>
 80014ec:	4b69      	ldr	r3, [pc, #420]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a68      	ldr	r2, [pc, #416]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b66      	ldr	r3, [pc, #408]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a65      	ldr	r2, [pc, #404]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80014fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d013      	beq.n	8001534 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150c:	f7ff fd00 	bl	8000f10 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001514:	f7ff fcfc 	bl	8000f10 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b64      	cmp	r3, #100	@ 0x64
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e207      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001526:	4b5b      	ldr	r3, [pc, #364]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f0      	beq.n	8001514 <HAL_RCC_OscConfig+0xc0>
 8001532:	e014      	b.n	800155e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001534:	f7ff fcec 	bl	8000f10 <HAL_GetTick>
 8001538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800153c:	f7ff fce8 	bl	8000f10 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b64      	cmp	r3, #100	@ 0x64
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e1f3      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800154e:	4b51      	ldr	r3, [pc, #324]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1f0      	bne.n	800153c <HAL_RCC_OscConfig+0xe8>
 800155a:	e000      	b.n	800155e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d063      	beq.n	8001632 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800156a:	4b4a      	ldr	r3, [pc, #296]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f003 030c 	and.w	r3, r3, #12
 8001572:	2b00      	cmp	r3, #0
 8001574:	d00b      	beq.n	800158e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001576:	4b47      	ldr	r3, [pc, #284]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800157e:	2b08      	cmp	r3, #8
 8001580:	d11c      	bne.n	80015bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001582:	4b44      	ldr	r3, [pc, #272]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d116      	bne.n	80015bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800158e:	4b41      	ldr	r3, [pc, #260]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d005      	beq.n	80015a6 <HAL_RCC_OscConfig+0x152>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d001      	beq.n	80015a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e1c7      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	4937      	ldr	r1, [pc, #220]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80015b6:	4313      	orrs	r3, r2
 80015b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ba:	e03a      	b.n	8001632 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d020      	beq.n	8001606 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c4:	4b34      	ldr	r3, [pc, #208]	@ (8001698 <HAL_RCC_OscConfig+0x244>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ca:	f7ff fca1 	bl	8000f10 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d2:	f7ff fc9d 	bl	8000f10 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e1a8      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0f0      	beq.n	80015d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f0:	4b28      	ldr	r3, [pc, #160]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	4925      	ldr	r1, [pc, #148]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001600:	4313      	orrs	r3, r2
 8001602:	600b      	str	r3, [r1, #0]
 8001604:	e015      	b.n	8001632 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001606:	4b24      	ldr	r3, [pc, #144]	@ (8001698 <HAL_RCC_OscConfig+0x244>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160c:	f7ff fc80 	bl	8000f10 <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001614:	f7ff fc7c 	bl	8000f10 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e187      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001626:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1f0      	bne.n	8001614 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0308 	and.w	r3, r3, #8
 800163a:	2b00      	cmp	r3, #0
 800163c:	d036      	beq.n	80016ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d016      	beq.n	8001674 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <HAL_RCC_OscConfig+0x248>)
 8001648:	2201      	movs	r2, #1
 800164a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800164c:	f7ff fc60 	bl	8000f10 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001654:	f7ff fc5c 	bl	8000f10 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e167      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001666:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <HAL_RCC_OscConfig+0x240>)
 8001668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f0      	beq.n	8001654 <HAL_RCC_OscConfig+0x200>
 8001672:	e01b      	b.n	80016ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001674:	4b09      	ldr	r3, [pc, #36]	@ (800169c <HAL_RCC_OscConfig+0x248>)
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800167a:	f7ff fc49 	bl	8000f10 <HAL_GetTick>
 800167e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001680:	e00e      	b.n	80016a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001682:	f7ff fc45 	bl	8000f10 <HAL_GetTick>
 8001686:	4602      	mov	r2, r0
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	2b02      	cmp	r3, #2
 800168e:	d907      	bls.n	80016a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e150      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
 8001694:	40023800 	.word	0x40023800
 8001698:	42470000 	.word	0x42470000
 800169c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016a0:	4b88      	ldr	r3, [pc, #544]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80016a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1ea      	bne.n	8001682 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 8097 	beq.w	80017e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016be:	4b81      	ldr	r3, [pc, #516]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d10f      	bne.n	80016ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	4b7d      	ldr	r3, [pc, #500]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	4a7c      	ldr	r2, [pc, #496]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016da:	4b7a      	ldr	r3, [pc, #488]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016e6:	2301      	movs	r3, #1
 80016e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ea:	4b77      	ldr	r3, [pc, #476]	@ (80018c8 <HAL_RCC_OscConfig+0x474>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d118      	bne.n	8001728 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016f6:	4b74      	ldr	r3, [pc, #464]	@ (80018c8 <HAL_RCC_OscConfig+0x474>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a73      	ldr	r2, [pc, #460]	@ (80018c8 <HAL_RCC_OscConfig+0x474>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001702:	f7ff fc05 	bl	8000f10 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170a:	f7ff fc01 	bl	8000f10 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e10c      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171c:	4b6a      	ldr	r3, [pc, #424]	@ (80018c8 <HAL_RCC_OscConfig+0x474>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d106      	bne.n	800173e <HAL_RCC_OscConfig+0x2ea>
 8001730:	4b64      	ldr	r3, [pc, #400]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001734:	4a63      	ldr	r2, [pc, #396]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	6713      	str	r3, [r2, #112]	@ 0x70
 800173c:	e01c      	b.n	8001778 <HAL_RCC_OscConfig+0x324>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	2b05      	cmp	r3, #5
 8001744:	d10c      	bne.n	8001760 <HAL_RCC_OscConfig+0x30c>
 8001746:	4b5f      	ldr	r3, [pc, #380]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800174a:	4a5e      	ldr	r2, [pc, #376]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	6713      	str	r3, [r2, #112]	@ 0x70
 8001752:	4b5c      	ldr	r3, [pc, #368]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001756:	4a5b      	ldr	r2, [pc, #364]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6713      	str	r3, [r2, #112]	@ 0x70
 800175e:	e00b      	b.n	8001778 <HAL_RCC_OscConfig+0x324>
 8001760:	4b58      	ldr	r3, [pc, #352]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001764:	4a57      	ldr	r2, [pc, #348]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001766:	f023 0301 	bic.w	r3, r3, #1
 800176a:	6713      	str	r3, [r2, #112]	@ 0x70
 800176c:	4b55      	ldr	r3, [pc, #340]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 800176e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001770:	4a54      	ldr	r2, [pc, #336]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001772:	f023 0304 	bic.w	r3, r3, #4
 8001776:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d015      	beq.n	80017ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001780:	f7ff fbc6 	bl	8000f10 <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001786:	e00a      	b.n	800179e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001788:	f7ff fbc2 	bl	8000f10 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001796:	4293      	cmp	r3, r2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e0cb      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179e:	4b49      	ldr	r3, [pc, #292]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80017a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0ee      	beq.n	8001788 <HAL_RCC_OscConfig+0x334>
 80017aa:	e014      	b.n	80017d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ac:	f7ff fbb0 	bl	8000f10 <HAL_GetTick>
 80017b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b2:	e00a      	b.n	80017ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017b4:	f7ff fbac 	bl	8000f10 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e0b5      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ca:	4b3e      	ldr	r3, [pc, #248]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80017cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1ee      	bne.n	80017b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d105      	bne.n	80017e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017dc:	4b39      	ldr	r3, [pc, #228]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	4a38      	ldr	r2, [pc, #224]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80017e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f000 80a1 	beq.w	8001934 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017f2:	4b34      	ldr	r3, [pc, #208]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f003 030c 	and.w	r3, r3, #12
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d05c      	beq.n	80018b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d141      	bne.n	800188a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001806:	4b31      	ldr	r3, [pc, #196]	@ (80018cc <HAL_RCC_OscConfig+0x478>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180c:	f7ff fb80 	bl	8000f10 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001814:	f7ff fb7c 	bl	8000f10 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e087      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001826:	4b27      	ldr	r3, [pc, #156]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69da      	ldr	r2, [r3, #28]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6a1b      	ldr	r3, [r3, #32]
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001840:	019b      	lsls	r3, r3, #6
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001848:	085b      	lsrs	r3, r3, #1
 800184a:	3b01      	subs	r3, #1
 800184c:	041b      	lsls	r3, r3, #16
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001854:	061b      	lsls	r3, r3, #24
 8001856:	491b      	ldr	r1, [pc, #108]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 8001858:	4313      	orrs	r3, r2
 800185a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800185c:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <HAL_RCC_OscConfig+0x478>)
 800185e:	2201      	movs	r2, #1
 8001860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001862:	f7ff fb55 	bl	8000f10 <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001868:	e008      	b.n	800187c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800186a:	f7ff fb51 	bl	8000f10 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e05c      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d0f0      	beq.n	800186a <HAL_RCC_OscConfig+0x416>
 8001888:	e054      	b.n	8001934 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800188a:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <HAL_RCC_OscConfig+0x478>)
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001890:	f7ff fb3e 	bl	8000f10 <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001898:	f7ff fb3a 	bl	8000f10 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e045      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_RCC_OscConfig+0x470>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d1f0      	bne.n	8001898 <HAL_RCC_OscConfig+0x444>
 80018b6:	e03d      	b.n	8001934 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d107      	bne.n	80018d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e038      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40007000 	.word	0x40007000
 80018cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001940 <HAL_RCC_OscConfig+0x4ec>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d028      	beq.n	8001930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d121      	bne.n	8001930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d11a      	bne.n	8001930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001900:	4013      	ands	r3, r2
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001906:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001908:	4293      	cmp	r3, r2
 800190a:	d111      	bne.n	8001930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001916:	085b      	lsrs	r3, r3, #1
 8001918:	3b01      	subs	r3, #1
 800191a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800191c:	429a      	cmp	r2, r3
 800191e:	d107      	bne.n	8001930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800192a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800192c:	429a      	cmp	r2, r3
 800192e:	d001      	beq.n	8001934 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800

08001944 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d101      	bne.n	8001958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e0cc      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001958:	4b68      	ldr	r3, [pc, #416]	@ (8001afc <HAL_RCC_ClockConfig+0x1b8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d90c      	bls.n	8001980 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001966:	4b65      	ldr	r3, [pc, #404]	@ (8001afc <HAL_RCC_ClockConfig+0x1b8>)
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800196e:	4b63      	ldr	r3, [pc, #396]	@ (8001afc <HAL_RCC_ClockConfig+0x1b8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	683a      	ldr	r2, [r7, #0]
 8001978:	429a      	cmp	r2, r3
 800197a:	d001      	beq.n	8001980 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e0b8      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	2b00      	cmp	r3, #0
 8001996:	d005      	beq.n	80019a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001998:	4b59      	ldr	r3, [pc, #356]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	4a58      	ldr	r2, [pc, #352]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 800199e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d005      	beq.n	80019bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019b0:	4b53      	ldr	r3, [pc, #332]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	4a52      	ldr	r2, [pc, #328]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019bc:	4b50      	ldr	r3, [pc, #320]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	494d      	ldr	r1, [pc, #308]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d044      	beq.n	8001a64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d107      	bne.n	80019f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e2:	4b47      	ldr	r3, [pc, #284]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d119      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e07f      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d003      	beq.n	8001a02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	d107      	bne.n	8001a12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a02:	4b3f      	ldr	r3, [pc, #252]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d109      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e06f      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a12:	4b3b      	ldr	r3, [pc, #236]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e067      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a22:	4b37      	ldr	r3, [pc, #220]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f023 0203 	bic.w	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	4934      	ldr	r1, [pc, #208]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a34:	f7ff fa6c 	bl	8000f10 <HAL_GetTick>
 8001a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3a:	e00a      	b.n	8001a52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a3c:	f7ff fa68 	bl	8000f10 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e04f      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a52:	4b2b      	ldr	r3, [pc, #172]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 020c 	and.w	r2, r3, #12
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d1eb      	bne.n	8001a3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a64:	4b25      	ldr	r3, [pc, #148]	@ (8001afc <HAL_RCC_ClockConfig+0x1b8>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d20c      	bcs.n	8001a8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a72:	4b22      	ldr	r3, [pc, #136]	@ (8001afc <HAL_RCC_ClockConfig+0x1b8>)
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a7a:	4b20      	ldr	r3, [pc, #128]	@ (8001afc <HAL_RCC_ClockConfig+0x1b8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d001      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e032      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d008      	beq.n	8001aaa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a98:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	4916      	ldr	r1, [pc, #88]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0308 	and.w	r3, r3, #8
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d009      	beq.n	8001aca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	490e      	ldr	r1, [pc, #56]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001aca:	f000 f821 	bl	8001b10 <HAL_RCC_GetSysClockFreq>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	091b      	lsrs	r3, r3, #4
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	490a      	ldr	r1, [pc, #40]	@ (8001b04 <HAL_RCC_ClockConfig+0x1c0>)
 8001adc:	5ccb      	ldrb	r3, [r1, r3]
 8001ade:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae2:	4a09      	ldr	r2, [pc, #36]	@ (8001b08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe ffe6 	bl	8000abc <HAL_InitTick>

  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023c00 	.word	0x40023c00
 8001b00:	40023800 	.word	0x40023800
 8001b04:	080069ac 	.word	0x080069ac
 8001b08:	20000000 	.word	0x20000000
 8001b0c:	20000004 	.word	0x20000004

08001b10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b14:	b090      	sub	sp, #64	@ 0x40
 8001b16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001b24:	2300      	movs	r3, #0
 8001b26:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b28:	4b59      	ldr	r3, [pc, #356]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 030c 	and.w	r3, r3, #12
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d00d      	beq.n	8001b50 <HAL_RCC_GetSysClockFreq+0x40>
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	f200 80a1 	bhi.w	8001c7c <HAL_RCC_GetSysClockFreq+0x16c>
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <HAL_RCC_GetSysClockFreq+0x34>
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	d003      	beq.n	8001b4a <HAL_RCC_GetSysClockFreq+0x3a>
 8001b42:	e09b      	b.n	8001c7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b44:	4b53      	ldr	r3, [pc, #332]	@ (8001c94 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b48:	e09b      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b4a:	4b53      	ldr	r3, [pc, #332]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b4e:	e098      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b50:	4b4f      	ldr	r3, [pc, #316]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b5a:	4b4d      	ldr	r3, [pc, #308]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d028      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b66:	4b4a      	ldr	r3, [pc, #296]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	099b      	lsrs	r3, r3, #6
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	623b      	str	r3, [r7, #32]
 8001b70:	627a      	str	r2, [r7, #36]	@ 0x24
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4b47      	ldr	r3, [pc, #284]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b7c:	fb03 f201 	mul.w	r2, r3, r1
 8001b80:	2300      	movs	r3, #0
 8001b82:	fb00 f303 	mul.w	r3, r0, r3
 8001b86:	4413      	add	r3, r2
 8001b88:	4a43      	ldr	r2, [pc, #268]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b8a:	fba0 1202 	umull	r1, r2, r0, r2
 8001b8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b90:	460a      	mov	r2, r1
 8001b92:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b96:	4413      	add	r3, r2
 8001b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	61bb      	str	r3, [r7, #24]
 8001ba0:	61fa      	str	r2, [r7, #28]
 8001ba2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ba6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001baa:	f7fe fb61 	bl	8000270 <__aeabi_uldivmod>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bb6:	e053      	b.n	8001c60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bb8:	4b35      	ldr	r3, [pc, #212]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	099b      	lsrs	r3, r3, #6
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	617a      	str	r2, [r7, #20]
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001bca:	f04f 0b00 	mov.w	fp, #0
 8001bce:	4652      	mov	r2, sl
 8001bd0:	465b      	mov	r3, fp
 8001bd2:	f04f 0000 	mov.w	r0, #0
 8001bd6:	f04f 0100 	mov.w	r1, #0
 8001bda:	0159      	lsls	r1, r3, #5
 8001bdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001be0:	0150      	lsls	r0, r2, #5
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	ebb2 080a 	subs.w	r8, r2, sl
 8001bea:	eb63 090b 	sbc.w	r9, r3, fp
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001bfa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001bfe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c02:	ebb2 0408 	subs.w	r4, r2, r8
 8001c06:	eb63 0509 	sbc.w	r5, r3, r9
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	00eb      	lsls	r3, r5, #3
 8001c14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c18:	00e2      	lsls	r2, r4, #3
 8001c1a:	4614      	mov	r4, r2
 8001c1c:	461d      	mov	r5, r3
 8001c1e:	eb14 030a 	adds.w	r3, r4, sl
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	eb45 030b 	adc.w	r3, r5, fp
 8001c28:	607b      	str	r3, [r7, #4]
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	f04f 0300 	mov.w	r3, #0
 8001c32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c36:	4629      	mov	r1, r5
 8001c38:	028b      	lsls	r3, r1, #10
 8001c3a:	4621      	mov	r1, r4
 8001c3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c40:	4621      	mov	r1, r4
 8001c42:	028a      	lsls	r2, r1, #10
 8001c44:	4610      	mov	r0, r2
 8001c46:	4619      	mov	r1, r3
 8001c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	60fa      	str	r2, [r7, #12]
 8001c50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c54:	f7fe fb0c 	bl	8000270 <__aeabi_uldivmod>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	0c1b      	lsrs	r3, r3, #16
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001c70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c7a:	e002      	b.n	8001c82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c7c:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3740      	adds	r7, #64	@ 0x40
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800
 8001c94:	00f42400 	.word	0x00f42400
 8001c98:	017d7840 	.word	0x017d7840

08001c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	@ (8001cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cb8:	f7ff fff0 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0a9b      	lsrs	r3, r3, #10
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4903      	ldr	r1, [pc, #12]	@ (8001cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	080069bc 	.word	0x080069bc

08001cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ce0:	f7ff ffdc 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	0b5b      	lsrs	r3, r3, #13
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	4903      	ldr	r1, [pc, #12]	@ (8001d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	080069bc 	.word	0x080069bc

08001d04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	220f      	movs	r2, #15
 8001d12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d14:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <HAL_RCC_GetClockConfig+0x5c>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0203 	and.w	r2, r3, #3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d20:	4b0f      	ldr	r3, [pc, #60]	@ (8001d60 <HAL_RCC_GetClockConfig+0x5c>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <HAL_RCC_GetClockConfig+0x5c>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d38:	4b09      	ldr	r3, [pc, #36]	@ (8001d60 <HAL_RCC_GetClockConfig+0x5c>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	08db      	lsrs	r3, r3, #3
 8001d3e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d46:	4b07      	ldr	r3, [pc, #28]	@ (8001d64 <HAL_RCC_GetClockConfig+0x60>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0207 	and.w	r2, r3, #7
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	601a      	str	r2, [r3, #0]
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40023c00 	.word	0x40023c00

08001d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e041      	b.n	8001dfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d106      	bne.n	8001d94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f839 	bl	8001e06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2202      	movs	r2, #2
 8001d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3304      	adds	r3, #4
 8001da4:	4619      	mov	r1, r3
 8001da6:	4610      	mov	r0, r2
 8001da8:	f000 f9c0 	bl	800212c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
	...

08001e1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d001      	beq.n	8001e34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e04e      	b.n	8001ed2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68da      	ldr	r2, [r3, #12]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0201 	orr.w	r2, r2, #1
 8001e4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a23      	ldr	r2, [pc, #140]	@ (8001ee0 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d022      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e5e:	d01d      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee4 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d018      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ee8 <HAL_TIM_Base_Start_IT+0xcc>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d013      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <HAL_TIM_Base_Start_IT+0xd0>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00e      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a1b      	ldr	r2, [pc, #108]	@ (8001ef0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d009      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ef4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d004      	beq.n	8001e9c <HAL_TIM_Base_Start_IT+0x80>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a18      	ldr	r2, [pc, #96]	@ (8001ef8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d111      	bne.n	8001ec0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2b06      	cmp	r3, #6
 8001eac:	d010      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f042 0201 	orr.w	r2, r2, #1
 8001ebc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ebe:	e007      	b.n	8001ed0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f042 0201 	orr.w	r2, r2, #1
 8001ece:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40010000 	.word	0x40010000
 8001ee4:	40000400 	.word	0x40000400
 8001ee8:	40000800 	.word	0x40000800
 8001eec:	40000c00 	.word	0x40000c00
 8001ef0:	40010400 	.word	0x40010400
 8001ef4:	40014000 	.word	0x40014000
 8001ef8:	40001800 	.word	0x40001800

08001efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d020      	beq.n	8001f60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f003 0302 	and.w	r3, r3, #2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d01b      	beq.n	8001f60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f06f 0202 	mvn.w	r2, #2
 8001f30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	f003 0303 	and.w	r3, r3, #3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 f8d2 	bl	80020f0 <HAL_TIM_IC_CaptureCallback>
 8001f4c:	e005      	b.n	8001f5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f8c4 	bl	80020dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f000 f8d5 	bl	8002104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d020      	beq.n	8001fac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d01b      	beq.n	8001fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f06f 0204 	mvn.w	r2, #4
 8001f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2202      	movs	r2, #2
 8001f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 f8ac 	bl	80020f0 <HAL_TIM_IC_CaptureCallback>
 8001f98:	e005      	b.n	8001fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f89e 	bl	80020dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 f8af 	bl	8002104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d020      	beq.n	8001ff8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f003 0308 	and.w	r3, r3, #8
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d01b      	beq.n	8001ff8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f06f 0208 	mvn.w	r2, #8
 8001fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2204      	movs	r2, #4
 8001fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f886 	bl	80020f0 <HAL_TIM_IC_CaptureCallback>
 8001fe4:	e005      	b.n	8001ff2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f878 	bl	80020dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 f889 	bl	8002104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d020      	beq.n	8002044 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f003 0310 	and.w	r3, r3, #16
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01b      	beq.n	8002044 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0210 	mvn.w	r2, #16
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2208      	movs	r2, #8
 800201a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f860 	bl	80020f0 <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f852 	bl	80020dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f863 	bl	8002104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00c      	beq.n	8002068 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	2b00      	cmp	r3, #0
 8002056:	d007      	beq.n	8002068 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f06f 0201 	mvn.w	r2, #1
 8002060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7fe fce6 	bl	8000a34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00c      	beq.n	800208c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002078:	2b00      	cmp	r3, #0
 800207a:	d007      	beq.n	800208c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f906 	bl	8002298 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00c      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800209c:	2b00      	cmp	r3, #0
 800209e:	d007      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80020a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f834 	bl	8002118 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	f003 0320 	and.w	r3, r3, #32
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00c      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f003 0320 	and.w	r3, r3, #32
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d007      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f06f 0220 	mvn.w	r2, #32
 80020cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f8d8 	bl	8002284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020d4:	bf00      	nop
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a46      	ldr	r2, [pc, #280]	@ (8002258 <TIM_Base_SetConfig+0x12c>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d013      	beq.n	800216c <TIM_Base_SetConfig+0x40>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800214a:	d00f      	beq.n	800216c <TIM_Base_SetConfig+0x40>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a43      	ldr	r2, [pc, #268]	@ (800225c <TIM_Base_SetConfig+0x130>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d00b      	beq.n	800216c <TIM_Base_SetConfig+0x40>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a42      	ldr	r2, [pc, #264]	@ (8002260 <TIM_Base_SetConfig+0x134>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d007      	beq.n	800216c <TIM_Base_SetConfig+0x40>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a41      	ldr	r2, [pc, #260]	@ (8002264 <TIM_Base_SetConfig+0x138>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d003      	beq.n	800216c <TIM_Base_SetConfig+0x40>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a40      	ldr	r2, [pc, #256]	@ (8002268 <TIM_Base_SetConfig+0x13c>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d108      	bne.n	800217e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	68fa      	ldr	r2, [r7, #12]
 800217a:	4313      	orrs	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a35      	ldr	r2, [pc, #212]	@ (8002258 <TIM_Base_SetConfig+0x12c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d02b      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800218c:	d027      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a32      	ldr	r2, [pc, #200]	@ (800225c <TIM_Base_SetConfig+0x130>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d023      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a31      	ldr	r2, [pc, #196]	@ (8002260 <TIM_Base_SetConfig+0x134>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d01f      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a30      	ldr	r2, [pc, #192]	@ (8002264 <TIM_Base_SetConfig+0x138>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d01b      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a2f      	ldr	r2, [pc, #188]	@ (8002268 <TIM_Base_SetConfig+0x13c>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d017      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a2e      	ldr	r2, [pc, #184]	@ (800226c <TIM_Base_SetConfig+0x140>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d013      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002270 <TIM_Base_SetConfig+0x144>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d00f      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002274 <TIM_Base_SetConfig+0x148>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d00b      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a2b      	ldr	r2, [pc, #172]	@ (8002278 <TIM_Base_SetConfig+0x14c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d007      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a2a      	ldr	r2, [pc, #168]	@ (800227c <TIM_Base_SetConfig+0x150>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d003      	beq.n	80021de <TIM_Base_SetConfig+0xb2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a29      	ldr	r2, [pc, #164]	@ (8002280 <TIM_Base_SetConfig+0x154>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d108      	bne.n	80021f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a10      	ldr	r2, [pc, #64]	@ (8002258 <TIM_Base_SetConfig+0x12c>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d003      	beq.n	8002224 <TIM_Base_SetConfig+0xf8>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a12      	ldr	r2, [pc, #72]	@ (8002268 <TIM_Base_SetConfig+0x13c>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d103      	bne.n	800222c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b01      	cmp	r3, #1
 800223c:	d105      	bne.n	800224a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	f023 0201 	bic.w	r2, r3, #1
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	611a      	str	r2, [r3, #16]
  }
}
 800224a:	bf00      	nop
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40010000 	.word	0x40010000
 800225c:	40000400 	.word	0x40000400
 8002260:	40000800 	.word	0x40000800
 8002264:	40000c00 	.word	0x40000c00
 8002268:	40010400 	.word	0x40010400
 800226c:	40014000 	.word	0x40014000
 8002270:	40014400 	.word	0x40014400
 8002274:	40014800 	.word	0x40014800
 8002278:	40001800 	.word	0x40001800
 800227c:	40001c00 	.word	0x40001c00
 8002280:	40002000 	.word	0x40002000

08002284 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e042      	b.n	8002344 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d106      	bne.n	80022d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7fe fd74 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2224      	movs	r2, #36	@ 0x24
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80022ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 f973 	bl	80025dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002304:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	695a      	ldr	r2, [r3, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002314:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68da      	ldr	r2, [r3, #12]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002324:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	@ 0x28
 8002350:	af02      	add	r7, sp, #8
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	603b      	str	r3, [r7, #0]
 8002358:	4613      	mov	r3, r2
 800235a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002366:	b2db      	uxtb	r3, r3
 8002368:	2b20      	cmp	r3, #32
 800236a:	d175      	bne.n	8002458 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <HAL_UART_Transmit+0x2c>
 8002372:	88fb      	ldrh	r3, [r7, #6]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d101      	bne.n	800237c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e06e      	b.n	800245a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2221      	movs	r2, #33	@ 0x21
 8002386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800238a:	f7fe fdc1 	bl	8000f10 <HAL_GetTick>
 800238e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	88fa      	ldrh	r2, [r7, #6]
 8002394:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	88fa      	ldrh	r2, [r7, #6]
 800239a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023a4:	d108      	bne.n	80023b8 <HAL_UART_Transmit+0x6c>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d104      	bne.n	80023b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	61bb      	str	r3, [r7, #24]
 80023b6:	e003      	b.n	80023c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023c0:	e02e      	b.n	8002420 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	2200      	movs	r2, #0
 80023ca:	2180      	movs	r1, #128	@ 0x80
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 f848 	bl	8002462 <UART_WaitOnFlagUntilTimeout>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d005      	beq.n	80023e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e03a      	b.n	800245a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d10b      	bne.n	8002402 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	3302      	adds	r3, #2
 80023fe:	61bb      	str	r3, [r7, #24]
 8002400:	e007      	b.n	8002412 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	3301      	adds	r3, #1
 8002410:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002424:	b29b      	uxth	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1cb      	bne.n	80023c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	2200      	movs	r2, #0
 8002432:	2140      	movs	r1, #64	@ 0x40
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f814 	bl	8002462 <UART_WaitOnFlagUntilTimeout>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2220      	movs	r2, #32
 8002444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e006      	b.n	800245a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	e000      	b.n	800245a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002458:	2302      	movs	r3, #2
  }
}
 800245a:	4618      	mov	r0, r3
 800245c:	3720      	adds	r7, #32
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002472:	e03b      	b.n	80024ec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002474:	6a3b      	ldr	r3, [r7, #32]
 8002476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247a:	d037      	beq.n	80024ec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800247c:	f7fe fd48 	bl	8000f10 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	6a3a      	ldr	r2, [r7, #32]
 8002488:	429a      	cmp	r2, r3
 800248a:	d302      	bcc.n	8002492 <UART_WaitOnFlagUntilTimeout+0x30>
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e03a      	b.n	800250c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d023      	beq.n	80024ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b80      	cmp	r3, #128	@ 0x80
 80024a8:	d020      	beq.n	80024ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2b40      	cmp	r3, #64	@ 0x40
 80024ae:	d01d      	beq.n	80024ec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d116      	bne.n	80024ec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	617b      	str	r3, [r7, #20]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f000 f81d 	bl	8002514 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2208      	movs	r2, #8
 80024de:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e00f      	b.n	800250c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4013      	ands	r3, r2
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	461a      	mov	r2, r3
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	429a      	cmp	r2, r3
 8002508:	d0b4      	beq.n	8002474 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002514:	b480      	push	{r7}
 8002516:	b095      	sub	sp, #84	@ 0x54
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	330c      	adds	r3, #12
 8002522:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002526:	e853 3f00 	ldrex	r3, [r3]
 800252a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800252c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800252e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	330c      	adds	r3, #12
 800253a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800253c:	643a      	str	r2, [r7, #64]	@ 0x40
 800253e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002540:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002542:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002544:	e841 2300 	strex	r3, r2, [r1]
 8002548:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800254a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1e5      	bne.n	800251c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	3314      	adds	r3, #20
 8002556:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	e853 3f00 	ldrex	r3, [r3]
 800255e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	3314      	adds	r3, #20
 800256e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002570:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002572:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002574:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002576:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002578:	e841 2300 	strex	r3, r2, [r1]
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1e5      	bne.n	8002550 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	2b01      	cmp	r3, #1
 800258a:	d119      	bne.n	80025c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	330c      	adds	r3, #12
 8002592:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	e853 3f00 	ldrex	r3, [r3]
 800259a:	60bb      	str	r3, [r7, #8]
   return(result);
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	f023 0310 	bic.w	r3, r3, #16
 80025a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	330c      	adds	r3, #12
 80025aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80025ac:	61ba      	str	r2, [r7, #24]
 80025ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025b0:	6979      	ldr	r1, [r7, #20]
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	e841 2300 	strex	r3, r2, [r1]
 80025b8:	613b      	str	r3, [r7, #16]
   return(result);
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1e5      	bne.n	800258c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2220      	movs	r2, #32
 80025c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80025ce:	bf00      	nop
 80025d0:	3754      	adds	r7, #84	@ 0x54
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
	...

080025dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025e0:	b0c0      	sub	sp, #256	@ 0x100
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80025f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f8:	68d9      	ldr	r1, [r3, #12]
 80025fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	ea40 0301 	orr.w	r3, r0, r1
 8002604:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	431a      	orrs	r2, r3
 8002614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	431a      	orrs	r2, r3
 800261c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	4313      	orrs	r3, r2
 8002624:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002634:	f021 010c 	bic.w	r1, r1, #12
 8002638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002642:	430b      	orrs	r3, r1
 8002644:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002656:	6999      	ldr	r1, [r3, #24]
 8002658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	ea40 0301 	orr.w	r3, r0, r1
 8002662:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	4b8f      	ldr	r3, [pc, #572]	@ (80028a8 <UART_SetConfig+0x2cc>)
 800266c:	429a      	cmp	r2, r3
 800266e:	d005      	beq.n	800267c <UART_SetConfig+0xa0>
 8002670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	4b8d      	ldr	r3, [pc, #564]	@ (80028ac <UART_SetConfig+0x2d0>)
 8002678:	429a      	cmp	r2, r3
 800267a:	d104      	bne.n	8002686 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800267c:	f7ff fb2e 	bl	8001cdc <HAL_RCC_GetPCLK2Freq>
 8002680:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002684:	e003      	b.n	800268e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002686:	f7ff fb15 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 800268a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800268e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002698:	f040 810c 	bne.w	80028b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800269c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026a0:	2200      	movs	r2, #0
 80026a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80026a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80026aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80026ae:	4622      	mov	r2, r4
 80026b0:	462b      	mov	r3, r5
 80026b2:	1891      	adds	r1, r2, r2
 80026b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80026b6:	415b      	adcs	r3, r3
 80026b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80026be:	4621      	mov	r1, r4
 80026c0:	eb12 0801 	adds.w	r8, r2, r1
 80026c4:	4629      	mov	r1, r5
 80026c6:	eb43 0901 	adc.w	r9, r3, r1
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	f04f 0300 	mov.w	r3, #0
 80026d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026de:	4690      	mov	r8, r2
 80026e0:	4699      	mov	r9, r3
 80026e2:	4623      	mov	r3, r4
 80026e4:	eb18 0303 	adds.w	r3, r8, r3
 80026e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80026ec:	462b      	mov	r3, r5
 80026ee:	eb49 0303 	adc.w	r3, r9, r3
 80026f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80026f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002702:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002706:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800270a:	460b      	mov	r3, r1
 800270c:	18db      	adds	r3, r3, r3
 800270e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002710:	4613      	mov	r3, r2
 8002712:	eb42 0303 	adc.w	r3, r2, r3
 8002716:	657b      	str	r3, [r7, #84]	@ 0x54
 8002718:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800271c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002720:	f7fd fda6 	bl	8000270 <__aeabi_uldivmod>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4b61      	ldr	r3, [pc, #388]	@ (80028b0 <UART_SetConfig+0x2d4>)
 800272a:	fba3 2302 	umull	r2, r3, r3, r2
 800272e:	095b      	lsrs	r3, r3, #5
 8002730:	011c      	lsls	r4, r3, #4
 8002732:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002736:	2200      	movs	r2, #0
 8002738:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800273c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002740:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002744:	4642      	mov	r2, r8
 8002746:	464b      	mov	r3, r9
 8002748:	1891      	adds	r1, r2, r2
 800274a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800274c:	415b      	adcs	r3, r3
 800274e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002750:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002754:	4641      	mov	r1, r8
 8002756:	eb12 0a01 	adds.w	sl, r2, r1
 800275a:	4649      	mov	r1, r9
 800275c:	eb43 0b01 	adc.w	fp, r3, r1
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800276c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002770:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002774:	4692      	mov	sl, r2
 8002776:	469b      	mov	fp, r3
 8002778:	4643      	mov	r3, r8
 800277a:	eb1a 0303 	adds.w	r3, sl, r3
 800277e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002782:	464b      	mov	r3, r9
 8002784:	eb4b 0303 	adc.w	r3, fp, r3
 8002788:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800278c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002798:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800279c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80027a0:	460b      	mov	r3, r1
 80027a2:	18db      	adds	r3, r3, r3
 80027a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80027a6:	4613      	mov	r3, r2
 80027a8:	eb42 0303 	adc.w	r3, r2, r3
 80027ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80027ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80027b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80027b6:	f7fd fd5b 	bl	8000270 <__aeabi_uldivmod>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4611      	mov	r1, r2
 80027c0:	4b3b      	ldr	r3, [pc, #236]	@ (80028b0 <UART_SetConfig+0x2d4>)
 80027c2:	fba3 2301 	umull	r2, r3, r3, r1
 80027c6:	095b      	lsrs	r3, r3, #5
 80027c8:	2264      	movs	r2, #100	@ 0x64
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	1acb      	subs	r3, r1, r3
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80027d6:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <UART_SetConfig+0x2d4>)
 80027d8:	fba3 2302 	umull	r2, r3, r3, r2
 80027dc:	095b      	lsrs	r3, r3, #5
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80027e4:	441c      	add	r4, r3
 80027e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027ea:	2200      	movs	r2, #0
 80027ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027f0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80027f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80027f8:	4642      	mov	r2, r8
 80027fa:	464b      	mov	r3, r9
 80027fc:	1891      	adds	r1, r2, r2
 80027fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002800:	415b      	adcs	r3, r3
 8002802:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002804:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002808:	4641      	mov	r1, r8
 800280a:	1851      	adds	r1, r2, r1
 800280c:	6339      	str	r1, [r7, #48]	@ 0x30
 800280e:	4649      	mov	r1, r9
 8002810:	414b      	adcs	r3, r1
 8002812:	637b      	str	r3, [r7, #52]	@ 0x34
 8002814:	f04f 0200 	mov.w	r2, #0
 8002818:	f04f 0300 	mov.w	r3, #0
 800281c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002820:	4659      	mov	r1, fp
 8002822:	00cb      	lsls	r3, r1, #3
 8002824:	4651      	mov	r1, sl
 8002826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800282a:	4651      	mov	r1, sl
 800282c:	00ca      	lsls	r2, r1, #3
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	4603      	mov	r3, r0
 8002834:	4642      	mov	r2, r8
 8002836:	189b      	adds	r3, r3, r2
 8002838:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800283c:	464b      	mov	r3, r9
 800283e:	460a      	mov	r2, r1
 8002840:	eb42 0303 	adc.w	r3, r2, r3
 8002844:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002854:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002858:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800285c:	460b      	mov	r3, r1
 800285e:	18db      	adds	r3, r3, r3
 8002860:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002862:	4613      	mov	r3, r2
 8002864:	eb42 0303 	adc.w	r3, r2, r3
 8002868:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800286a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800286e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002872:	f7fd fcfd 	bl	8000270 <__aeabi_uldivmod>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4b0d      	ldr	r3, [pc, #52]	@ (80028b0 <UART_SetConfig+0x2d4>)
 800287c:	fba3 1302 	umull	r1, r3, r3, r2
 8002880:	095b      	lsrs	r3, r3, #5
 8002882:	2164      	movs	r1, #100	@ 0x64
 8002884:	fb01 f303 	mul.w	r3, r1, r3
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	3332      	adds	r3, #50	@ 0x32
 800288e:	4a08      	ldr	r2, [pc, #32]	@ (80028b0 <UART_SetConfig+0x2d4>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	f003 0207 	and.w	r2, r3, #7
 800289a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4422      	add	r2, r4
 80028a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028a4:	e106      	b.n	8002ab4 <UART_SetConfig+0x4d8>
 80028a6:	bf00      	nop
 80028a8:	40011000 	.word	0x40011000
 80028ac:	40011400 	.word	0x40011400
 80028b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028b8:	2200      	movs	r2, #0
 80028ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80028be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80028c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80028c6:	4642      	mov	r2, r8
 80028c8:	464b      	mov	r3, r9
 80028ca:	1891      	adds	r1, r2, r2
 80028cc:	6239      	str	r1, [r7, #32]
 80028ce:	415b      	adcs	r3, r3
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028d6:	4641      	mov	r1, r8
 80028d8:	1854      	adds	r4, r2, r1
 80028da:	4649      	mov	r1, r9
 80028dc:	eb43 0501 	adc.w	r5, r3, r1
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	00eb      	lsls	r3, r5, #3
 80028ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028ee:	00e2      	lsls	r2, r4, #3
 80028f0:	4614      	mov	r4, r2
 80028f2:	461d      	mov	r5, r3
 80028f4:	4643      	mov	r3, r8
 80028f6:	18e3      	adds	r3, r4, r3
 80028f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80028fc:	464b      	mov	r3, r9
 80028fe:	eb45 0303 	adc.w	r3, r5, r3
 8002902:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002912:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002922:	4629      	mov	r1, r5
 8002924:	008b      	lsls	r3, r1, #2
 8002926:	4621      	mov	r1, r4
 8002928:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800292c:	4621      	mov	r1, r4
 800292e:	008a      	lsls	r2, r1, #2
 8002930:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002934:	f7fd fc9c 	bl	8000270 <__aeabi_uldivmod>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	4b60      	ldr	r3, [pc, #384]	@ (8002ac0 <UART_SetConfig+0x4e4>)
 800293e:	fba3 2302 	umull	r2, r3, r3, r2
 8002942:	095b      	lsrs	r3, r3, #5
 8002944:	011c      	lsls	r4, r3, #4
 8002946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800294a:	2200      	movs	r2, #0
 800294c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002950:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002954:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002958:	4642      	mov	r2, r8
 800295a:	464b      	mov	r3, r9
 800295c:	1891      	adds	r1, r2, r2
 800295e:	61b9      	str	r1, [r7, #24]
 8002960:	415b      	adcs	r3, r3
 8002962:	61fb      	str	r3, [r7, #28]
 8002964:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002968:	4641      	mov	r1, r8
 800296a:	1851      	adds	r1, r2, r1
 800296c:	6139      	str	r1, [r7, #16]
 800296e:	4649      	mov	r1, r9
 8002970:	414b      	adcs	r3, r1
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002980:	4659      	mov	r1, fp
 8002982:	00cb      	lsls	r3, r1, #3
 8002984:	4651      	mov	r1, sl
 8002986:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800298a:	4651      	mov	r1, sl
 800298c:	00ca      	lsls	r2, r1, #3
 800298e:	4610      	mov	r0, r2
 8002990:	4619      	mov	r1, r3
 8002992:	4603      	mov	r3, r0
 8002994:	4642      	mov	r2, r8
 8002996:	189b      	adds	r3, r3, r2
 8002998:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800299c:	464b      	mov	r3, r9
 800299e:	460a      	mov	r2, r1
 80029a0:	eb42 0303 	adc.w	r3, r2, r3
 80029a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80029a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	f04f 0300 	mov.w	r3, #0
 80029bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80029c0:	4649      	mov	r1, r9
 80029c2:	008b      	lsls	r3, r1, #2
 80029c4:	4641      	mov	r1, r8
 80029c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029ca:	4641      	mov	r1, r8
 80029cc:	008a      	lsls	r2, r1, #2
 80029ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80029d2:	f7fd fc4d 	bl	8000270 <__aeabi_uldivmod>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4611      	mov	r1, r2
 80029dc:	4b38      	ldr	r3, [pc, #224]	@ (8002ac0 <UART_SetConfig+0x4e4>)
 80029de:	fba3 2301 	umull	r2, r3, r3, r1
 80029e2:	095b      	lsrs	r3, r3, #5
 80029e4:	2264      	movs	r2, #100	@ 0x64
 80029e6:	fb02 f303 	mul.w	r3, r2, r3
 80029ea:	1acb      	subs	r3, r1, r3
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	3332      	adds	r3, #50	@ 0x32
 80029f0:	4a33      	ldr	r2, [pc, #204]	@ (8002ac0 <UART_SetConfig+0x4e4>)
 80029f2:	fba2 2303 	umull	r2, r3, r2, r3
 80029f6:	095b      	lsrs	r3, r3, #5
 80029f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029fc:	441c      	add	r4, r3
 80029fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a02:	2200      	movs	r2, #0
 8002a04:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a06:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002a0c:	4642      	mov	r2, r8
 8002a0e:	464b      	mov	r3, r9
 8002a10:	1891      	adds	r1, r2, r2
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	415b      	adcs	r3, r3
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a1c:	4641      	mov	r1, r8
 8002a1e:	1851      	adds	r1, r2, r1
 8002a20:	6039      	str	r1, [r7, #0]
 8002a22:	4649      	mov	r1, r9
 8002a24:	414b      	adcs	r3, r1
 8002a26:	607b      	str	r3, [r7, #4]
 8002a28:	f04f 0200 	mov.w	r2, #0
 8002a2c:	f04f 0300 	mov.w	r3, #0
 8002a30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a34:	4659      	mov	r1, fp
 8002a36:	00cb      	lsls	r3, r1, #3
 8002a38:	4651      	mov	r1, sl
 8002a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a3e:	4651      	mov	r1, sl
 8002a40:	00ca      	lsls	r2, r1, #3
 8002a42:	4610      	mov	r0, r2
 8002a44:	4619      	mov	r1, r3
 8002a46:	4603      	mov	r3, r0
 8002a48:	4642      	mov	r2, r8
 8002a4a:	189b      	adds	r3, r3, r2
 8002a4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a4e:	464b      	mov	r3, r9
 8002a50:	460a      	mov	r2, r1
 8002a52:	eb42 0303 	adc.w	r3, r2, r3
 8002a56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a62:	667a      	str	r2, [r7, #100]	@ 0x64
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	f04f 0300 	mov.w	r3, #0
 8002a6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002a70:	4649      	mov	r1, r9
 8002a72:	008b      	lsls	r3, r1, #2
 8002a74:	4641      	mov	r1, r8
 8002a76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a7a:	4641      	mov	r1, r8
 8002a7c:	008a      	lsls	r2, r1, #2
 8002a7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002a82:	f7fd fbf5 	bl	8000270 <__aeabi_uldivmod>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <UART_SetConfig+0x4e4>)
 8002a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a90:	095b      	lsrs	r3, r3, #5
 8002a92:	2164      	movs	r1, #100	@ 0x64
 8002a94:	fb01 f303 	mul.w	r3, r1, r3
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	3332      	adds	r3, #50	@ 0x32
 8002a9e:	4a08      	ldr	r2, [pc, #32]	@ (8002ac0 <UART_SetConfig+0x4e4>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	095b      	lsrs	r3, r3, #5
 8002aa6:	f003 020f 	and.w	r2, r3, #15
 8002aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4422      	add	r2, r4
 8002ab2:	609a      	str	r2, [r3, #8]
}
 8002ab4:	bf00      	nop
 8002ab6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002aba:	46bd      	mov	sp, r7
 8002abc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ac0:	51eb851f 	.word	0x51eb851f

08002ac4 <__NVIC_SetPriority>:
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	6039      	str	r1, [r7, #0]
 8002ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	db0a      	blt.n	8002aee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	490c      	ldr	r1, [pc, #48]	@ (8002b10 <__NVIC_SetPriority+0x4c>)
 8002ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae2:	0112      	lsls	r2, r2, #4
 8002ae4:	b2d2      	uxtb	r2, r2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002aec:	e00a      	b.n	8002b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	4908      	ldr	r1, [pc, #32]	@ (8002b14 <__NVIC_SetPriority+0x50>)
 8002af4:	79fb      	ldrb	r3, [r7, #7]
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	3b04      	subs	r3, #4
 8002afc:	0112      	lsls	r2, r2, #4
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	440b      	add	r3, r1
 8002b02:	761a      	strb	r2, [r3, #24]
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	e000e100 	.word	0xe000e100
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002b1c:	4b05      	ldr	r3, [pc, #20]	@ (8002b34 <SysTick_Handler+0x1c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002b20:	f001 fe44 	bl	80047ac <xTaskGetSchedulerState>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d001      	beq.n	8002b2e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002b2a:	f002 fc3d 	bl	80053a8 <xPortSysTickHandler>
  }
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	e000e010 	.word	0xe000e010

08002b38 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	f06f 0004 	mvn.w	r0, #4
 8002b42:	f7ff ffbf 	bl	8002ac4 <__NVIC_SetPriority>
#endif
}
 8002b46:	bf00      	nop
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b52:	f3ef 8305 	mrs	r3, IPSR
 8002b56:	603b      	str	r3, [r7, #0]
  return(result);
 8002b58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002b5e:	f06f 0305 	mvn.w	r3, #5
 8002b62:	607b      	str	r3, [r7, #4]
 8002b64:	e00c      	b.n	8002b80 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002b66:	4b0a      	ldr	r3, [pc, #40]	@ (8002b90 <osKernelInitialize+0x44>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d105      	bne.n	8002b7a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002b6e:	4b08      	ldr	r3, [pc, #32]	@ (8002b90 <osKernelInitialize+0x44>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	607b      	str	r3, [r7, #4]
 8002b78:	e002      	b.n	8002b80 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b80:	687b      	ldr	r3, [r7, #4]
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	2000012c 	.word	0x2000012c

08002b94 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b9a:	f3ef 8305 	mrs	r3, IPSR
 8002b9e:	603b      	str	r3, [r7, #0]
  return(result);
 8002ba0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <osKernelStart+0x1a>
    stat = osErrorISR;
 8002ba6:	f06f 0305 	mvn.w	r3, #5
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	e010      	b.n	8002bd0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002bae:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <osKernelStart+0x48>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d109      	bne.n	8002bca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002bb6:	f7ff ffbf 	bl	8002b38 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002bba:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <osKernelStart+0x48>)
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002bc0:	f001 f990 	bl	8003ee4 <vTaskStartScheduler>
      stat = osOK;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	607b      	str	r3, [r7, #4]
 8002bc8:	e002      	b.n	8002bd0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002bca:	f04f 33ff 	mov.w	r3, #4294967295
 8002bce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002bd0:	687b      	ldr	r3, [r7, #4]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	2000012c 	.word	0x2000012c

08002be0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08e      	sub	sp, #56	@ 0x38
 8002be4:	af04      	add	r7, sp, #16
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bf0:	f3ef 8305 	mrs	r3, IPSR
 8002bf4:	617b      	str	r3, [r7, #20]
  return(result);
 8002bf6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d17e      	bne.n	8002cfa <osThreadNew+0x11a>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d07b      	beq.n	8002cfa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002c02:	2380      	movs	r3, #128	@ 0x80
 8002c04:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002c06:	2318      	movs	r3, #24
 8002c08:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c12:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d045      	beq.n	8002ca6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d002      	beq.n	8002c28 <osThreadNew+0x48>
        name = attr->name;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <osThreadNew+0x6e>
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	2b38      	cmp	r3, #56	@ 0x38
 8002c40:	d805      	bhi.n	8002c4e <osThreadNew+0x6e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <osThreadNew+0x72>
        return (NULL);
 8002c4e:	2300      	movs	r3, #0
 8002c50:	e054      	b.n	8002cfc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	089b      	lsrs	r3, r3, #2
 8002c60:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00e      	beq.n	8002c88 <osThreadNew+0xa8>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	2ba7      	cmp	r3, #167	@ 0xa7
 8002c70:	d90a      	bls.n	8002c88 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d006      	beq.n	8002c88 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d002      	beq.n	8002c88 <osThreadNew+0xa8>
        mem = 1;
 8002c82:	2301      	movs	r3, #1
 8002c84:	61bb      	str	r3, [r7, #24]
 8002c86:	e010      	b.n	8002caa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10c      	bne.n	8002caa <osThreadNew+0xca>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d108      	bne.n	8002caa <osThreadNew+0xca>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d104      	bne.n	8002caa <osThreadNew+0xca>
          mem = 0;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	e001      	b.n	8002caa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d110      	bne.n	8002cd2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002cb8:	9202      	str	r2, [sp, #8]
 8002cba:	9301      	str	r3, [sp, #4]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	6a3a      	ldr	r2, [r7, #32]
 8002cc4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 ff18 	bl	8003afc <xTaskCreateStatic>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	613b      	str	r3, [r7, #16]
 8002cd0:	e013      	b.n	8002cfa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d110      	bne.n	8002cfa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002cd8:	6a3b      	ldr	r3, [r7, #32]
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	f107 0310 	add.w	r3, r7, #16
 8002ce0:	9301      	str	r3, [sp, #4]
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 ff66 	bl	8003bbc <xTaskCreate>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d001      	beq.n	8002cfa <osThreadNew+0x11a>
            hTask = NULL;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002cfa:	693b      	ldr	r3, [r7, #16]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3728      	adds	r7, #40	@ 0x28
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	@ 0x28
 8002d08:	af02      	add	r7, sp, #8
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d14:	f3ef 8305 	mrs	r3, IPSR
 8002d18:	613b      	str	r3, [r7, #16]
  return(result);
 8002d1a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d15f      	bne.n	8002de0 <osMessageQueueNew+0xdc>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d05c      	beq.n	8002de0 <osMessageQueueNew+0xdc>
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d059      	beq.n	8002de0 <osMessageQueueNew+0xdc>
    mem = -1;
 8002d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d30:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d029      	beq.n	8002d8c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d012      	beq.n	8002d66 <osMessageQueueNew+0x62>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	2b4f      	cmp	r3, #79	@ 0x4f
 8002d46:	d90e      	bls.n	8002d66 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00a      	beq.n	8002d66 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	695a      	ldr	r2, [r3, #20]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	68b9      	ldr	r1, [r7, #8]
 8002d58:	fb01 f303 	mul.w	r3, r1, r3
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d302      	bcc.n	8002d66 <osMessageQueueNew+0x62>
        mem = 1;
 8002d60:	2301      	movs	r3, #1
 8002d62:	61bb      	str	r3, [r7, #24]
 8002d64:	e014      	b.n	8002d90 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d110      	bne.n	8002d90 <osMessageQueueNew+0x8c>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10c      	bne.n	8002d90 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d108      	bne.n	8002d90 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d104      	bne.n	8002d90 <osMessageQueueNew+0x8c>
          mem = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	61bb      	str	r3, [r7, #24]
 8002d8a:	e001      	b.n	8002d90 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d10b      	bne.n	8002dae <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	691a      	ldr	r2, [r3, #16]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	2100      	movs	r1, #0
 8002da0:	9100      	str	r1, [sp, #0]
 8002da2:	68b9      	ldr	r1, [r7, #8]
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f973 	bl	8003090 <xQueueGenericCreateStatic>
 8002daa:	61f8      	str	r0, [r7, #28]
 8002dac:	e008      	b.n	8002dc0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d105      	bne.n	8002dc0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8002db4:	2200      	movs	r2, #0
 8002db6:	68b9      	ldr	r1, [r7, #8]
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 f9e6 	bl	800318a <xQueueGenericCreate>
 8002dbe:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00c      	beq.n	8002de0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <osMessageQueueNew+0xd0>
        name = attr->name;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	e001      	b.n	8002dd8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8002dd8:	6979      	ldr	r1, [r7, #20]
 8002dda:	69f8      	ldr	r0, [r7, #28]
 8002ddc:	f000 fe0a 	bl	80039f4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002de0:	69fb      	ldr	r3, [r7, #28]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3720      	adds	r7, #32
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4a07      	ldr	r2, [pc, #28]	@ (8002e18 <vApplicationGetIdleTaskMemory+0x2c>)
 8002dfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	4a06      	ldr	r2, [pc, #24]	@ (8002e1c <vApplicationGetIdleTaskMemory+0x30>)
 8002e02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2280      	movs	r2, #128	@ 0x80
 8002e08:	601a      	str	r2, [r3, #0]
}
 8002e0a:	bf00      	nop
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20000130 	.word	0x20000130
 8002e1c:	200001d8 	.word	0x200001d8

08002e20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a07      	ldr	r2, [pc, #28]	@ (8002e4c <vApplicationGetTimerTaskMemory+0x2c>)
 8002e30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	4a06      	ldr	r2, [pc, #24]	@ (8002e50 <vApplicationGetTimerTaskMemory+0x30>)
 8002e36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e3e:	601a      	str	r2, [r3, #0]
}
 8002e40:	bf00      	nop
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	200003d8 	.word	0x200003d8
 8002e50:	20000480 	.word	0x20000480

08002e54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f103 0208 	add.w	r2, r3, #8
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f04f 32ff 	mov.w	r2, #4294967295
 8002e6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f103 0208 	add.w	r2, r3, #8
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f103 0208 	add.w	r2, r3, #8
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b085      	sub	sp, #20
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	601a      	str	r2, [r3, #0]
}
 8002eea:	bf00      	nop
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b085      	sub	sp, #20
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0c:	d103      	bne.n	8002f16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	e00c      	b.n	8002f30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3308      	adds	r3, #8
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	e002      	b.n	8002f24 <vListInsert+0x2e>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d2f6      	bcs.n	8002f1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	601a      	str	r2, [r3, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6892      	ldr	r2, [r2, #8]
 8002f7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6852      	ldr	r2, [r2, #4]
 8002f88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d103      	bne.n	8002f9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	1e5a      	subs	r2, r3, #1
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10b      	bne.n	8002fe8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002fe2:	bf00      	nop
 8002fe4:	bf00      	nop
 8002fe6:	e7fd      	b.n	8002fe4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002fe8:	f002 f94e 	bl	8005288 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff4:	68f9      	ldr	r1, [r7, #12]
 8002ff6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002ff8:	fb01 f303 	mul.w	r3, r1, r3
 8002ffc:	441a      	add	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003018:	3b01      	subs	r3, #1
 800301a:	68f9      	ldr	r1, [r7, #12]
 800301c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800301e:	fb01 f303 	mul.w	r3, r1, r3
 8003022:	441a      	add	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	22ff      	movs	r2, #255	@ 0xff
 800302c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	22ff      	movs	r2, #255	@ 0xff
 8003034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d114      	bne.n	8003068 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d01a      	beq.n	800307c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	3310      	adds	r3, #16
 800304a:	4618      	mov	r0, r3
 800304c:	f001 f9e8 	bl	8004420 <xTaskRemoveFromEventList>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d012      	beq.n	800307c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003056:	4b0d      	ldr	r3, [pc, #52]	@ (800308c <xQueueGenericReset+0xd0>)
 8003058:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	f3bf 8f4f 	dsb	sy
 8003062:	f3bf 8f6f 	isb	sy
 8003066:	e009      	b.n	800307c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	3310      	adds	r3, #16
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff fef1 	bl	8002e54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	3324      	adds	r3, #36	@ 0x24
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff feec 	bl	8002e54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800307c:	f002 f936 	bl	80052ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003080:	2301      	movs	r3, #1
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	e000ed04 	.word	0xe000ed04

08003090 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08e      	sub	sp, #56	@ 0x38
 8003094:	af02      	add	r7, sp, #8
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
 800309c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10b      	bne.n	80030bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80030a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030a8:	f383 8811 	msr	BASEPRI, r3
 80030ac:	f3bf 8f6f 	isb	sy
 80030b0:	f3bf 8f4f 	dsb	sy
 80030b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80030b6:	bf00      	nop
 80030b8:	bf00      	nop
 80030ba:	e7fd      	b.n	80030b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10b      	bne.n	80030da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80030c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c6:	f383 8811 	msr	BASEPRI, r3
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80030d4:	bf00      	nop
 80030d6:	bf00      	nop
 80030d8:	e7fd      	b.n	80030d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <xQueueGenericCreateStatic+0x56>
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <xQueueGenericCreateStatic+0x5a>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <xQueueGenericCreateStatic+0x5c>
 80030ea:	2300      	movs	r3, #0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10b      	bne.n	8003108 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80030f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030f4:	f383 8811 	msr	BASEPRI, r3
 80030f8:	f3bf 8f6f 	isb	sy
 80030fc:	f3bf 8f4f 	dsb	sy
 8003100:	623b      	str	r3, [r7, #32]
}
 8003102:	bf00      	nop
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d102      	bne.n	8003114 <xQueueGenericCreateStatic+0x84>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <xQueueGenericCreateStatic+0x88>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <xQueueGenericCreateStatic+0x8a>
 8003118:	2300      	movs	r3, #0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10b      	bne.n	8003136 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800311e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003122:	f383 8811 	msr	BASEPRI, r3
 8003126:	f3bf 8f6f 	isb	sy
 800312a:	f3bf 8f4f 	dsb	sy
 800312e:	61fb      	str	r3, [r7, #28]
}
 8003130:	bf00      	nop
 8003132:	bf00      	nop
 8003134:	e7fd      	b.n	8003132 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003136:	2350      	movs	r3, #80	@ 0x50
 8003138:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	2b50      	cmp	r3, #80	@ 0x50
 800313e:	d00b      	beq.n	8003158 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003144:	f383 8811 	msr	BASEPRI, r3
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	61bb      	str	r3, [r7, #24]
}
 8003152:	bf00      	nop
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003158:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800315e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00d      	beq.n	8003180 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800316c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003172:	9300      	str	r3, [sp, #0]
 8003174:	4613      	mov	r3, r2
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 f840 	bl	8003200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003182:	4618      	mov	r0, r3
 8003184:	3730      	adds	r7, #48	@ 0x30
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800318a:	b580      	push	{r7, lr}
 800318c:	b08a      	sub	sp, #40	@ 0x28
 800318e:	af02      	add	r7, sp, #8
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	4613      	mov	r3, r2
 8003196:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10b      	bne.n	80031b6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800319e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
 80031ae:	613b      	str	r3, [r7, #16]
}
 80031b0:	bf00      	nop
 80031b2:	bf00      	nop
 80031b4:	e7fd      	b.n	80031b2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	fb02 f303 	mul.w	r3, r2, r3
 80031be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	3350      	adds	r3, #80	@ 0x50
 80031c4:	4618      	mov	r0, r3
 80031c6:	f002 f981 	bl	80054cc <pvPortMalloc>
 80031ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d011      	beq.n	80031f6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	3350      	adds	r3, #80	@ 0x50
 80031da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80031e4:	79fa      	ldrb	r2, [r7, #7]
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	4613      	mov	r3, r2
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f000 f805 	bl	8003200 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80031f6:	69bb      	ldr	r3, [r7, #24]
	}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3720      	adds	r7, #32
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
 800320c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d103      	bne.n	800321c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	e002      	b.n	8003222 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800322e:	2101      	movs	r1, #1
 8003230:	69b8      	ldr	r0, [r7, #24]
 8003232:	f7ff fec3 	bl	8002fbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800323e:	bf00      	nop
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
	...

08003248 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08e      	sub	sp, #56	@ 0x38
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003256:	2300      	movs	r3, #0
 8003258:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800325e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10b      	bne.n	800327c <xQueueGenericSend+0x34>
	__asm volatile
 8003264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003268:	f383 8811 	msr	BASEPRI, r3
 800326c:	f3bf 8f6f 	isb	sy
 8003270:	f3bf 8f4f 	dsb	sy
 8003274:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003276:	bf00      	nop
 8003278:	bf00      	nop
 800327a:	e7fd      	b.n	8003278 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d103      	bne.n	800328a <xQueueGenericSend+0x42>
 8003282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <xQueueGenericSend+0x46>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <xQueueGenericSend+0x48>
 800328e:	2300      	movs	r3, #0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10b      	bne.n	80032ac <xQueueGenericSend+0x64>
	__asm volatile
 8003294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80032a6:	bf00      	nop
 80032a8:	bf00      	nop
 80032aa:	e7fd      	b.n	80032a8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d103      	bne.n	80032ba <xQueueGenericSend+0x72>
 80032b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <xQueueGenericSend+0x76>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <xQueueGenericSend+0x78>
 80032be:	2300      	movs	r3, #0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10b      	bne.n	80032dc <xQueueGenericSend+0x94>
	__asm volatile
 80032c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c8:	f383 8811 	msr	BASEPRI, r3
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	f3bf 8f4f 	dsb	sy
 80032d4:	623b      	str	r3, [r7, #32]
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	e7fd      	b.n	80032d8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032dc:	f001 fa66 	bl	80047ac <xTaskGetSchedulerState>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d102      	bne.n	80032ec <xQueueGenericSend+0xa4>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <xQueueGenericSend+0xa8>
 80032ec:	2301      	movs	r3, #1
 80032ee:	e000      	b.n	80032f2 <xQueueGenericSend+0xaa>
 80032f0:	2300      	movs	r3, #0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10b      	bne.n	800330e <xQueueGenericSend+0xc6>
	__asm volatile
 80032f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032fa:	f383 8811 	msr	BASEPRI, r3
 80032fe:	f3bf 8f6f 	isb	sy
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	61fb      	str	r3, [r7, #28]
}
 8003308:	bf00      	nop
 800330a:	bf00      	nop
 800330c:	e7fd      	b.n	800330a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800330e:	f001 ffbb 	bl	8005288 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800331a:	429a      	cmp	r2, r3
 800331c:	d302      	bcc.n	8003324 <xQueueGenericSend+0xdc>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2b02      	cmp	r3, #2
 8003322:	d129      	bne.n	8003378 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	68b9      	ldr	r1, [r7, #8]
 8003328:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800332a:	f000 fa52 	bl	80037d2 <prvCopyDataToQueue>
 800332e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	2b00      	cmp	r3, #0
 8003336:	d010      	beq.n	800335a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333a:	3324      	adds	r3, #36	@ 0x24
 800333c:	4618      	mov	r0, r3
 800333e:	f001 f86f 	bl	8004420 <xTaskRemoveFromEventList>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d013      	beq.n	8003370 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003348:	4b3f      	ldr	r3, [pc, #252]	@ (8003448 <xQueueGenericSend+0x200>)
 800334a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	f3bf 8f4f 	dsb	sy
 8003354:	f3bf 8f6f 	isb	sy
 8003358:	e00a      	b.n	8003370 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800335a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003360:	4b39      	ldr	r3, [pc, #228]	@ (8003448 <xQueueGenericSend+0x200>)
 8003362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003370:	f001 ffbc 	bl	80052ec <vPortExitCritical>
				return pdPASS;
 8003374:	2301      	movs	r3, #1
 8003376:	e063      	b.n	8003440 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d103      	bne.n	8003386 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800337e:	f001 ffb5 	bl	80052ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003382:	2300      	movs	r3, #0
 8003384:	e05c      	b.n	8003440 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003388:	2b00      	cmp	r3, #0
 800338a:	d106      	bne.n	800339a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800338c:	f107 0314 	add.w	r3, r7, #20
 8003390:	4618      	mov	r0, r3
 8003392:	f001 f8a9 	bl	80044e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003396:	2301      	movs	r3, #1
 8003398:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800339a:	f001 ffa7 	bl	80052ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800339e:	f000 fe11 	bl	8003fc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80033a2:	f001 ff71 	bl	8005288 <vPortEnterCritical>
 80033a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033ac:	b25b      	sxtb	r3, r3
 80033ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b2:	d103      	bne.n	80033bc <xQueueGenericSend+0x174>
 80033b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033c2:	b25b      	sxtb	r3, r3
 80033c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c8:	d103      	bne.n	80033d2 <xQueueGenericSend+0x18a>
 80033ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033d2:	f001 ff8b 	bl	80052ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033d6:	1d3a      	adds	r2, r7, #4
 80033d8:	f107 0314 	add.w	r3, r7, #20
 80033dc:	4611      	mov	r1, r2
 80033de:	4618      	mov	r0, r3
 80033e0:	f001 f898 	bl	8004514 <xTaskCheckForTimeOut>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d124      	bne.n	8003434 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80033ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80033ec:	f000 fae9 	bl	80039c2 <prvIsQueueFull>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d018      	beq.n	8003428 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80033f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f8:	3310      	adds	r3, #16
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	4611      	mov	r1, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 ffbc 	bl	800437c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003406:	f000 fa74 	bl	80038f2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800340a:	f000 fde9 	bl	8003fe0 <xTaskResumeAll>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	f47f af7c 	bne.w	800330e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003416:	4b0c      	ldr	r3, [pc, #48]	@ (8003448 <xQueueGenericSend+0x200>)
 8003418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	f3bf 8f4f 	dsb	sy
 8003422:	f3bf 8f6f 	isb	sy
 8003426:	e772      	b.n	800330e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003428:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800342a:	f000 fa62 	bl	80038f2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800342e:	f000 fdd7 	bl	8003fe0 <xTaskResumeAll>
 8003432:	e76c      	b.n	800330e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003434:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003436:	f000 fa5c 	bl	80038f2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800343a:	f000 fdd1 	bl	8003fe0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800343e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003440:	4618      	mov	r0, r3
 8003442:	3738      	adds	r7, #56	@ 0x38
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	e000ed04 	.word	0xe000ed04

0800344c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b090      	sub	sp, #64	@ 0x40
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800345e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10b      	bne.n	800347c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003468:	f383 8811 	msr	BASEPRI, r3
 800346c:	f3bf 8f6f 	isb	sy
 8003470:	f3bf 8f4f 	dsb	sy
 8003474:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003476:	bf00      	nop
 8003478:	bf00      	nop
 800347a:	e7fd      	b.n	8003478 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d103      	bne.n	800348a <xQueueGenericSendFromISR+0x3e>
 8003482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <xQueueGenericSendFromISR+0x42>
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <xQueueGenericSendFromISR+0x44>
 800348e:	2300      	movs	r3, #0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10b      	bne.n	80034ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003498:	f383 8811 	msr	BASEPRI, r3
 800349c:	f3bf 8f6f 	isb	sy
 80034a0:	f3bf 8f4f 	dsb	sy
 80034a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80034a6:	bf00      	nop
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d103      	bne.n	80034ba <xQueueGenericSendFromISR+0x6e>
 80034b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d101      	bne.n	80034be <xQueueGenericSendFromISR+0x72>
 80034ba:	2301      	movs	r3, #1
 80034bc:	e000      	b.n	80034c0 <xQueueGenericSendFromISR+0x74>
 80034be:	2300      	movs	r3, #0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10b      	bne.n	80034dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80034c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034c8:	f383 8811 	msr	BASEPRI, r3
 80034cc:	f3bf 8f6f 	isb	sy
 80034d0:	f3bf 8f4f 	dsb	sy
 80034d4:	623b      	str	r3, [r7, #32]
}
 80034d6:	bf00      	nop
 80034d8:	bf00      	nop
 80034da:	e7fd      	b.n	80034d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80034dc:	f001 ffb4 	bl	8005448 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80034e0:	f3ef 8211 	mrs	r2, BASEPRI
 80034e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	61fa      	str	r2, [r7, #28]
 80034f6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80034f8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80034fa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003504:	429a      	cmp	r2, r3
 8003506:	d302      	bcc.n	800350e <xQueueGenericSendFromISR+0xc2>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d12f      	bne.n	800356e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800350e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003510:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003514:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800351a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	68b9      	ldr	r1, [r7, #8]
 8003522:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003524:	f000 f955 	bl	80037d2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003528:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003530:	d112      	bne.n	8003558 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	2b00      	cmp	r3, #0
 8003538:	d016      	beq.n	8003568 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800353a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800353c:	3324      	adds	r3, #36	@ 0x24
 800353e:	4618      	mov	r0, r3
 8003540:	f000 ff6e 	bl	8004420 <xTaskRemoveFromEventList>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00e      	beq.n	8003568 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00b      	beq.n	8003568 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	e007      	b.n	8003568 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003558:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800355c:	3301      	adds	r3, #1
 800355e:	b2db      	uxtb	r3, r3
 8003560:	b25a      	sxtb	r2, r3
 8003562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003568:	2301      	movs	r3, #1
 800356a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800356c:	e001      	b.n	8003572 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800356e:	2300      	movs	r3, #0
 8003570:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003574:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800357c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800357e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003580:	4618      	mov	r0, r3
 8003582:	3740      	adds	r7, #64	@ 0x40
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08c      	sub	sp, #48	@ 0x30
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003594:	2300      	movs	r3, #0
 8003596:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800359c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10b      	bne.n	80035ba <xQueueReceive+0x32>
	__asm volatile
 80035a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a6:	f383 8811 	msr	BASEPRI, r3
 80035aa:	f3bf 8f6f 	isb	sy
 80035ae:	f3bf 8f4f 	dsb	sy
 80035b2:	623b      	str	r3, [r7, #32]
}
 80035b4:	bf00      	nop
 80035b6:	bf00      	nop
 80035b8:	e7fd      	b.n	80035b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d103      	bne.n	80035c8 <xQueueReceive+0x40>
 80035c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <xQueueReceive+0x44>
 80035c8:	2301      	movs	r3, #1
 80035ca:	e000      	b.n	80035ce <xQueueReceive+0x46>
 80035cc:	2300      	movs	r3, #0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10b      	bne.n	80035ea <xQueueReceive+0x62>
	__asm volatile
 80035d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d6:	f383 8811 	msr	BASEPRI, r3
 80035da:	f3bf 8f6f 	isb	sy
 80035de:	f3bf 8f4f 	dsb	sy
 80035e2:	61fb      	str	r3, [r7, #28]
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	e7fd      	b.n	80035e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80035ea:	f001 f8df 	bl	80047ac <xTaskGetSchedulerState>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d102      	bne.n	80035fa <xQueueReceive+0x72>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <xQueueReceive+0x76>
 80035fa:	2301      	movs	r3, #1
 80035fc:	e000      	b.n	8003600 <xQueueReceive+0x78>
 80035fe:	2300      	movs	r3, #0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10b      	bne.n	800361c <xQueueReceive+0x94>
	__asm volatile
 8003604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003608:	f383 8811 	msr	BASEPRI, r3
 800360c:	f3bf 8f6f 	isb	sy
 8003610:	f3bf 8f4f 	dsb	sy
 8003614:	61bb      	str	r3, [r7, #24]
}
 8003616:	bf00      	nop
 8003618:	bf00      	nop
 800361a:	e7fd      	b.n	8003618 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800361c:	f001 fe34 	bl	8005288 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003624:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01f      	beq.n	800366c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003630:	f000 f939 	bl	80038a6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003636:	1e5a      	subs	r2, r3, #1
 8003638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800363a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800363c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00f      	beq.n	8003664 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003646:	3310      	adds	r3, #16
 8003648:	4618      	mov	r0, r3
 800364a:	f000 fee9 	bl	8004420 <xTaskRemoveFromEventList>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d007      	beq.n	8003664 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003654:	4b3c      	ldr	r3, [pc, #240]	@ (8003748 <xQueueReceive+0x1c0>)
 8003656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	f3bf 8f4f 	dsb	sy
 8003660:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003664:	f001 fe42 	bl	80052ec <vPortExitCritical>
				return pdPASS;
 8003668:	2301      	movs	r3, #1
 800366a:	e069      	b.n	8003740 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d103      	bne.n	800367a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003672:	f001 fe3b 	bl	80052ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003676:	2300      	movs	r3, #0
 8003678:	e062      	b.n	8003740 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800367a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800367c:	2b00      	cmp	r3, #0
 800367e:	d106      	bne.n	800368e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003680:	f107 0310 	add.w	r3, r7, #16
 8003684:	4618      	mov	r0, r3
 8003686:	f000 ff2f 	bl	80044e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800368a:	2301      	movs	r3, #1
 800368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800368e:	f001 fe2d 	bl	80052ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003692:	f000 fc97 	bl	8003fc4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003696:	f001 fdf7 	bl	8005288 <vPortEnterCritical>
 800369a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800369c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80036a0:	b25b      	sxtb	r3, r3
 80036a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a6:	d103      	bne.n	80036b0 <xQueueReceive+0x128>
 80036a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036b6:	b25b      	sxtb	r3, r3
 80036b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036bc:	d103      	bne.n	80036c6 <xQueueReceive+0x13e>
 80036be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036c6:	f001 fe11 	bl	80052ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80036ca:	1d3a      	adds	r2, r7, #4
 80036cc:	f107 0310 	add.w	r3, r7, #16
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 ff1e 	bl	8004514 <xTaskCheckForTimeOut>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d123      	bne.n	8003726 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80036e0:	f000 f959 	bl	8003996 <prvIsQueueEmpty>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d017      	beq.n	800371a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80036ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ec:	3324      	adds	r3, #36	@ 0x24
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	4611      	mov	r1, r2
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fe42 	bl	800437c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80036f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80036fa:	f000 f8fa 	bl	80038f2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80036fe:	f000 fc6f 	bl	8003fe0 <xTaskResumeAll>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d189      	bne.n	800361c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003708:	4b0f      	ldr	r3, [pc, #60]	@ (8003748 <xQueueReceive+0x1c0>)
 800370a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800370e:	601a      	str	r2, [r3, #0]
 8003710:	f3bf 8f4f 	dsb	sy
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	e780      	b.n	800361c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800371a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800371c:	f000 f8e9 	bl	80038f2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003720:	f000 fc5e 	bl	8003fe0 <xTaskResumeAll>
 8003724:	e77a      	b.n	800361c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003728:	f000 f8e3 	bl	80038f2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800372c:	f000 fc58 	bl	8003fe0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003732:	f000 f930 	bl	8003996 <prvIsQueueEmpty>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	f43f af6f 	beq.w	800361c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800373e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003740:	4618      	mov	r0, r3
 8003742:	3730      	adds	r7, #48	@ 0x30
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	e000ed04 	.word	0xe000ed04

0800374c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10b      	bne.n	8003772 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800375a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800375e:	f383 8811 	msr	BASEPRI, r3
 8003762:	f3bf 8f6f 	isb	sy
 8003766:	f3bf 8f4f 	dsb	sy
 800376a:	60bb      	str	r3, [r7, #8]
}
 800376c:	bf00      	nop
 800376e:	bf00      	nop
 8003770:	e7fd      	b.n	800376e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8003772:	f001 fd89 	bl	8005288 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800377c:	f001 fdb6 	bl	80052ec <vPortExitCritical>

	return uxReturn;
 8003780:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800378a:	b580      	push	{r7, lr}
 800378c:	b086      	sub	sp, #24
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10b      	bne.n	80037b4 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800379c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a0:	f383 8811 	msr	BASEPRI, r3
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	f3bf 8f4f 	dsb	sy
 80037ac:	60fb      	str	r3, [r7, #12]
}
 80037ae:	bf00      	nop
 80037b0:	bf00      	nop
 80037b2:	e7fd      	b.n	80037b0 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 80037b4:	f001 fd68 	bl	8005288 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80037c4:	f001 fd92 	bl	80052ec <vPortExitCritical>

	return uxReturn;
 80037c8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80037ca:	4618      	mov	r0, r3
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b086      	sub	sp, #24
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	60f8      	str	r0, [r7, #12]
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10d      	bne.n	800380c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d14d      	bne.n	8003894 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 fff3 	bl	80047e8 <xTaskPriorityDisinherit>
 8003802:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
 800380a:	e043      	b.n	8003894 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d119      	bne.n	8003846 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6858      	ldr	r0, [r3, #4]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	461a      	mov	r2, r3
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	f002 fa34 	bl	8005c8a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	685a      	ldr	r2, [r3, #4]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382a:	441a      	add	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	429a      	cmp	r2, r3
 800383a:	d32b      	bcc.n	8003894 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	605a      	str	r2, [r3, #4]
 8003844:	e026      	b.n	8003894 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	68d8      	ldr	r0, [r3, #12]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384e:	461a      	mov	r2, r3
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	f002 fa1a 	bl	8005c8a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	425b      	negs	r3, r3
 8003860:	441a      	add	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d207      	bcs.n	8003882 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	425b      	negs	r3, r3
 800387c:	441a      	add	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d105      	bne.n	8003894 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	3b01      	subs	r3, #1
 8003892:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1c5a      	adds	r2, r3, #1
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800389c:	697b      	ldr	r3, [r7, #20]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b082      	sub	sp, #8
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d018      	beq.n	80038ea <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	441a      	add	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d303      	bcc.n	80038da <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68d9      	ldr	r1, [r3, #12]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	461a      	mov	r2, r3
 80038e4:	6838      	ldr	r0, [r7, #0]
 80038e6:	f002 f9d0 	bl	8005c8a <memcpy>
	}
}
 80038ea:	bf00      	nop
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b084      	sub	sp, #16
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038fa:	f001 fcc5 	bl	8005288 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003904:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003906:	e011      	b.n	800392c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	2b00      	cmp	r3, #0
 800390e:	d012      	beq.n	8003936 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3324      	adds	r3, #36	@ 0x24
 8003914:	4618      	mov	r0, r3
 8003916:	f000 fd83 	bl	8004420 <xTaskRemoveFromEventList>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003920:	f000 fe5c 	bl	80045dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	3b01      	subs	r3, #1
 8003928:	b2db      	uxtb	r3, r3
 800392a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800392c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003930:	2b00      	cmp	r3, #0
 8003932:	dce9      	bgt.n	8003908 <prvUnlockQueue+0x16>
 8003934:	e000      	b.n	8003938 <prvUnlockQueue+0x46>
					break;
 8003936:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	22ff      	movs	r2, #255	@ 0xff
 800393c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003940:	f001 fcd4 	bl	80052ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003944:	f001 fca0 	bl	8005288 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800394e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003950:	e011      	b.n	8003976 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d012      	beq.n	8003980 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3310      	adds	r3, #16
 800395e:	4618      	mov	r0, r3
 8003960:	f000 fd5e 	bl	8004420 <xTaskRemoveFromEventList>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800396a:	f000 fe37 	bl	80045dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800396e:	7bbb      	ldrb	r3, [r7, #14]
 8003970:	3b01      	subs	r3, #1
 8003972:	b2db      	uxtb	r3, r3
 8003974:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003976:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800397a:	2b00      	cmp	r3, #0
 800397c:	dce9      	bgt.n	8003952 <prvUnlockQueue+0x60>
 800397e:	e000      	b.n	8003982 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003980:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	22ff      	movs	r2, #255	@ 0xff
 8003986:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800398a:	f001 fcaf 	bl	80052ec <vPortExitCritical>
}
 800398e:	bf00      	nop
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b084      	sub	sp, #16
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800399e:	f001 fc73 	bl	8005288 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d102      	bne.n	80039b0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80039aa:	2301      	movs	r3, #1
 80039ac:	60fb      	str	r3, [r7, #12]
 80039ae:	e001      	b.n	80039b4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80039b0:	2300      	movs	r3, #0
 80039b2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039b4:	f001 fc9a 	bl	80052ec <vPortExitCritical>

	return xReturn;
 80039b8:	68fb      	ldr	r3, [r7, #12]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b084      	sub	sp, #16
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039ca:	f001 fc5d 	bl	8005288 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d102      	bne.n	80039e0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039da:	2301      	movs	r3, #1
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	e001      	b.n	80039e4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039e4:	f001 fc82 	bl	80052ec <vPortExitCritical>

	return xReturn;
 80039e8:	68fb      	ldr	r3, [r7, #12]
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
	...

080039f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	e014      	b.n	8003a2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003a04:	4a0f      	ldr	r2, [pc, #60]	@ (8003a44 <vQueueAddToRegistry+0x50>)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10b      	bne.n	8003a28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003a10:	490c      	ldr	r1, [pc, #48]	@ (8003a44 <vQueueAddToRegistry+0x50>)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a44 <vQueueAddToRegistry+0x50>)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	4413      	add	r3, r2
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a26:	e006      	b.n	8003a36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	60fb      	str	r3, [r7, #12]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2b07      	cmp	r3, #7
 8003a32:	d9e7      	bls.n	8003a04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	3714      	adds	r7, #20
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000880 	.word	0x20000880

08003a48 <pcQueueGetName>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	const char *pcQueueGetName( QueueHandle_t xQueue ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;
	const char *pcReturn = NULL; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 8003a50:	2300      	movs	r3, #0
 8003a52:	60bb      	str	r3, [r7, #8]

		/* Note there is nothing here to protect against another task adding or
		removing entries from the registry while it is being searched. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a54:	2300      	movs	r3, #0
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	e010      	b.n	8003a7c <pcQueueGetName+0x34>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8003a5a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a90 <pcQueueGetName+0x48>)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	4413      	add	r3, r2
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d105      	bne.n	8003a76 <pcQueueGetName+0x2e>
			{
				pcReturn = xQueueRegistry[ ux ].pcQueueName;
 8003a6a:	4a09      	ldr	r2, [pc, #36]	@ (8003a90 <pcQueueGetName+0x48>)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003a72:	60bb      	str	r3, [r7, #8]
				break;
 8003a74:	e005      	b.n	8003a82 <pcQueueGetName+0x3a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b07      	cmp	r3, #7
 8003a80:	d9eb      	bls.n	8003a5a <pcQueueGetName+0x12>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return pcReturn;
 8003a82:	68bb      	ldr	r3, [r7, #8]
	} /*lint !e818 xQueue cannot be a pointer to const because it is a typedef. */
 8003a84:	4618      	mov	r0, r3
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	20000880 	.word	0x20000880

08003a94 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003aa4:	f001 fbf0 	bl	8005288 <vPortEnterCritical>
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003aae:	b25b      	sxtb	r3, r3
 8003ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab4:	d103      	bne.n	8003abe <vQueueWaitForMessageRestricted+0x2a>
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ac4:	b25b      	sxtb	r3, r3
 8003ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aca:	d103      	bne.n	8003ad4 <vQueueWaitForMessageRestricted+0x40>
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ad4:	f001 fc0a 	bl	80052ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d106      	bne.n	8003aee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	3324      	adds	r3, #36	@ 0x24
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	68b9      	ldr	r1, [r7, #8]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 fc6d 	bl	80043c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003aee:	6978      	ldr	r0, [r7, #20]
 8003af0:	f7ff feff 	bl	80038f2 <prvUnlockQueue>
	}
 8003af4:	bf00      	nop
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b08e      	sub	sp, #56	@ 0x38
 8003b00:	af04      	add	r7, sp, #16
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
 8003b08:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10b      	bne.n	8003b28 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b14:	f383 8811 	msr	BASEPRI, r3
 8003b18:	f3bf 8f6f 	isb	sy
 8003b1c:	f3bf 8f4f 	dsb	sy
 8003b20:	623b      	str	r3, [r7, #32]
}
 8003b22:	bf00      	nop
 8003b24:	bf00      	nop
 8003b26:	e7fd      	b.n	8003b24 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10b      	bne.n	8003b46 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	61fb      	str	r3, [r7, #28]
}
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	e7fd      	b.n	8003b42 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003b46:	23a8      	movs	r3, #168	@ 0xa8
 8003b48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	2ba8      	cmp	r3, #168	@ 0xa8
 8003b4e:	d00b      	beq.n	8003b68 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b54:	f383 8811 	msr	BASEPRI, r3
 8003b58:	f3bf 8f6f 	isb	sy
 8003b5c:	f3bf 8f4f 	dsb	sy
 8003b60:	61bb      	str	r3, [r7, #24]
}
 8003b62:	bf00      	nop
 8003b64:	bf00      	nop
 8003b66:	e7fd      	b.n	8003b64 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003b68:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d01e      	beq.n	8003bae <xTaskCreateStatic+0xb2>
 8003b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d01b      	beq.n	8003bae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b78:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b7e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b88:	2300      	movs	r3, #0
 8003b8a:	9303      	str	r3, [sp, #12]
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8e:	9302      	str	r3, [sp, #8]
 8003b90:	f107 0314 	add.w	r3, r7, #20
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 f851 	bl	8003c48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ba6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ba8:	f000 f8f6 	bl	8003d98 <prvAddNewTaskToReadyList>
 8003bac:	e001      	b.n	8003bb2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003bb2:	697b      	ldr	r3, [r7, #20]
	}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3728      	adds	r7, #40	@ 0x28
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08c      	sub	sp, #48	@ 0x30
 8003bc0:	af04      	add	r7, sp, #16
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003bcc:	88fb      	ldrh	r3, [r7, #6]
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f001 fc7b 	bl	80054cc <pvPortMalloc>
 8003bd6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00e      	beq.n	8003bfc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003bde:	20a8      	movs	r0, #168	@ 0xa8
 8003be0:	f001 fc74 	bl	80054cc <pvPortMalloc>
 8003be4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bf2:	e005      	b.n	8003c00 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003bf4:	6978      	ldr	r0, [r7, #20]
 8003bf6:	f001 fd37 	bl	8005668 <vPortFree>
 8003bfa:	e001      	b.n	8003c00 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d017      	beq.n	8003c36 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003c0e:	88fa      	ldrh	r2, [r7, #6]
 8003c10:	2300      	movs	r3, #0
 8003c12:	9303      	str	r3, [sp, #12]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	9302      	str	r3, [sp, #8]
 8003c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c1a:	9301      	str	r3, [sp, #4]
 8003c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	68b9      	ldr	r1, [r7, #8]
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f80f 	bl	8003c48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c2a:	69f8      	ldr	r0, [r7, #28]
 8003c2c:	f000 f8b4 	bl	8003d98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003c30:	2301      	movs	r3, #1
 8003c32:	61bb      	str	r3, [r7, #24]
 8003c34:	e002      	b.n	8003c3c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003c36:	f04f 33ff 	mov.w	r3, #4294967295
 8003c3a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003c3c:	69bb      	ldr	r3, [r7, #24]
	}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3720      	adds	r7, #32
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b088      	sub	sp, #32
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	461a      	mov	r2, r3
 8003c60:	21a5      	movs	r1, #165	@ 0xa5
 8003c62:	f001 ff38 	bl	8005ad6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003c70:	3b01      	subs	r3, #1
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	f023 0307 	bic.w	r3, r3, #7
 8003c7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	f003 0307 	and.w	r3, r3, #7
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00b      	beq.n	8003ca2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c8e:	f383 8811 	msr	BASEPRI, r3
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	f3bf 8f4f 	dsb	sy
 8003c9a:	617b      	str	r3, [r7, #20]
}
 8003c9c:	bf00      	nop
 8003c9e:	bf00      	nop
 8003ca0:	e7fd      	b.n	8003c9e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01f      	beq.n	8003ce8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ca8:	2300      	movs	r3, #0
 8003caa:	61fb      	str	r3, [r7, #28]
 8003cac:	e012      	b.n	8003cd4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	7819      	ldrb	r1, [r3, #0]
 8003cb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	4413      	add	r3, r2
 8003cbc:	3334      	adds	r3, #52	@ 0x34
 8003cbe:	460a      	mov	r2, r1
 8003cc0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d006      	beq.n	8003cdc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	d9e9      	bls.n	8003cae <prvInitialiseNewTask+0x66>
 8003cda:	e000      	b.n	8003cde <prvInitialiseNewTask+0x96>
			{
				break;
 8003cdc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ce6:	e003      	b.n	8003cf0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf2:	2b37      	cmp	r3, #55	@ 0x37
 8003cf4:	d901      	bls.n	8003cfa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003cf6:	2337      	movs	r3, #55	@ 0x37
 8003cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d04:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d08:	2200      	movs	r2, #0
 8003d0a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0e:	3304      	adds	r3, #4
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff f8bf 	bl	8002e94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d18:	3318      	adds	r3, #24
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff f8ba 	bl	8002e94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d28:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d34:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d48:	3354      	adds	r3, #84	@ 0x54
 8003d4a:	224c      	movs	r2, #76	@ 0x4c
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f001 fec1 	bl	8005ad6 <memset>
 8003d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d56:	4a0d      	ldr	r2, [pc, #52]	@ (8003d8c <prvInitialiseNewTask+0x144>)
 8003d58:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8003d90 <prvInitialiseNewTask+0x148>)
 8003d5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d62:	4a0c      	ldr	r2, [pc, #48]	@ (8003d94 <prvInitialiseNewTask+0x14c>)
 8003d64:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	68f9      	ldr	r1, [r7, #12]
 8003d6a:	69b8      	ldr	r0, [r7, #24]
 8003d6c:	f001 f95a 	bl	8005024 <pxPortInitialiseStack>
 8003d70:	4602      	mov	r2, r0
 8003d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d002      	beq.n	8003d82 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d82:	bf00      	nop
 8003d84:	3720      	adds	r7, #32
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20004b14 	.word	0x20004b14
 8003d90:	20004b7c 	.word	0x20004b7c
 8003d94:	20004be4 	.word	0x20004be4

08003d98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003da0:	f001 fa72 	bl	8005288 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003da4:	4b2d      	ldr	r3, [pc, #180]	@ (8003e5c <prvAddNewTaskToReadyList+0xc4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	3301      	adds	r3, #1
 8003daa:	4a2c      	ldr	r2, [pc, #176]	@ (8003e5c <prvAddNewTaskToReadyList+0xc4>)
 8003dac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003dae:	4b2c      	ldr	r3, [pc, #176]	@ (8003e60 <prvAddNewTaskToReadyList+0xc8>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003db6:	4a2a      	ldr	r2, [pc, #168]	@ (8003e60 <prvAddNewTaskToReadyList+0xc8>)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003dbc:	4b27      	ldr	r3, [pc, #156]	@ (8003e5c <prvAddNewTaskToReadyList+0xc4>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d110      	bne.n	8003de6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003dc4:	f000 fc2e 	bl	8004624 <prvInitialiseTaskLists>
 8003dc8:	e00d      	b.n	8003de6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003dca:	4b26      	ldr	r3, [pc, #152]	@ (8003e64 <prvAddNewTaskToReadyList+0xcc>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d109      	bne.n	8003de6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003dd2:	4b23      	ldr	r3, [pc, #140]	@ (8003e60 <prvAddNewTaskToReadyList+0xc8>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d802      	bhi.n	8003de6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003de0:	4a1f      	ldr	r2, [pc, #124]	@ (8003e60 <prvAddNewTaskToReadyList+0xc8>)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003de6:	4b20      	ldr	r3, [pc, #128]	@ (8003e68 <prvAddNewTaskToReadyList+0xd0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3301      	adds	r3, #1
 8003dec:	4a1e      	ldr	r2, [pc, #120]	@ (8003e68 <prvAddNewTaskToReadyList+0xd0>)
 8003dee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003df0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e68 <prvAddNewTaskToReadyList+0xd0>)
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e6c <prvAddNewTaskToReadyList+0xd4>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d903      	bls.n	8003e0c <prvAddNewTaskToReadyList+0x74>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	4a18      	ldr	r2, [pc, #96]	@ (8003e6c <prvAddNewTaskToReadyList+0xd4>)
 8003e0a:	6013      	str	r3, [r2, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e10:	4613      	mov	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	4413      	add	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <prvAddNewTaskToReadyList+0xd8>)
 8003e1a:	441a      	add	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	3304      	adds	r3, #4
 8003e20:	4619      	mov	r1, r3
 8003e22:	4610      	mov	r0, r2
 8003e24:	f7ff f843 	bl	8002eae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e28:	f001 fa60 	bl	80052ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e64 <prvAddNewTaskToReadyList+0xcc>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00e      	beq.n	8003e52 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e34:	4b0a      	ldr	r3, [pc, #40]	@ (8003e60 <prvAddNewTaskToReadyList+0xc8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d207      	bcs.n	8003e52 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e42:	4b0c      	ldr	r3, [pc, #48]	@ (8003e74 <prvAddNewTaskToReadyList+0xdc>)
 8003e44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e48:	601a      	str	r2, [r3, #0]
 8003e4a:	f3bf 8f4f 	dsb	sy
 8003e4e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000d94 	.word	0x20000d94
 8003e60:	200008c0 	.word	0x200008c0
 8003e64:	20000da0 	.word	0x20000da0
 8003e68:	20000db0 	.word	0x20000db0
 8003e6c:	20000d9c 	.word	0x20000d9c
 8003e70:	200008c4 	.word	0x200008c4
 8003e74:	e000ed04 	.word	0xe000ed04

08003e78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003e80:	2300      	movs	r3, #0
 8003e82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d018      	beq.n	8003ebc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003e8a:	4b14      	ldr	r3, [pc, #80]	@ (8003edc <vTaskDelay+0x64>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00b      	beq.n	8003eaa <vTaskDelay+0x32>
	__asm volatile
 8003e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	60bb      	str	r3, [r7, #8]
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	e7fd      	b.n	8003ea6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003eaa:	f000 f88b 	bl	8003fc4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003eae:	2100      	movs	r1, #0
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fd09 	bl	80048c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003eb6:	f000 f893 	bl	8003fe0 <xTaskResumeAll>
 8003eba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d107      	bne.n	8003ed2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003ec2:	4b07      	ldr	r3, [pc, #28]	@ (8003ee0 <vTaskDelay+0x68>)
 8003ec4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	f3bf 8f4f 	dsb	sy
 8003ece:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ed2:	bf00      	nop
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000dbc 	.word	0x20000dbc
 8003ee0:	e000ed04 	.word	0xe000ed04

08003ee4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08a      	sub	sp, #40	@ 0x28
 8003ee8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003ef2:	463a      	mov	r2, r7
 8003ef4:	1d39      	adds	r1, r7, #4
 8003ef6:	f107 0308 	add.w	r3, r7, #8
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe ff76 	bl	8002dec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f00:	6839      	ldr	r1, [r7, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	9202      	str	r2, [sp, #8]
 8003f08:	9301      	str	r3, [sp, #4]
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	2300      	movs	r3, #0
 8003f10:	460a      	mov	r2, r1
 8003f12:	4924      	ldr	r1, [pc, #144]	@ (8003fa4 <vTaskStartScheduler+0xc0>)
 8003f14:	4824      	ldr	r0, [pc, #144]	@ (8003fa8 <vTaskStartScheduler+0xc4>)
 8003f16:	f7ff fdf1 	bl	8003afc <xTaskCreateStatic>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	4a23      	ldr	r2, [pc, #140]	@ (8003fac <vTaskStartScheduler+0xc8>)
 8003f1e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f20:	4b22      	ldr	r3, [pc, #136]	@ (8003fac <vTaskStartScheduler+0xc8>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	617b      	str	r3, [r7, #20]
 8003f2c:	e001      	b.n	8003f32 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d102      	bne.n	8003f3e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003f38:	f000 fd1a 	bl	8004970 <xTimerCreateTimerTask>
 8003f3c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d11b      	bne.n	8003f7c <vTaskStartScheduler+0x98>
	__asm volatile
 8003f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f48:	f383 8811 	msr	BASEPRI, r3
 8003f4c:	f3bf 8f6f 	isb	sy
 8003f50:	f3bf 8f4f 	dsb	sy
 8003f54:	613b      	str	r3, [r7, #16]
}
 8003f56:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003f58:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <vTaskStartScheduler+0xcc>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	3354      	adds	r3, #84	@ 0x54
 8003f5e:	4a15      	ldr	r2, [pc, #84]	@ (8003fb4 <vTaskStartScheduler+0xd0>)
 8003f60:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f62:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <vTaskStartScheduler+0xd4>)
 8003f64:	f04f 32ff 	mov.w	r2, #4294967295
 8003f68:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f6a:	4b14      	ldr	r3, [pc, #80]	@ (8003fbc <vTaskStartScheduler+0xd8>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f70:	4b13      	ldr	r3, [pc, #76]	@ (8003fc0 <vTaskStartScheduler+0xdc>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f76:	f001 f8e3 	bl	8005140 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f7a:	e00f      	b.n	8003f9c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f82:	d10b      	bne.n	8003f9c <vTaskStartScheduler+0xb8>
	__asm volatile
 8003f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f88:	f383 8811 	msr	BASEPRI, r3
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	60fb      	str	r3, [r7, #12]
}
 8003f96:	bf00      	nop
 8003f98:	bf00      	nop
 8003f9a:	e7fd      	b.n	8003f98 <vTaskStartScheduler+0xb4>
}
 8003f9c:	bf00      	nop
 8003f9e:	3718      	adds	r7, #24
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	08006934 	.word	0x08006934
 8003fa8:	080045f5 	.word	0x080045f5
 8003fac:	20000db8 	.word	0x20000db8
 8003fb0:	200008c0 	.word	0x200008c0
 8003fb4:	2000001c 	.word	0x2000001c
 8003fb8:	20000db4 	.word	0x20000db4
 8003fbc:	20000da0 	.word	0x20000da0
 8003fc0:	20000d98 	.word	0x20000d98

08003fc4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003fc8:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <vTaskSuspendAll+0x18>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	4a03      	ldr	r2, [pc, #12]	@ (8003fdc <vTaskSuspendAll+0x18>)
 8003fd0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003fd2:	bf00      	nop
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	20000dbc 	.word	0x20000dbc

08003fe0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003fea:	2300      	movs	r3, #0
 8003fec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003fee:	4b42      	ldr	r3, [pc, #264]	@ (80040f8 <xTaskResumeAll+0x118>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10b      	bne.n	800400e <xTaskResumeAll+0x2e>
	__asm volatile
 8003ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ffa:	f383 8811 	msr	BASEPRI, r3
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	f3bf 8f4f 	dsb	sy
 8004006:	603b      	str	r3, [r7, #0]
}
 8004008:	bf00      	nop
 800400a:	bf00      	nop
 800400c:	e7fd      	b.n	800400a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800400e:	f001 f93b 	bl	8005288 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004012:	4b39      	ldr	r3, [pc, #228]	@ (80040f8 <xTaskResumeAll+0x118>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3b01      	subs	r3, #1
 8004018:	4a37      	ldr	r2, [pc, #220]	@ (80040f8 <xTaskResumeAll+0x118>)
 800401a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800401c:	4b36      	ldr	r3, [pc, #216]	@ (80040f8 <xTaskResumeAll+0x118>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d162      	bne.n	80040ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004024:	4b35      	ldr	r3, [pc, #212]	@ (80040fc <xTaskResumeAll+0x11c>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d05e      	beq.n	80040ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800402c:	e02f      	b.n	800408e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800402e:	4b34      	ldr	r3, [pc, #208]	@ (8004100 <xTaskResumeAll+0x120>)
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3318      	adds	r3, #24
 800403a:	4618      	mov	r0, r3
 800403c:	f7fe ff94 	bl	8002f68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	3304      	adds	r3, #4
 8004044:	4618      	mov	r0, r3
 8004046:	f7fe ff8f 	bl	8002f68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800404e:	4b2d      	ldr	r3, [pc, #180]	@ (8004104 <xTaskResumeAll+0x124>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	429a      	cmp	r2, r3
 8004054:	d903      	bls.n	800405e <xTaskResumeAll+0x7e>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405a:	4a2a      	ldr	r2, [pc, #168]	@ (8004104 <xTaskResumeAll+0x124>)
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4a27      	ldr	r2, [pc, #156]	@ (8004108 <xTaskResumeAll+0x128>)
 800406c:	441a      	add	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3304      	adds	r3, #4
 8004072:	4619      	mov	r1, r3
 8004074:	4610      	mov	r0, r2
 8004076:	f7fe ff1a 	bl	8002eae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800407e:	4b23      	ldr	r3, [pc, #140]	@ (800410c <xTaskResumeAll+0x12c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004084:	429a      	cmp	r2, r3
 8004086:	d302      	bcc.n	800408e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004088:	4b21      	ldr	r3, [pc, #132]	@ (8004110 <xTaskResumeAll+0x130>)
 800408a:	2201      	movs	r2, #1
 800408c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800408e:	4b1c      	ldr	r3, [pc, #112]	@ (8004100 <xTaskResumeAll+0x120>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1cb      	bne.n	800402e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800409c:	f000 fb66 	bl	800476c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004114 <xTaskResumeAll+0x134>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d010      	beq.n	80040ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80040ac:	f000 f846 	bl	800413c <xTaskIncrementTick>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d002      	beq.n	80040bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80040b6:	4b16      	ldr	r3, [pc, #88]	@ (8004110 <xTaskResumeAll+0x130>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3b01      	subs	r3, #1
 80040c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1f1      	bne.n	80040ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80040c8:	4b12      	ldr	r3, [pc, #72]	@ (8004114 <xTaskResumeAll+0x134>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80040ce:	4b10      	ldr	r3, [pc, #64]	@ (8004110 <xTaskResumeAll+0x130>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d009      	beq.n	80040ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80040d6:	2301      	movs	r3, #1
 80040d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80040da:	4b0f      	ldr	r3, [pc, #60]	@ (8004118 <xTaskResumeAll+0x138>)
 80040dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040ea:	f001 f8ff 	bl	80052ec <vPortExitCritical>

	return xAlreadyYielded;
 80040ee:	68bb      	ldr	r3, [r7, #8]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	20000dbc 	.word	0x20000dbc
 80040fc:	20000d94 	.word	0x20000d94
 8004100:	20000d54 	.word	0x20000d54
 8004104:	20000d9c 	.word	0x20000d9c
 8004108:	200008c4 	.word	0x200008c4
 800410c:	200008c0 	.word	0x200008c0
 8004110:	20000da8 	.word	0x20000da8
 8004114:	20000da4 	.word	0x20000da4
 8004118:	e000ed04 	.word	0xe000ed04

0800411c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004122:	4b05      	ldr	r3, [pc, #20]	@ (8004138 <xTaskGetTickCount+0x1c>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004128:	687b      	ldr	r3, [r7, #4]
}
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	20000d98 	.word	0x20000d98

0800413c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004146:	4b4f      	ldr	r3, [pc, #316]	@ (8004284 <xTaskIncrementTick+0x148>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	f040 8090 	bne.w	8004270 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004150:	4b4d      	ldr	r3, [pc, #308]	@ (8004288 <xTaskIncrementTick+0x14c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3301      	adds	r3, #1
 8004156:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004158:	4a4b      	ldr	r2, [pc, #300]	@ (8004288 <xTaskIncrementTick+0x14c>)
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d121      	bne.n	80041a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004164:	4b49      	ldr	r3, [pc, #292]	@ (800428c <xTaskIncrementTick+0x150>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00b      	beq.n	8004186 <xTaskIncrementTick+0x4a>
	__asm volatile
 800416e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	603b      	str	r3, [r7, #0]
}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	e7fd      	b.n	8004182 <xTaskIncrementTick+0x46>
 8004186:	4b41      	ldr	r3, [pc, #260]	@ (800428c <xTaskIncrementTick+0x150>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	4b40      	ldr	r3, [pc, #256]	@ (8004290 <xTaskIncrementTick+0x154>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a3e      	ldr	r2, [pc, #248]	@ (800428c <xTaskIncrementTick+0x150>)
 8004192:	6013      	str	r3, [r2, #0]
 8004194:	4a3e      	ldr	r2, [pc, #248]	@ (8004290 <xTaskIncrementTick+0x154>)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	4b3e      	ldr	r3, [pc, #248]	@ (8004294 <xTaskIncrementTick+0x158>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3301      	adds	r3, #1
 80041a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004294 <xTaskIncrementTick+0x158>)
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	f000 fae2 	bl	800476c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80041a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004298 <xTaskIncrementTick+0x15c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d349      	bcc.n	8004246 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041b2:	4b36      	ldr	r3, [pc, #216]	@ (800428c <xTaskIncrementTick+0x150>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d104      	bne.n	80041c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041bc:	4b36      	ldr	r3, [pc, #216]	@ (8004298 <xTaskIncrementTick+0x15c>)
 80041be:	f04f 32ff 	mov.w	r2, #4294967295
 80041c2:	601a      	str	r2, [r3, #0]
					break;
 80041c4:	e03f      	b.n	8004246 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041c6:	4b31      	ldr	r3, [pc, #196]	@ (800428c <xTaskIncrementTick+0x150>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d203      	bcs.n	80041e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80041de:	4a2e      	ldr	r2, [pc, #184]	@ (8004298 <xTaskIncrementTick+0x15c>)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80041e4:	e02f      	b.n	8004246 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	3304      	adds	r3, #4
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fe febc 	bl	8002f68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d004      	beq.n	8004202 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	3318      	adds	r3, #24
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fe feb3 	bl	8002f68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004206:	4b25      	ldr	r3, [pc, #148]	@ (800429c <xTaskIncrementTick+0x160>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d903      	bls.n	8004216 <xTaskIncrementTick+0xda>
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	4a22      	ldr	r2, [pc, #136]	@ (800429c <xTaskIncrementTick+0x160>)
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800421a:	4613      	mov	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4a1f      	ldr	r2, [pc, #124]	@ (80042a0 <xTaskIncrementTick+0x164>)
 8004224:	441a      	add	r2, r3
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	3304      	adds	r3, #4
 800422a:	4619      	mov	r1, r3
 800422c:	4610      	mov	r0, r2
 800422e:	f7fe fe3e 	bl	8002eae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004236:	4b1b      	ldr	r3, [pc, #108]	@ (80042a4 <xTaskIncrementTick+0x168>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800423c:	429a      	cmp	r2, r3
 800423e:	d3b8      	bcc.n	80041b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004240:	2301      	movs	r3, #1
 8004242:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004244:	e7b5      	b.n	80041b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004246:	4b17      	ldr	r3, [pc, #92]	@ (80042a4 <xTaskIncrementTick+0x168>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800424c:	4914      	ldr	r1, [pc, #80]	@ (80042a0 <xTaskIncrementTick+0x164>)
 800424e:	4613      	mov	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	440b      	add	r3, r1
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d901      	bls.n	8004262 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800425e:	2301      	movs	r3, #1
 8004260:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004262:	4b11      	ldr	r3, [pc, #68]	@ (80042a8 <xTaskIncrementTick+0x16c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d007      	beq.n	800427a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800426a:	2301      	movs	r3, #1
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	e004      	b.n	800427a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004270:	4b0e      	ldr	r3, [pc, #56]	@ (80042ac <xTaskIncrementTick+0x170>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	3301      	adds	r3, #1
 8004276:	4a0d      	ldr	r2, [pc, #52]	@ (80042ac <xTaskIncrementTick+0x170>)
 8004278:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800427a:	697b      	ldr	r3, [r7, #20]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20000dbc 	.word	0x20000dbc
 8004288:	20000d98 	.word	0x20000d98
 800428c:	20000d4c 	.word	0x20000d4c
 8004290:	20000d50 	.word	0x20000d50
 8004294:	20000dac 	.word	0x20000dac
 8004298:	20000db4 	.word	0x20000db4
 800429c:	20000d9c 	.word	0x20000d9c
 80042a0:	200008c4 	.word	0x200008c4
 80042a4:	200008c0 	.word	0x200008c0
 80042a8:	20000da8 	.word	0x20000da8
 80042ac:	20000da4 	.word	0x20000da4

080042b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80042b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004364 <vTaskSwitchContext+0xb4>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80042be:	4b2a      	ldr	r3, [pc, #168]	@ (8004368 <vTaskSwitchContext+0xb8>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80042c4:	e047      	b.n	8004356 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80042c6:	4b28      	ldr	r3, [pc, #160]	@ (8004368 <vTaskSwitchContext+0xb8>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042cc:	4b27      	ldr	r3, [pc, #156]	@ (800436c <vTaskSwitchContext+0xbc>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	e011      	b.n	80042f8 <vTaskSwitchContext+0x48>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10b      	bne.n	80042f2 <vTaskSwitchContext+0x42>
	__asm volatile
 80042da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042de:	f383 8811 	msr	BASEPRI, r3
 80042e2:	f3bf 8f6f 	isb	sy
 80042e6:	f3bf 8f4f 	dsb	sy
 80042ea:	607b      	str	r3, [r7, #4]
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	e7fd      	b.n	80042ee <vTaskSwitchContext+0x3e>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	3b01      	subs	r3, #1
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	491d      	ldr	r1, [pc, #116]	@ (8004370 <vTaskSwitchContext+0xc0>)
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4613      	mov	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	440b      	add	r3, r1
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d0e3      	beq.n	80042d4 <vTaskSwitchContext+0x24>
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4a16      	ldr	r2, [pc, #88]	@ (8004370 <vTaskSwitchContext+0xc0>)
 8004318:	4413      	add	r3, r2
 800431a:	60bb      	str	r3, [r7, #8]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	605a      	str	r2, [r3, #4]
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	3308      	adds	r3, #8
 800432e:	429a      	cmp	r2, r3
 8004330:	d104      	bne.n	800433c <vTaskSwitchContext+0x8c>
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	605a      	str	r2, [r3, #4]
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	4a0c      	ldr	r2, [pc, #48]	@ (8004374 <vTaskSwitchContext+0xc4>)
 8004344:	6013      	str	r3, [r2, #0]
 8004346:	4a09      	ldr	r2, [pc, #36]	@ (800436c <vTaskSwitchContext+0xbc>)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800434c:	4b09      	ldr	r3, [pc, #36]	@ (8004374 <vTaskSwitchContext+0xc4>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	3354      	adds	r3, #84	@ 0x54
 8004352:	4a09      	ldr	r2, [pc, #36]	@ (8004378 <vTaskSwitchContext+0xc8>)
 8004354:	6013      	str	r3, [r2, #0]
}
 8004356:	bf00      	nop
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	20000dbc 	.word	0x20000dbc
 8004368:	20000da8 	.word	0x20000da8
 800436c:	20000d9c 	.word	0x20000d9c
 8004370:	200008c4 	.word	0x200008c4
 8004374:	200008c0 	.word	0x200008c0
 8004378:	2000001c 	.word	0x2000001c

0800437c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	60fb      	str	r3, [r7, #12]
}
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
 80043a2:	e7fd      	b.n	80043a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043a4:	4b07      	ldr	r3, [pc, #28]	@ (80043c4 <vTaskPlaceOnEventList+0x48>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	3318      	adds	r3, #24
 80043aa:	4619      	mov	r1, r3
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f7fe fda2 	bl	8002ef6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043b2:	2101      	movs	r1, #1
 80043b4:	6838      	ldr	r0, [r7, #0]
 80043b6:	f000 fa87 	bl	80048c8 <prvAddCurrentTaskToDelayedList>
}
 80043ba:	bf00      	nop
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	200008c0 	.word	0x200008c0

080043c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10b      	bne.n	80043f2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80043da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043de:	f383 8811 	msr	BASEPRI, r3
 80043e2:	f3bf 8f6f 	isb	sy
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	617b      	str	r3, [r7, #20]
}
 80043ec:	bf00      	nop
 80043ee:	bf00      	nop
 80043f0:	e7fd      	b.n	80043ee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043f2:	4b0a      	ldr	r3, [pc, #40]	@ (800441c <vTaskPlaceOnEventListRestricted+0x54>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3318      	adds	r3, #24
 80043f8:	4619      	mov	r1, r3
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f7fe fd57 	bl	8002eae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004406:	f04f 33ff 	mov.w	r3, #4294967295
 800440a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	68b8      	ldr	r0, [r7, #8]
 8004410:	f000 fa5a 	bl	80048c8 <prvAddCurrentTaskToDelayedList>
	}
 8004414:	bf00      	nop
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	200008c0 	.word	0x200008c0

08004420 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10b      	bne.n	800444e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800443a:	f383 8811 	msr	BASEPRI, r3
 800443e:	f3bf 8f6f 	isb	sy
 8004442:	f3bf 8f4f 	dsb	sy
 8004446:	60fb      	str	r3, [r7, #12]
}
 8004448:	bf00      	nop
 800444a:	bf00      	nop
 800444c:	e7fd      	b.n	800444a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	3318      	adds	r3, #24
 8004452:	4618      	mov	r0, r3
 8004454:	f7fe fd88 	bl	8002f68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004458:	4b1d      	ldr	r3, [pc, #116]	@ (80044d0 <xTaskRemoveFromEventList+0xb0>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d11d      	bne.n	800449c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	3304      	adds	r3, #4
 8004464:	4618      	mov	r0, r3
 8004466:	f7fe fd7f 	bl	8002f68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800446e:	4b19      	ldr	r3, [pc, #100]	@ (80044d4 <xTaskRemoveFromEventList+0xb4>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	429a      	cmp	r2, r3
 8004474:	d903      	bls.n	800447e <xTaskRemoveFromEventList+0x5e>
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447a:	4a16      	ldr	r2, [pc, #88]	@ (80044d4 <xTaskRemoveFromEventList+0xb4>)
 800447c:	6013      	str	r3, [r2, #0]
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004482:	4613      	mov	r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4a13      	ldr	r2, [pc, #76]	@ (80044d8 <xTaskRemoveFromEventList+0xb8>)
 800448c:	441a      	add	r2, r3
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	3304      	adds	r3, #4
 8004492:	4619      	mov	r1, r3
 8004494:	4610      	mov	r0, r2
 8004496:	f7fe fd0a 	bl	8002eae <vListInsertEnd>
 800449a:	e005      	b.n	80044a8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	3318      	adds	r3, #24
 80044a0:	4619      	mov	r1, r3
 80044a2:	480e      	ldr	r0, [pc, #56]	@ (80044dc <xTaskRemoveFromEventList+0xbc>)
 80044a4:	f7fe fd03 	bl	8002eae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044ac:	4b0c      	ldr	r3, [pc, #48]	@ (80044e0 <xTaskRemoveFromEventList+0xc0>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d905      	bls.n	80044c2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80044b6:	2301      	movs	r3, #1
 80044b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80044ba:	4b0a      	ldr	r3, [pc, #40]	@ (80044e4 <xTaskRemoveFromEventList+0xc4>)
 80044bc:	2201      	movs	r2, #1
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	e001      	b.n	80044c6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80044c6:	697b      	ldr	r3, [r7, #20]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3718      	adds	r7, #24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	20000dbc 	.word	0x20000dbc
 80044d4:	20000d9c 	.word	0x20000d9c
 80044d8:	200008c4 	.word	0x200008c4
 80044dc:	20000d54 	.word	0x20000d54
 80044e0:	200008c0 	.word	0x200008c0
 80044e4:	20000da8 	.word	0x20000da8

080044e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80044f0:	4b06      	ldr	r3, [pc, #24]	@ (800450c <vTaskInternalSetTimeOutState+0x24>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80044f8:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <vTaskInternalSetTimeOutState+0x28>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	605a      	str	r2, [r3, #4]
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	20000dac 	.word	0x20000dac
 8004510:	20000d98 	.word	0x20000d98

08004514 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b088      	sub	sp, #32
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10b      	bne.n	800453c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004528:	f383 8811 	msr	BASEPRI, r3
 800452c:	f3bf 8f6f 	isb	sy
 8004530:	f3bf 8f4f 	dsb	sy
 8004534:	613b      	str	r3, [r7, #16]
}
 8004536:	bf00      	nop
 8004538:	bf00      	nop
 800453a:	e7fd      	b.n	8004538 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10b      	bne.n	800455a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004546:	f383 8811 	msr	BASEPRI, r3
 800454a:	f3bf 8f6f 	isb	sy
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	60fb      	str	r3, [r7, #12]
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop
 8004558:	e7fd      	b.n	8004556 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800455a:	f000 fe95 	bl	8005288 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800455e:	4b1d      	ldr	r3, [pc, #116]	@ (80045d4 <xTaskCheckForTimeOut+0xc0>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004576:	d102      	bne.n	800457e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004578:	2300      	movs	r3, #0
 800457a:	61fb      	str	r3, [r7, #28]
 800457c:	e023      	b.n	80045c6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	4b15      	ldr	r3, [pc, #84]	@ (80045d8 <xTaskCheckForTimeOut+0xc4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	429a      	cmp	r2, r3
 8004588:	d007      	beq.n	800459a <xTaskCheckForTimeOut+0x86>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	429a      	cmp	r2, r3
 8004592:	d302      	bcc.n	800459a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004594:	2301      	movs	r3, #1
 8004596:	61fb      	str	r3, [r7, #28]
 8004598:	e015      	b.n	80045c6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d20b      	bcs.n	80045bc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	1ad2      	subs	r2, r2, r3
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7ff ff99 	bl	80044e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80045b6:	2300      	movs	r3, #0
 80045b8:	61fb      	str	r3, [r7, #28]
 80045ba:	e004      	b.n	80045c6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80045c2:	2301      	movs	r3, #1
 80045c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80045c6:	f000 fe91 	bl	80052ec <vPortExitCritical>

	return xReturn;
 80045ca:	69fb      	ldr	r3, [r7, #28]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3720      	adds	r7, #32
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	20000d98 	.word	0x20000d98
 80045d8:	20000dac 	.word	0x20000dac

080045dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80045e0:	4b03      	ldr	r3, [pc, #12]	@ (80045f0 <vTaskMissedYield+0x14>)
 80045e2:	2201      	movs	r2, #1
 80045e4:	601a      	str	r2, [r3, #0]
}
 80045e6:	bf00      	nop
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr
 80045f0:	20000da8 	.word	0x20000da8

080045f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80045fc:	f000 f852 	bl	80046a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004600:	4b06      	ldr	r3, [pc, #24]	@ (800461c <prvIdleTask+0x28>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d9f9      	bls.n	80045fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8004608:	4b05      	ldr	r3, [pc, #20]	@ (8004620 <prvIdleTask+0x2c>)
 800460a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	f3bf 8f4f 	dsb	sy
 8004614:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004618:	e7f0      	b.n	80045fc <prvIdleTask+0x8>
 800461a:	bf00      	nop
 800461c:	200008c4 	.word	0x200008c4
 8004620:	e000ed04 	.word	0xe000ed04

08004624 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800462a:	2300      	movs	r3, #0
 800462c:	607b      	str	r3, [r7, #4]
 800462e:	e00c      	b.n	800464a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	4613      	mov	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	4a12      	ldr	r2, [pc, #72]	@ (8004684 <prvInitialiseTaskLists+0x60>)
 800463c:	4413      	add	r3, r2
 800463e:	4618      	mov	r0, r3
 8004640:	f7fe fc08 	bl	8002e54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3301      	adds	r3, #1
 8004648:	607b      	str	r3, [r7, #4]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b37      	cmp	r3, #55	@ 0x37
 800464e:	d9ef      	bls.n	8004630 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004650:	480d      	ldr	r0, [pc, #52]	@ (8004688 <prvInitialiseTaskLists+0x64>)
 8004652:	f7fe fbff 	bl	8002e54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004656:	480d      	ldr	r0, [pc, #52]	@ (800468c <prvInitialiseTaskLists+0x68>)
 8004658:	f7fe fbfc 	bl	8002e54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800465c:	480c      	ldr	r0, [pc, #48]	@ (8004690 <prvInitialiseTaskLists+0x6c>)
 800465e:	f7fe fbf9 	bl	8002e54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004662:	480c      	ldr	r0, [pc, #48]	@ (8004694 <prvInitialiseTaskLists+0x70>)
 8004664:	f7fe fbf6 	bl	8002e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004668:	480b      	ldr	r0, [pc, #44]	@ (8004698 <prvInitialiseTaskLists+0x74>)
 800466a:	f7fe fbf3 	bl	8002e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800466e:	4b0b      	ldr	r3, [pc, #44]	@ (800469c <prvInitialiseTaskLists+0x78>)
 8004670:	4a05      	ldr	r2, [pc, #20]	@ (8004688 <prvInitialiseTaskLists+0x64>)
 8004672:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004674:	4b0a      	ldr	r3, [pc, #40]	@ (80046a0 <prvInitialiseTaskLists+0x7c>)
 8004676:	4a05      	ldr	r2, [pc, #20]	@ (800468c <prvInitialiseTaskLists+0x68>)
 8004678:	601a      	str	r2, [r3, #0]
}
 800467a:	bf00      	nop
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	200008c4 	.word	0x200008c4
 8004688:	20000d24 	.word	0x20000d24
 800468c:	20000d38 	.word	0x20000d38
 8004690:	20000d54 	.word	0x20000d54
 8004694:	20000d68 	.word	0x20000d68
 8004698:	20000d80 	.word	0x20000d80
 800469c:	20000d4c 	.word	0x20000d4c
 80046a0:	20000d50 	.word	0x20000d50

080046a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046aa:	e019      	b.n	80046e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80046ac:	f000 fdec 	bl	8005288 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046b0:	4b10      	ldr	r3, [pc, #64]	@ (80046f4 <prvCheckTasksWaitingTermination+0x50>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3304      	adds	r3, #4
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fe fc53 	bl	8002f68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80046c2:	4b0d      	ldr	r3, [pc, #52]	@ (80046f8 <prvCheckTasksWaitingTermination+0x54>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	4a0b      	ldr	r2, [pc, #44]	@ (80046f8 <prvCheckTasksWaitingTermination+0x54>)
 80046ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80046cc:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <prvCheckTasksWaitingTermination+0x58>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	3b01      	subs	r3, #1
 80046d2:	4a0a      	ldr	r2, [pc, #40]	@ (80046fc <prvCheckTasksWaitingTermination+0x58>)
 80046d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80046d6:	f000 fe09 	bl	80052ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f810 	bl	8004700 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046e0:	4b06      	ldr	r3, [pc, #24]	@ (80046fc <prvCheckTasksWaitingTermination+0x58>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1e1      	bne.n	80046ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80046e8:	bf00      	nop
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	20000d68 	.word	0x20000d68
 80046f8:	20000d94 	.word	0x20000d94
 80046fc:	20000d7c 	.word	0x20000d7c

08004700 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3354      	adds	r3, #84	@ 0x54
 800470c:	4618      	mov	r0, r3
 800470e:	f001 f9fb 	bl	8005b08 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004718:	2b00      	cmp	r3, #0
 800471a:	d108      	bne.n	800472e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004720:	4618      	mov	r0, r3
 8004722:	f000 ffa1 	bl	8005668 <vPortFree>
				vPortFree( pxTCB );
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 ff9e 	bl	8005668 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800472c:	e019      	b.n	8004762 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004734:	2b01      	cmp	r3, #1
 8004736:	d103      	bne.n	8004740 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 ff95 	bl	8005668 <vPortFree>
	}
 800473e:	e010      	b.n	8004762 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004746:	2b02      	cmp	r3, #2
 8004748:	d00b      	beq.n	8004762 <prvDeleteTCB+0x62>
	__asm volatile
 800474a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474e:	f383 8811 	msr	BASEPRI, r3
 8004752:	f3bf 8f6f 	isb	sy
 8004756:	f3bf 8f4f 	dsb	sy
 800475a:	60fb      	str	r3, [r7, #12]
}
 800475c:	bf00      	nop
 800475e:	bf00      	nop
 8004760:	e7fd      	b.n	800475e <prvDeleteTCB+0x5e>
	}
 8004762:	bf00      	nop
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004772:	4b0c      	ldr	r3, [pc, #48]	@ (80047a4 <prvResetNextTaskUnblockTime+0x38>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800477c:	4b0a      	ldr	r3, [pc, #40]	@ (80047a8 <prvResetNextTaskUnblockTime+0x3c>)
 800477e:	f04f 32ff 	mov.w	r2, #4294967295
 8004782:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004784:	e008      	b.n	8004798 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004786:	4b07      	ldr	r3, [pc, #28]	@ (80047a4 <prvResetNextTaskUnblockTime+0x38>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	4a04      	ldr	r2, [pc, #16]	@ (80047a8 <prvResetNextTaskUnblockTime+0x3c>)
 8004796:	6013      	str	r3, [r2, #0]
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	20000d4c 	.word	0x20000d4c
 80047a8:	20000db4 	.word	0x20000db4

080047ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80047b2:	4b0b      	ldr	r3, [pc, #44]	@ (80047e0 <xTaskGetSchedulerState+0x34>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d102      	bne.n	80047c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80047ba:	2301      	movs	r3, #1
 80047bc:	607b      	str	r3, [r7, #4]
 80047be:	e008      	b.n	80047d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047c0:	4b08      	ldr	r3, [pc, #32]	@ (80047e4 <xTaskGetSchedulerState+0x38>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d102      	bne.n	80047ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80047c8:	2302      	movs	r3, #2
 80047ca:	607b      	str	r3, [r7, #4]
 80047cc:	e001      	b.n	80047d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80047ce:	2300      	movs	r3, #0
 80047d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80047d2:	687b      	ldr	r3, [r7, #4]
	}
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	20000da0 	.word	0x20000da0
 80047e4:	20000dbc 	.word	0x20000dbc

080047e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80047f4:	2300      	movs	r3, #0
 80047f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d058      	beq.n	80048b0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80047fe:	4b2f      	ldr	r3, [pc, #188]	@ (80048bc <xTaskPriorityDisinherit+0xd4>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	429a      	cmp	r2, r3
 8004806:	d00b      	beq.n	8004820 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	60fb      	str	r3, [r7, #12]
}
 800481a:	bf00      	nop
 800481c:	bf00      	nop
 800481e:	e7fd      	b.n	800481c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10b      	bne.n	8004840 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482c:	f383 8811 	msr	BASEPRI, r3
 8004830:	f3bf 8f6f 	isb	sy
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	60bb      	str	r3, [r7, #8]
}
 800483a:	bf00      	nop
 800483c:	bf00      	nop
 800483e:	e7fd      	b.n	800483c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004844:	1e5a      	subs	r2, r3, #1
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004852:	429a      	cmp	r2, r3
 8004854:	d02c      	beq.n	80048b0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800485a:	2b00      	cmp	r3, #0
 800485c:	d128      	bne.n	80048b0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	3304      	adds	r3, #4
 8004862:	4618      	mov	r0, r3
 8004864:	f7fe fb80 	bl	8002f68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004874:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004880:	4b0f      	ldr	r3, [pc, #60]	@ (80048c0 <xTaskPriorityDisinherit+0xd8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d903      	bls.n	8004890 <xTaskPriorityDisinherit+0xa8>
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	4a0c      	ldr	r2, [pc, #48]	@ (80048c0 <xTaskPriorityDisinherit+0xd8>)
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004894:	4613      	mov	r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4a09      	ldr	r2, [pc, #36]	@ (80048c4 <xTaskPriorityDisinherit+0xdc>)
 800489e:	441a      	add	r2, r3
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	3304      	adds	r3, #4
 80048a4:	4619      	mov	r1, r3
 80048a6:	4610      	mov	r0, r2
 80048a8:	f7fe fb01 	bl	8002eae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048ac:	2301      	movs	r3, #1
 80048ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048b0:	697b      	ldr	r3, [r7, #20]
	}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3718      	adds	r7, #24
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	200008c0 	.word	0x200008c0
 80048c0:	20000d9c 	.word	0x20000d9c
 80048c4:	200008c4 	.word	0x200008c4

080048c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80048d2:	4b21      	ldr	r3, [pc, #132]	@ (8004958 <prvAddCurrentTaskToDelayedList+0x90>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048d8:	4b20      	ldr	r3, [pc, #128]	@ (800495c <prvAddCurrentTaskToDelayedList+0x94>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3304      	adds	r3, #4
 80048de:	4618      	mov	r0, r3
 80048e0:	f7fe fb42 	bl	8002f68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ea:	d10a      	bne.n	8004902 <prvAddCurrentTaskToDelayedList+0x3a>
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d007      	beq.n	8004902 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048f2:	4b1a      	ldr	r3, [pc, #104]	@ (800495c <prvAddCurrentTaskToDelayedList+0x94>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	3304      	adds	r3, #4
 80048f8:	4619      	mov	r1, r3
 80048fa:	4819      	ldr	r0, [pc, #100]	@ (8004960 <prvAddCurrentTaskToDelayedList+0x98>)
 80048fc:	f7fe fad7 	bl	8002eae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004900:	e026      	b.n	8004950 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4413      	add	r3, r2
 8004908:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800490a:	4b14      	ldr	r3, [pc, #80]	@ (800495c <prvAddCurrentTaskToDelayedList+0x94>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	429a      	cmp	r2, r3
 8004918:	d209      	bcs.n	800492e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800491a:	4b12      	ldr	r3, [pc, #72]	@ (8004964 <prvAddCurrentTaskToDelayedList+0x9c>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	4b0f      	ldr	r3, [pc, #60]	@ (800495c <prvAddCurrentTaskToDelayedList+0x94>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3304      	adds	r3, #4
 8004924:	4619      	mov	r1, r3
 8004926:	4610      	mov	r0, r2
 8004928:	f7fe fae5 	bl	8002ef6 <vListInsert>
}
 800492c:	e010      	b.n	8004950 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800492e:	4b0e      	ldr	r3, [pc, #56]	@ (8004968 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	4b0a      	ldr	r3, [pc, #40]	@ (800495c <prvAddCurrentTaskToDelayedList+0x94>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	3304      	adds	r3, #4
 8004938:	4619      	mov	r1, r3
 800493a:	4610      	mov	r0, r2
 800493c:	f7fe fadb 	bl	8002ef6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004940:	4b0a      	ldr	r3, [pc, #40]	@ (800496c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	429a      	cmp	r2, r3
 8004948:	d202      	bcs.n	8004950 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800494a:	4a08      	ldr	r2, [pc, #32]	@ (800496c <prvAddCurrentTaskToDelayedList+0xa4>)
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	6013      	str	r3, [r2, #0]
}
 8004950:	bf00      	nop
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	20000d98 	.word	0x20000d98
 800495c:	200008c0 	.word	0x200008c0
 8004960:	20000d80 	.word	0x20000d80
 8004964:	20000d50 	.word	0x20000d50
 8004968:	20000d4c 	.word	0x20000d4c
 800496c:	20000db4 	.word	0x20000db4

08004970 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	@ 0x28
 8004974:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004976:	2300      	movs	r3, #0
 8004978:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800497a:	f000 fb13 	bl	8004fa4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800497e:	4b1d      	ldr	r3, [pc, #116]	@ (80049f4 <xTimerCreateTimerTask+0x84>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d021      	beq.n	80049ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004986:	2300      	movs	r3, #0
 8004988:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800498a:	2300      	movs	r3, #0
 800498c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800498e:	1d3a      	adds	r2, r7, #4
 8004990:	f107 0108 	add.w	r1, r7, #8
 8004994:	f107 030c 	add.w	r3, r7, #12
 8004998:	4618      	mov	r0, r3
 800499a:	f7fe fa41 	bl	8002e20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	9202      	str	r2, [sp, #8]
 80049a6:	9301      	str	r3, [sp, #4]
 80049a8:	2302      	movs	r3, #2
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	2300      	movs	r3, #0
 80049ae:	460a      	mov	r2, r1
 80049b0:	4911      	ldr	r1, [pc, #68]	@ (80049f8 <xTimerCreateTimerTask+0x88>)
 80049b2:	4812      	ldr	r0, [pc, #72]	@ (80049fc <xTimerCreateTimerTask+0x8c>)
 80049b4:	f7ff f8a2 	bl	8003afc <xTaskCreateStatic>
 80049b8:	4603      	mov	r3, r0
 80049ba:	4a11      	ldr	r2, [pc, #68]	@ (8004a00 <xTimerCreateTimerTask+0x90>)
 80049bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80049be:	4b10      	ldr	r3, [pc, #64]	@ (8004a00 <xTimerCreateTimerTask+0x90>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80049c6:	2301      	movs	r3, #1
 80049c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10b      	bne.n	80049e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80049d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d4:	f383 8811 	msr	BASEPRI, r3
 80049d8:	f3bf 8f6f 	isb	sy
 80049dc:	f3bf 8f4f 	dsb	sy
 80049e0:	613b      	str	r3, [r7, #16]
}
 80049e2:	bf00      	nop
 80049e4:	bf00      	nop
 80049e6:	e7fd      	b.n	80049e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80049e8:	697b      	ldr	r3, [r7, #20]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3718      	adds	r7, #24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000df0 	.word	0x20000df0
 80049f8:	0800693c 	.word	0x0800693c
 80049fc:	08004b3d 	.word	0x08004b3d
 8004a00:	20000df4 	.word	0x20000df4

08004a04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b08a      	sub	sp, #40	@ 0x28
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
 8004a10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10b      	bne.n	8004a34 <xTimerGenericCommand+0x30>
	__asm volatile
 8004a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	623b      	str	r3, [r7, #32]
}
 8004a2e:	bf00      	nop
 8004a30:	bf00      	nop
 8004a32:	e7fd      	b.n	8004a30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004a34:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <xTimerGenericCommand+0x98>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d02a      	beq.n	8004a92 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2b05      	cmp	r3, #5
 8004a4c:	dc18      	bgt.n	8004a80 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004a4e:	f7ff fead 	bl	80047ac <xTaskGetSchedulerState>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d109      	bne.n	8004a6c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004a58:	4b10      	ldr	r3, [pc, #64]	@ (8004a9c <xTimerGenericCommand+0x98>)
 8004a5a:	6818      	ldr	r0, [r3, #0]
 8004a5c:	f107 0110 	add.w	r1, r7, #16
 8004a60:	2300      	movs	r3, #0
 8004a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a64:	f7fe fbf0 	bl	8003248 <xQueueGenericSend>
 8004a68:	6278      	str	r0, [r7, #36]	@ 0x24
 8004a6a:	e012      	b.n	8004a92 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a9c <xTimerGenericCommand+0x98>)
 8004a6e:	6818      	ldr	r0, [r3, #0]
 8004a70:	f107 0110 	add.w	r1, r7, #16
 8004a74:	2300      	movs	r3, #0
 8004a76:	2200      	movs	r2, #0
 8004a78:	f7fe fbe6 	bl	8003248 <xQueueGenericSend>
 8004a7c:	6278      	str	r0, [r7, #36]	@ 0x24
 8004a7e:	e008      	b.n	8004a92 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004a80:	4b06      	ldr	r3, [pc, #24]	@ (8004a9c <xTimerGenericCommand+0x98>)
 8004a82:	6818      	ldr	r0, [r3, #0]
 8004a84:	f107 0110 	add.w	r1, r7, #16
 8004a88:	2300      	movs	r3, #0
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	f7fe fcde 	bl	800344c <xQueueGenericSendFromISR>
 8004a90:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3728      	adds	r7, #40	@ 0x28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20000df0 	.word	0x20000df0

08004aa0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aaa:	4b23      	ldr	r3, [pc, #140]	@ (8004b38 <prvProcessExpiredTimer+0x98>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fe fa55 	bl	8002f68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d023      	beq.n	8004b14 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	699a      	ldr	r2, [r3, #24]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	18d1      	adds	r1, r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	6978      	ldr	r0, [r7, #20]
 8004ada:	f000 f8d5 	bl	8004c88 <prvInsertTimerInActiveList>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d020      	beq.n	8004b26 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	2300      	movs	r3, #0
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	2100      	movs	r1, #0
 8004aee:	6978      	ldr	r0, [r7, #20]
 8004af0:	f7ff ff88 	bl	8004a04 <xTimerGenericCommand>
 8004af4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d114      	bne.n	8004b26 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	60fb      	str	r3, [r7, #12]
}
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b1a:	f023 0301 	bic.w	r3, r3, #1
 8004b1e:	b2da      	uxtb	r2, r3
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	6978      	ldr	r0, [r7, #20]
 8004b2c:	4798      	blx	r3
}
 8004b2e:	bf00      	nop
 8004b30:	3718      	adds	r7, #24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	20000de8 	.word	0x20000de8

08004b3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b44:	f107 0308 	add.w	r3, r7, #8
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f000 f859 	bl	8004c00 <prvGetNextExpireTime>
 8004b4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	4619      	mov	r1, r3
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f805 	bl	8004b64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004b5a:	f000 f8d7 	bl	8004d0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b5e:	bf00      	nop
 8004b60:	e7f0      	b.n	8004b44 <prvTimerTask+0x8>
	...

08004b64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004b6e:	f7ff fa29 	bl	8003fc4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b72:	f107 0308 	add.w	r3, r7, #8
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 f866 	bl	8004c48 <prvSampleTimeNow>
 8004b7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d130      	bne.n	8004be6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10a      	bne.n	8004ba0 <prvProcessTimerOrBlockTask+0x3c>
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d806      	bhi.n	8004ba0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004b92:	f7ff fa25 	bl	8003fe0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004b96:	68f9      	ldr	r1, [r7, #12]
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7ff ff81 	bl	8004aa0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004b9e:	e024      	b.n	8004bea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d008      	beq.n	8004bb8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004ba6:	4b13      	ldr	r3, [pc, #76]	@ (8004bf4 <prvProcessTimerOrBlockTask+0x90>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <prvProcessTimerOrBlockTask+0x50>
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <prvProcessTimerOrBlockTask+0x52>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8004bf8 <prvProcessTimerOrBlockTask+0x94>)
 8004bba:	6818      	ldr	r0, [r3, #0]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	f7fe ff65 	bl	8003a94 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004bca:	f7ff fa09 	bl	8003fe0 <xTaskResumeAll>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10a      	bne.n	8004bea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004bd4:	4b09      	ldr	r3, [pc, #36]	@ (8004bfc <prvProcessTimerOrBlockTask+0x98>)
 8004bd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	f3bf 8f6f 	isb	sy
}
 8004be4:	e001      	b.n	8004bea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004be6:	f7ff f9fb 	bl	8003fe0 <xTaskResumeAll>
}
 8004bea:	bf00      	nop
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	20000dec 	.word	0x20000dec
 8004bf8:	20000df0 	.word	0x20000df0
 8004bfc:	e000ed04 	.word	0xe000ed04

08004c00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004c08:	4b0e      	ldr	r3, [pc, #56]	@ (8004c44 <prvGetNextExpireTime+0x44>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <prvGetNextExpireTime+0x16>
 8004c12:	2201      	movs	r2, #1
 8004c14:	e000      	b.n	8004c18 <prvGetNextExpireTime+0x18>
 8004c16:	2200      	movs	r2, #0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d105      	bne.n	8004c30 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c24:	4b07      	ldr	r3, [pc, #28]	@ (8004c44 <prvGetNextExpireTime+0x44>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	e001      	b.n	8004c34 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004c34:	68fb      	ldr	r3, [r7, #12]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	20000de8 	.word	0x20000de8

08004c48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004c50:	f7ff fa64 	bl	800411c <xTaskGetTickCount>
 8004c54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004c56:	4b0b      	ldr	r3, [pc, #44]	@ (8004c84 <prvSampleTimeNow+0x3c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d205      	bcs.n	8004c6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004c60:	f000 f93a 	bl	8004ed8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	e002      	b.n	8004c72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004c72:	4a04      	ldr	r2, [pc, #16]	@ (8004c84 <prvSampleTimeNow+0x3c>)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004c78:	68fb      	ldr	r3, [r7, #12]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3710      	adds	r7, #16
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000df8 	.word	0x20000df8

08004c88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
 8004c94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004c96:	2300      	movs	r3, #0
 8004c98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d812      	bhi.n	8004cd4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	1ad2      	subs	r2, r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d302      	bcc.n	8004cc2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	e01b      	b.n	8004cfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004cc2:	4b10      	ldr	r3, [pc, #64]	@ (8004d04 <prvInsertTimerInActiveList+0x7c>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3304      	adds	r3, #4
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4610      	mov	r0, r2
 8004cce:	f7fe f912 	bl	8002ef6 <vListInsert>
 8004cd2:	e012      	b.n	8004cfa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d206      	bcs.n	8004cea <prvInsertTimerInActiveList+0x62>
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d302      	bcc.n	8004cea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	617b      	str	r3, [r7, #20]
 8004ce8:	e007      	b.n	8004cfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004cea:	4b07      	ldr	r3, [pc, #28]	@ (8004d08 <prvInsertTimerInActiveList+0x80>)
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	3304      	adds	r3, #4
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	f7fe f8fe 	bl	8002ef6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004cfa:	697b      	ldr	r3, [r7, #20]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3718      	adds	r7, #24
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	20000dec 	.word	0x20000dec
 8004d08:	20000de8 	.word	0x20000de8

08004d0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08e      	sub	sp, #56	@ 0x38
 8004d10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d12:	e0ce      	b.n	8004eb2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	da19      	bge.n	8004d4e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004d1a:	1d3b      	adds	r3, r7, #4
 8004d1c:	3304      	adds	r3, #4
 8004d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10b      	bne.n	8004d3e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	61fb      	str	r3, [r7, #28]
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	e7fd      	b.n	8004d3a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d44:	6850      	ldr	r0, [r2, #4]
 8004d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d48:	6892      	ldr	r2, [r2, #8]
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f2c0 80ae 	blt.w	8004eb2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d004      	beq.n	8004d6c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	3304      	adds	r3, #4
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7fe f8fe 	bl	8002f68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d6c:	463b      	mov	r3, r7
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff ff6a 	bl	8004c48 <prvSampleTimeNow>
 8004d74:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b09      	cmp	r3, #9
 8004d7a:	f200 8097 	bhi.w	8004eac <prvProcessReceivedCommands+0x1a0>
 8004d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d84 <prvProcessReceivedCommands+0x78>)
 8004d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d84:	08004dad 	.word	0x08004dad
 8004d88:	08004dad 	.word	0x08004dad
 8004d8c:	08004dad 	.word	0x08004dad
 8004d90:	08004e23 	.word	0x08004e23
 8004d94:	08004e37 	.word	0x08004e37
 8004d98:	08004e83 	.word	0x08004e83
 8004d9c:	08004dad 	.word	0x08004dad
 8004da0:	08004dad 	.word	0x08004dad
 8004da4:	08004e23 	.word	0x08004e23
 8004da8:	08004e37 	.word	0x08004e37
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004db2:	f043 0301 	orr.w	r3, r3, #1
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	18d1      	adds	r1, r2, r3
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dcc:	f7ff ff5c 	bl	8004c88 <prvInsertTimerInActiveList>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d06c      	beq.n	8004eb0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ddc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004de4:	f003 0304 	and.w	r3, r3, #4
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d061      	beq.n	8004eb0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	441a      	add	r2, r3
 8004df4:	2300      	movs	r3, #0
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dfe:	f7ff fe01 	bl	8004a04 <xTimerGenericCommand>
 8004e02:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004e04:	6a3b      	ldr	r3, [r7, #32]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d152      	bne.n	8004eb0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	61bb      	str	r3, [r7, #24]
}
 8004e1c:	bf00      	nop
 8004e1e:	bf00      	nop
 8004e20:	e7fd      	b.n	8004e1e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e28:	f023 0301 	bic.w	r3, r3, #1
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004e34:	e03d      	b.n	8004eb2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e3c:	f043 0301 	orr.w	r3, r3, #1
 8004e40:	b2da      	uxtb	r2, r3
 8004e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e44:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10b      	bne.n	8004e6e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5a:	f383 8811 	msr	BASEPRI, r3
 8004e5e:	f3bf 8f6f 	isb	sy
 8004e62:	f3bf 8f4f 	dsb	sy
 8004e66:	617b      	str	r3, [r7, #20]
}
 8004e68:	bf00      	nop
 8004e6a:	bf00      	nop
 8004e6c:	e7fd      	b.n	8004e6a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e70:	699a      	ldr	r2, [r3, #24]
 8004e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e74:	18d1      	adds	r1, r2, r3
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e7c:	f7ff ff04 	bl	8004c88 <prvInsertTimerInActiveList>
					break;
 8004e80:	e017      	b.n	8004eb2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d103      	bne.n	8004e98 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004e90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e92:	f000 fbe9 	bl	8005668 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004e96:	e00c      	b.n	8004eb2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e9e:	f023 0301 	bic.w	r3, r3, #1
 8004ea2:	b2da      	uxtb	r2, r3
 8004ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004eaa:	e002      	b.n	8004eb2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004eac:	bf00      	nop
 8004eae:	e000      	b.n	8004eb2 <prvProcessReceivedCommands+0x1a6>
					break;
 8004eb0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004eb2:	4b08      	ldr	r3, [pc, #32]	@ (8004ed4 <prvProcessReceivedCommands+0x1c8>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	1d39      	adds	r1, r7, #4
 8004eb8:	2200      	movs	r2, #0
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fe fb64 	bl	8003588 <xQueueReceive>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f47f af26 	bne.w	8004d14 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004ec8:	bf00      	nop
 8004eca:	bf00      	nop
 8004ecc:	3730      	adds	r7, #48	@ 0x30
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	20000df0 	.word	0x20000df0

08004ed8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b088      	sub	sp, #32
 8004edc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ede:	e049      	b.n	8004f74 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ee0:	4b2e      	ldr	r3, [pc, #184]	@ (8004f9c <prvSwitchTimerLists+0xc4>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eea:	4b2c      	ldr	r3, [pc, #176]	@ (8004f9c <prvSwitchTimerLists+0xc4>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fe f835 	bl	8002f68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d02f      	beq.n	8004f74 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d90e      	bls.n	8004f44 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f32:	4b1a      	ldr	r3, [pc, #104]	@ (8004f9c <prvSwitchTimerLists+0xc4>)
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	3304      	adds	r3, #4
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	4610      	mov	r0, r2
 8004f3e:	f7fd ffda 	bl	8002ef6 <vListInsert>
 8004f42:	e017      	b.n	8004f74 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f44:	2300      	movs	r3, #0
 8004f46:	9300      	str	r3, [sp, #0]
 8004f48:	2300      	movs	r3, #0
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f7ff fd58 	bl	8004a04 <xTimerGenericCommand>
 8004f54:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	603b      	str	r3, [r7, #0]
}
 8004f6e:	bf00      	nop
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f74:	4b09      	ldr	r3, [pc, #36]	@ (8004f9c <prvSwitchTimerLists+0xc4>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1b0      	bne.n	8004ee0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004f7e:	4b07      	ldr	r3, [pc, #28]	@ (8004f9c <prvSwitchTimerLists+0xc4>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004f84:	4b06      	ldr	r3, [pc, #24]	@ (8004fa0 <prvSwitchTimerLists+0xc8>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a04      	ldr	r2, [pc, #16]	@ (8004f9c <prvSwitchTimerLists+0xc4>)
 8004f8a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004f8c:	4a04      	ldr	r2, [pc, #16]	@ (8004fa0 <prvSwitchTimerLists+0xc8>)
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	6013      	str	r3, [r2, #0]
}
 8004f92:	bf00      	nop
 8004f94:	3718      	adds	r7, #24
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20000de8 	.word	0x20000de8
 8004fa0:	20000dec 	.word	0x20000dec

08004fa4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004faa:	f000 f96d 	bl	8005288 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004fae:	4b15      	ldr	r3, [pc, #84]	@ (8005004 <prvCheckForValidListAndQueue+0x60>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d120      	bne.n	8004ff8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004fb6:	4814      	ldr	r0, [pc, #80]	@ (8005008 <prvCheckForValidListAndQueue+0x64>)
 8004fb8:	f7fd ff4c 	bl	8002e54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004fbc:	4813      	ldr	r0, [pc, #76]	@ (800500c <prvCheckForValidListAndQueue+0x68>)
 8004fbe:	f7fd ff49 	bl	8002e54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004fc2:	4b13      	ldr	r3, [pc, #76]	@ (8005010 <prvCheckForValidListAndQueue+0x6c>)
 8004fc4:	4a10      	ldr	r2, [pc, #64]	@ (8005008 <prvCheckForValidListAndQueue+0x64>)
 8004fc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004fc8:	4b12      	ldr	r3, [pc, #72]	@ (8005014 <prvCheckForValidListAndQueue+0x70>)
 8004fca:	4a10      	ldr	r2, [pc, #64]	@ (800500c <prvCheckForValidListAndQueue+0x68>)
 8004fcc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004fce:	2300      	movs	r3, #0
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	4b11      	ldr	r3, [pc, #68]	@ (8005018 <prvCheckForValidListAndQueue+0x74>)
 8004fd4:	4a11      	ldr	r2, [pc, #68]	@ (800501c <prvCheckForValidListAndQueue+0x78>)
 8004fd6:	2110      	movs	r1, #16
 8004fd8:	200a      	movs	r0, #10
 8004fda:	f7fe f859 	bl	8003090 <xQueueGenericCreateStatic>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	4a08      	ldr	r2, [pc, #32]	@ (8005004 <prvCheckForValidListAndQueue+0x60>)
 8004fe2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004fe4:	4b07      	ldr	r3, [pc, #28]	@ (8005004 <prvCheckForValidListAndQueue+0x60>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d005      	beq.n	8004ff8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004fec:	4b05      	ldr	r3, [pc, #20]	@ (8005004 <prvCheckForValidListAndQueue+0x60>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	490b      	ldr	r1, [pc, #44]	@ (8005020 <prvCheckForValidListAndQueue+0x7c>)
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fe fcfe 	bl	80039f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004ff8:	f000 f978 	bl	80052ec <vPortExitCritical>
}
 8004ffc:	bf00      	nop
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	20000df0 	.word	0x20000df0
 8005008:	20000dc0 	.word	0x20000dc0
 800500c:	20000dd4 	.word	0x20000dd4
 8005010:	20000de8 	.word	0x20000de8
 8005014:	20000dec 	.word	0x20000dec
 8005018:	20000e9c 	.word	0x20000e9c
 800501c:	20000dfc 	.word	0x20000dfc
 8005020:	08006944 	.word	0x08006944

08005024 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	3b04      	subs	r3, #4
 8005034:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800503c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	3b04      	subs	r3, #4
 8005042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f023 0201 	bic.w	r2, r3, #1
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3b04      	subs	r3, #4
 8005052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005054:	4a0c      	ldr	r2, [pc, #48]	@ (8005088 <pxPortInitialiseStack+0x64>)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	3b14      	subs	r3, #20
 800505e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	3b04      	subs	r3, #4
 800506a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f06f 0202 	mvn.w	r2, #2
 8005072:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	3b20      	subs	r3, #32
 8005078:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800507a:	68fb      	ldr	r3, [r7, #12]
}
 800507c:	4618      	mov	r0, r3
 800507e:	3714      	adds	r7, #20
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr
 8005088:	0800508d 	.word	0x0800508d

0800508c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005092:	2300      	movs	r3, #0
 8005094:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005096:	4b13      	ldr	r3, [pc, #76]	@ (80050e4 <prvTaskExitError+0x58>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509e:	d00b      	beq.n	80050b8 <prvTaskExitError+0x2c>
	__asm volatile
 80050a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	60fb      	str	r3, [r7, #12]
}
 80050b2:	bf00      	nop
 80050b4:	bf00      	nop
 80050b6:	e7fd      	b.n	80050b4 <prvTaskExitError+0x28>
	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050bc:	f383 8811 	msr	BASEPRI, r3
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	60bb      	str	r3, [r7, #8]
}
 80050ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80050cc:	bf00      	nop
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0fc      	beq.n	80050ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	2000000c 	.word	0x2000000c
	...

080050f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80050f0:	4b07      	ldr	r3, [pc, #28]	@ (8005110 <pxCurrentTCBConst2>)
 80050f2:	6819      	ldr	r1, [r3, #0]
 80050f4:	6808      	ldr	r0, [r1, #0]
 80050f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050fa:	f380 8809 	msr	PSP, r0
 80050fe:	f3bf 8f6f 	isb	sy
 8005102:	f04f 0000 	mov.w	r0, #0
 8005106:	f380 8811 	msr	BASEPRI, r0
 800510a:	4770      	bx	lr
 800510c:	f3af 8000 	nop.w

08005110 <pxCurrentTCBConst2>:
 8005110:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop

08005118 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005118:	4808      	ldr	r0, [pc, #32]	@ (800513c <prvPortStartFirstTask+0x24>)
 800511a:	6800      	ldr	r0, [r0, #0]
 800511c:	6800      	ldr	r0, [r0, #0]
 800511e:	f380 8808 	msr	MSP, r0
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	f380 8814 	msr	CONTROL, r0
 800512a:	b662      	cpsie	i
 800512c:	b661      	cpsie	f
 800512e:	f3bf 8f4f 	dsb	sy
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	df00      	svc	0
 8005138:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800513a:	bf00      	nop
 800513c:	e000ed08 	.word	0xe000ed08

08005140 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005146:	4b47      	ldr	r3, [pc, #284]	@ (8005264 <xPortStartScheduler+0x124>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a47      	ldr	r2, [pc, #284]	@ (8005268 <xPortStartScheduler+0x128>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d10b      	bne.n	8005168 <xPortStartScheduler+0x28>
	__asm volatile
 8005150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	60fb      	str	r3, [r7, #12]
}
 8005162:	bf00      	nop
 8005164:	bf00      	nop
 8005166:	e7fd      	b.n	8005164 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005168:	4b3e      	ldr	r3, [pc, #248]	@ (8005264 <xPortStartScheduler+0x124>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a3f      	ldr	r2, [pc, #252]	@ (800526c <xPortStartScheduler+0x12c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d10b      	bne.n	800518a <xPortStartScheduler+0x4a>
	__asm volatile
 8005172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005176:	f383 8811 	msr	BASEPRI, r3
 800517a:	f3bf 8f6f 	isb	sy
 800517e:	f3bf 8f4f 	dsb	sy
 8005182:	613b      	str	r3, [r7, #16]
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop
 8005188:	e7fd      	b.n	8005186 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800518a:	4b39      	ldr	r3, [pc, #228]	@ (8005270 <xPortStartScheduler+0x130>)
 800518c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	22ff      	movs	r2, #255	@ 0xff
 800519a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80051a4:	78fb      	ldrb	r3, [r7, #3]
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80051ac:	b2da      	uxtb	r2, r3
 80051ae:	4b31      	ldr	r3, [pc, #196]	@ (8005274 <xPortStartScheduler+0x134>)
 80051b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80051b2:	4b31      	ldr	r3, [pc, #196]	@ (8005278 <xPortStartScheduler+0x138>)
 80051b4:	2207      	movs	r2, #7
 80051b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051b8:	e009      	b.n	80051ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80051ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005278 <xPortStartScheduler+0x138>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	3b01      	subs	r3, #1
 80051c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005278 <xPortStartScheduler+0x138>)
 80051c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80051c4:	78fb      	ldrb	r3, [r7, #3]
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d6:	2b80      	cmp	r3, #128	@ 0x80
 80051d8:	d0ef      	beq.n	80051ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80051da:	4b27      	ldr	r3, [pc, #156]	@ (8005278 <xPortStartScheduler+0x138>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f1c3 0307 	rsb	r3, r3, #7
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d00b      	beq.n	80051fe <xPortStartScheduler+0xbe>
	__asm volatile
 80051e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	60bb      	str	r3, [r7, #8]
}
 80051f8:	bf00      	nop
 80051fa:	bf00      	nop
 80051fc:	e7fd      	b.n	80051fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80051fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005278 <xPortStartScheduler+0x138>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	021b      	lsls	r3, r3, #8
 8005204:	4a1c      	ldr	r2, [pc, #112]	@ (8005278 <xPortStartScheduler+0x138>)
 8005206:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005208:	4b1b      	ldr	r3, [pc, #108]	@ (8005278 <xPortStartScheduler+0x138>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005210:	4a19      	ldr	r2, [pc, #100]	@ (8005278 <xPortStartScheduler+0x138>)
 8005212:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	b2da      	uxtb	r2, r3
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800521c:	4b17      	ldr	r3, [pc, #92]	@ (800527c <xPortStartScheduler+0x13c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a16      	ldr	r2, [pc, #88]	@ (800527c <xPortStartScheduler+0x13c>)
 8005222:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005226:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005228:	4b14      	ldr	r3, [pc, #80]	@ (800527c <xPortStartScheduler+0x13c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a13      	ldr	r2, [pc, #76]	@ (800527c <xPortStartScheduler+0x13c>)
 800522e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005232:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005234:	f000 f8da 	bl	80053ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005238:	4b11      	ldr	r3, [pc, #68]	@ (8005280 <xPortStartScheduler+0x140>)
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800523e:	f000 f8f9 	bl	8005434 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005242:	4b10      	ldr	r3, [pc, #64]	@ (8005284 <xPortStartScheduler+0x144>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a0f      	ldr	r2, [pc, #60]	@ (8005284 <xPortStartScheduler+0x144>)
 8005248:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800524c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800524e:	f7ff ff63 	bl	8005118 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005252:	f7ff f82d 	bl	80042b0 <vTaskSwitchContext>
	prvTaskExitError();
 8005256:	f7ff ff19 	bl	800508c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3718      	adds	r7, #24
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	e000ed00 	.word	0xe000ed00
 8005268:	410fc271 	.word	0x410fc271
 800526c:	410fc270 	.word	0x410fc270
 8005270:	e000e400 	.word	0xe000e400
 8005274:	20000eec 	.word	0x20000eec
 8005278:	20000ef0 	.word	0x20000ef0
 800527c:	e000ed20 	.word	0xe000ed20
 8005280:	2000000c 	.word	0x2000000c
 8005284:	e000ef34 	.word	0xe000ef34

08005288 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
	__asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	607b      	str	r3, [r7, #4]
}
 80052a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80052a2:	4b10      	ldr	r3, [pc, #64]	@ (80052e4 <vPortEnterCritical+0x5c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	3301      	adds	r3, #1
 80052a8:	4a0e      	ldr	r2, [pc, #56]	@ (80052e4 <vPortEnterCritical+0x5c>)
 80052aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80052ac:	4b0d      	ldr	r3, [pc, #52]	@ (80052e4 <vPortEnterCritical+0x5c>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d110      	bne.n	80052d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80052b4:	4b0c      	ldr	r3, [pc, #48]	@ (80052e8 <vPortEnterCritical+0x60>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00b      	beq.n	80052d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80052be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	603b      	str	r3, [r7, #0]
}
 80052d0:	bf00      	nop
 80052d2:	bf00      	nop
 80052d4:	e7fd      	b.n	80052d2 <vPortEnterCritical+0x4a>
	}
}
 80052d6:	bf00      	nop
 80052d8:	370c      	adds	r7, #12
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	2000000c 	.word	0x2000000c
 80052e8:	e000ed04 	.word	0xe000ed04

080052ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80052f2:	4b12      	ldr	r3, [pc, #72]	@ (800533c <vPortExitCritical+0x50>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <vPortExitCritical+0x26>
	__asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	607b      	str	r3, [r7, #4]
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	e7fd      	b.n	800530e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005312:	4b0a      	ldr	r3, [pc, #40]	@ (800533c <vPortExitCritical+0x50>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3b01      	subs	r3, #1
 8005318:	4a08      	ldr	r2, [pc, #32]	@ (800533c <vPortExitCritical+0x50>)
 800531a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800531c:	4b07      	ldr	r3, [pc, #28]	@ (800533c <vPortExitCritical+0x50>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d105      	bne.n	8005330 <vPortExitCritical+0x44>
 8005324:	2300      	movs	r3, #0
 8005326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	f383 8811 	msr	BASEPRI, r3
}
 800532e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr
 800533c:	2000000c 	.word	0x2000000c

08005340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005340:	f3ef 8009 	mrs	r0, PSP
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	4b15      	ldr	r3, [pc, #84]	@ (80053a0 <pxCurrentTCBConst>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	f01e 0f10 	tst.w	lr, #16
 8005350:	bf08      	it	eq
 8005352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535a:	6010      	str	r0, [r2, #0]
 800535c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005360:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005364:	f380 8811 	msr	BASEPRI, r0
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f7fe ff9e 	bl	80042b0 <vTaskSwitchContext>
 8005374:	f04f 0000 	mov.w	r0, #0
 8005378:	f380 8811 	msr	BASEPRI, r0
 800537c:	bc09      	pop	{r0, r3}
 800537e:	6819      	ldr	r1, [r3, #0]
 8005380:	6808      	ldr	r0, [r1, #0]
 8005382:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005386:	f01e 0f10 	tst.w	lr, #16
 800538a:	bf08      	it	eq
 800538c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005390:	f380 8809 	msr	PSP, r0
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	f3af 8000 	nop.w

080053a0 <pxCurrentTCBConst>:
 80053a0:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80053a4:	bf00      	nop
 80053a6:	bf00      	nop

080053a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	607b      	str	r3, [r7, #4]
}
 80053c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80053c2:	f7fe febb 	bl	800413c <xTaskIncrementTick>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d003      	beq.n	80053d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80053cc:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <xPortSysTickHandler+0x40>)
 80053ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	2300      	movs	r3, #0
 80053d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	f383 8811 	msr	BASEPRI, r3
}
 80053de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80053e0:	bf00      	nop
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	e000ed04 	.word	0xe000ed04

080053ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80053f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005420 <vPortSetupTimerInterrupt+0x34>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80053f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005424 <vPortSetupTimerInterrupt+0x38>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005428 <vPortSetupTimerInterrupt+0x3c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a0a      	ldr	r2, [pc, #40]	@ (800542c <vPortSetupTimerInterrupt+0x40>)
 8005402:	fba2 2303 	umull	r2, r3, r2, r3
 8005406:	099b      	lsrs	r3, r3, #6
 8005408:	4a09      	ldr	r2, [pc, #36]	@ (8005430 <vPortSetupTimerInterrupt+0x44>)
 800540a:	3b01      	subs	r3, #1
 800540c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800540e:	4b04      	ldr	r3, [pc, #16]	@ (8005420 <vPortSetupTimerInterrupt+0x34>)
 8005410:	2207      	movs	r2, #7
 8005412:	601a      	str	r2, [r3, #0]
}
 8005414:	bf00      	nop
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	e000e010 	.word	0xe000e010
 8005424:	e000e018 	.word	0xe000e018
 8005428:	20000000 	.word	0x20000000
 800542c:	10624dd3 	.word	0x10624dd3
 8005430:	e000e014 	.word	0xe000e014

08005434 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005434:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005444 <vPortEnableVFP+0x10>
 8005438:	6801      	ldr	r1, [r0, #0]
 800543a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800543e:	6001      	str	r1, [r0, #0]
 8005440:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005442:	bf00      	nop
 8005444:	e000ed88 	.word	0xe000ed88

08005448 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800544e:	f3ef 8305 	mrs	r3, IPSR
 8005452:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b0f      	cmp	r3, #15
 8005458:	d915      	bls.n	8005486 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800545a:	4a18      	ldr	r2, [pc, #96]	@ (80054bc <vPortValidateInterruptPriority+0x74>)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	4413      	add	r3, r2
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005464:	4b16      	ldr	r3, [pc, #88]	@ (80054c0 <vPortValidateInterruptPriority+0x78>)
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	7afa      	ldrb	r2, [r7, #11]
 800546a:	429a      	cmp	r2, r3
 800546c:	d20b      	bcs.n	8005486 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800546e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005472:	f383 8811 	msr	BASEPRI, r3
 8005476:	f3bf 8f6f 	isb	sy
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	607b      	str	r3, [r7, #4]
}
 8005480:	bf00      	nop
 8005482:	bf00      	nop
 8005484:	e7fd      	b.n	8005482 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005486:	4b0f      	ldr	r3, [pc, #60]	@ (80054c4 <vPortValidateInterruptPriority+0x7c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800548e:	4b0e      	ldr	r3, [pc, #56]	@ (80054c8 <vPortValidateInterruptPriority+0x80>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d90b      	bls.n	80054ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	f3bf 8f4f 	dsb	sy
 80054a6:	603b      	str	r3, [r7, #0]
}
 80054a8:	bf00      	nop
 80054aa:	bf00      	nop
 80054ac:	e7fd      	b.n	80054aa <vPortValidateInterruptPriority+0x62>
	}
 80054ae:	bf00      	nop
 80054b0:	3714      	adds	r7, #20
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	e000e3f0 	.word	0xe000e3f0
 80054c0:	20000eec 	.word	0x20000eec
 80054c4:	e000ed0c 	.word	0xe000ed0c
 80054c8:	20000ef0 	.word	0x20000ef0

080054cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b08a      	sub	sp, #40	@ 0x28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80054d8:	f7fe fd74 	bl	8003fc4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80054dc:	4b5c      	ldr	r3, [pc, #368]	@ (8005650 <pvPortMalloc+0x184>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80054e4:	f000 f924 	bl	8005730 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80054e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005654 <pvPortMalloc+0x188>)
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4013      	ands	r3, r2
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f040 8095 	bne.w	8005620 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01e      	beq.n	800553a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80054fc:	2208      	movs	r2, #8
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4413      	add	r3, r2
 8005502:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f003 0307 	and.w	r3, r3, #7
 800550a:	2b00      	cmp	r3, #0
 800550c:	d015      	beq.n	800553a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f023 0307 	bic.w	r3, r3, #7
 8005514:	3308      	adds	r3, #8
 8005516:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f003 0307 	and.w	r3, r3, #7
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00b      	beq.n	800553a <pvPortMalloc+0x6e>
	__asm volatile
 8005522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005526:	f383 8811 	msr	BASEPRI, r3
 800552a:	f3bf 8f6f 	isb	sy
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	617b      	str	r3, [r7, #20]
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	e7fd      	b.n	8005536 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d06f      	beq.n	8005620 <pvPortMalloc+0x154>
 8005540:	4b45      	ldr	r3, [pc, #276]	@ (8005658 <pvPortMalloc+0x18c>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	429a      	cmp	r2, r3
 8005548:	d86a      	bhi.n	8005620 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800554a:	4b44      	ldr	r3, [pc, #272]	@ (800565c <pvPortMalloc+0x190>)
 800554c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800554e:	4b43      	ldr	r3, [pc, #268]	@ (800565c <pvPortMalloc+0x190>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005554:	e004      	b.n	8005560 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005558:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	429a      	cmp	r2, r3
 8005568:	d903      	bls.n	8005572 <pvPortMalloc+0xa6>
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1f1      	bne.n	8005556 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005572:	4b37      	ldr	r3, [pc, #220]	@ (8005650 <pvPortMalloc+0x184>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005578:	429a      	cmp	r2, r3
 800557a:	d051      	beq.n	8005620 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2208      	movs	r2, #8
 8005582:	4413      	add	r3, r2
 8005584:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	6a3b      	ldr	r3, [r7, #32]
 800558c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800558e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	1ad2      	subs	r2, r2, r3
 8005596:	2308      	movs	r3, #8
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	429a      	cmp	r2, r3
 800559c:	d920      	bls.n	80055e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800559e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4413      	add	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00b      	beq.n	80055c8 <pvPortMalloc+0xfc>
	__asm volatile
 80055b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	613b      	str	r3, [r7, #16]
}
 80055c2:	bf00      	nop
 80055c4:	bf00      	nop
 80055c6:	e7fd      	b.n	80055c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	1ad2      	subs	r2, r2, r3
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80055d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80055da:	69b8      	ldr	r0, [r7, #24]
 80055dc:	f000 f90a 	bl	80057f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80055e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005658 <pvPortMalloc+0x18c>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005658 <pvPortMalloc+0x18c>)
 80055ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80055ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005658 <pvPortMalloc+0x18c>)
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005660 <pvPortMalloc+0x194>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d203      	bcs.n	8005602 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80055fa:	4b17      	ldr	r3, [pc, #92]	@ (8005658 <pvPortMalloc+0x18c>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a18      	ldr	r2, [pc, #96]	@ (8005660 <pvPortMalloc+0x194>)
 8005600:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	4b13      	ldr	r3, [pc, #76]	@ (8005654 <pvPortMalloc+0x188>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	431a      	orrs	r2, r3
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	2200      	movs	r2, #0
 8005614:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005616:	4b13      	ldr	r3, [pc, #76]	@ (8005664 <pvPortMalloc+0x198>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3301      	adds	r3, #1
 800561c:	4a11      	ldr	r2, [pc, #68]	@ (8005664 <pvPortMalloc+0x198>)
 800561e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005620:	f7fe fcde 	bl	8003fe0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00b      	beq.n	8005646 <pvPortMalloc+0x17a>
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	60fb      	str	r3, [r7, #12]
}
 8005640:	bf00      	nop
 8005642:	bf00      	nop
 8005644:	e7fd      	b.n	8005642 <pvPortMalloc+0x176>
	return pvReturn;
 8005646:	69fb      	ldr	r3, [r7, #28]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3728      	adds	r7, #40	@ 0x28
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	20004afc 	.word	0x20004afc
 8005654:	20004b10 	.word	0x20004b10
 8005658:	20004b00 	.word	0x20004b00
 800565c:	20004af4 	.word	0x20004af4
 8005660:	20004b04 	.word	0x20004b04
 8005664:	20004b08 	.word	0x20004b08

08005668 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d04f      	beq.n	800571a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800567a:	2308      	movs	r3, #8
 800567c:	425b      	negs	r3, r3
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	4413      	add	r3, r2
 8005682:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	4b25      	ldr	r3, [pc, #148]	@ (8005724 <vPortFree+0xbc>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4013      	ands	r3, r2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10b      	bne.n	80056ae <vPortFree+0x46>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	60fb      	str	r3, [r7, #12]
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00b      	beq.n	80056ce <vPortFree+0x66>
	__asm volatile
 80056b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ba:	f383 8811 	msr	BASEPRI, r3
 80056be:	f3bf 8f6f 	isb	sy
 80056c2:	f3bf 8f4f 	dsb	sy
 80056c6:	60bb      	str	r3, [r7, #8]
}
 80056c8:	bf00      	nop
 80056ca:	bf00      	nop
 80056cc:	e7fd      	b.n	80056ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	4b14      	ldr	r3, [pc, #80]	@ (8005724 <vPortFree+0xbc>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4013      	ands	r3, r2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01e      	beq.n	800571a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d11a      	bne.n	800571a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005724 <vPortFree+0xbc>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	43db      	mvns	r3, r3
 80056ee:	401a      	ands	r2, r3
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80056f4:	f7fe fc66 	bl	8003fc4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005728 <vPortFree+0xc0>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4413      	add	r3, r2
 8005702:	4a09      	ldr	r2, [pc, #36]	@ (8005728 <vPortFree+0xc0>)
 8005704:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005706:	6938      	ldr	r0, [r7, #16]
 8005708:	f000 f874 	bl	80057f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800570c:	4b07      	ldr	r3, [pc, #28]	@ (800572c <vPortFree+0xc4>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3301      	adds	r3, #1
 8005712:	4a06      	ldr	r2, [pc, #24]	@ (800572c <vPortFree+0xc4>)
 8005714:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005716:	f7fe fc63 	bl	8003fe0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800571a:	bf00      	nop
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20004b10 	.word	0x20004b10
 8005728:	20004b00 	.word	0x20004b00
 800572c:	20004b0c 	.word	0x20004b0c

08005730 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005736:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800573a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800573c:	4b27      	ldr	r3, [pc, #156]	@ (80057dc <prvHeapInit+0xac>)
 800573e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00c      	beq.n	8005764 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	3307      	adds	r3, #7
 800574e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f023 0307 	bic.w	r3, r3, #7
 8005756:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	4a1f      	ldr	r2, [pc, #124]	@ (80057dc <prvHeapInit+0xac>)
 8005760:	4413      	add	r3, r2
 8005762:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005768:	4a1d      	ldr	r2, [pc, #116]	@ (80057e0 <prvHeapInit+0xb0>)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800576e:	4b1c      	ldr	r3, [pc, #112]	@ (80057e0 <prvHeapInit+0xb0>)
 8005770:	2200      	movs	r2, #0
 8005772:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4413      	add	r3, r2
 800577a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800577c:	2208      	movs	r2, #8
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	1a9b      	subs	r3, r3, r2
 8005782:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0307 	bic.w	r3, r3, #7
 800578a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4a15      	ldr	r2, [pc, #84]	@ (80057e4 <prvHeapInit+0xb4>)
 8005790:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005792:	4b14      	ldr	r3, [pc, #80]	@ (80057e4 <prvHeapInit+0xb4>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2200      	movs	r2, #0
 8005798:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800579a:	4b12      	ldr	r3, [pc, #72]	@ (80057e4 <prvHeapInit+0xb4>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	1ad2      	subs	r2, r2, r3
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80057b0:	4b0c      	ldr	r3, [pc, #48]	@ (80057e4 <prvHeapInit+0xb4>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	4a0a      	ldr	r2, [pc, #40]	@ (80057e8 <prvHeapInit+0xb8>)
 80057be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	4a09      	ldr	r2, [pc, #36]	@ (80057ec <prvHeapInit+0xbc>)
 80057c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80057c8:	4b09      	ldr	r3, [pc, #36]	@ (80057f0 <prvHeapInit+0xc0>)
 80057ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80057ce:	601a      	str	r2, [r3, #0]
}
 80057d0:	bf00      	nop
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	20000ef4 	.word	0x20000ef4
 80057e0:	20004af4 	.word	0x20004af4
 80057e4:	20004afc 	.word	0x20004afc
 80057e8:	20004b04 	.word	0x20004b04
 80057ec:	20004b00 	.word	0x20004b00
 80057f0:	20004b10 	.word	0x20004b10

080057f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80057fc:	4b28      	ldr	r3, [pc, #160]	@ (80058a0 <prvInsertBlockIntoFreeList+0xac>)
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	e002      	b.n	8005808 <prvInsertBlockIntoFreeList+0x14>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	60fb      	str	r3, [r7, #12]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	429a      	cmp	r2, r3
 8005810:	d8f7      	bhi.n	8005802 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	4413      	add	r3, r2
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	429a      	cmp	r2, r3
 8005822:	d108      	bne.n	8005836 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	441a      	add	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	441a      	add	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d118      	bne.n	800587c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	4b15      	ldr	r3, [pc, #84]	@ (80058a4 <prvInsertBlockIntoFreeList+0xb0>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	429a      	cmp	r2, r3
 8005854:	d00d      	beq.n	8005872 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	441a      	add	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	e008      	b.n	8005884 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005872:	4b0c      	ldr	r3, [pc, #48]	@ (80058a4 <prvInsertBlockIntoFreeList+0xb0>)
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	e003      	b.n	8005884 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	429a      	cmp	r2, r3
 800588a:	d002      	beq.n	8005892 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005892:	bf00      	nop
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	20004af4 	.word	0x20004af4
 80058a4:	20004afc 	.word	0x20004afc

080058a8 <std>:
 80058a8:	2300      	movs	r3, #0
 80058aa:	b510      	push	{r4, lr}
 80058ac:	4604      	mov	r4, r0
 80058ae:	e9c0 3300 	strd	r3, r3, [r0]
 80058b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058b6:	6083      	str	r3, [r0, #8]
 80058b8:	8181      	strh	r1, [r0, #12]
 80058ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80058bc:	81c2      	strh	r2, [r0, #14]
 80058be:	6183      	str	r3, [r0, #24]
 80058c0:	4619      	mov	r1, r3
 80058c2:	2208      	movs	r2, #8
 80058c4:	305c      	adds	r0, #92	@ 0x5c
 80058c6:	f000 f906 	bl	8005ad6 <memset>
 80058ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005900 <std+0x58>)
 80058cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80058ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005904 <std+0x5c>)
 80058d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005908 <std+0x60>)
 80058d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80058d6:	4b0d      	ldr	r3, [pc, #52]	@ (800590c <std+0x64>)
 80058d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80058da:	4b0d      	ldr	r3, [pc, #52]	@ (8005910 <std+0x68>)
 80058dc:	6224      	str	r4, [r4, #32]
 80058de:	429c      	cmp	r4, r3
 80058e0:	d006      	beq.n	80058f0 <std+0x48>
 80058e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80058e6:	4294      	cmp	r4, r2
 80058e8:	d002      	beq.n	80058f0 <std+0x48>
 80058ea:	33d0      	adds	r3, #208	@ 0xd0
 80058ec:	429c      	cmp	r4, r3
 80058ee:	d105      	bne.n	80058fc <std+0x54>
 80058f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80058f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058f8:	f000 b9c4 	b.w	8005c84 <__retarget_lock_init_recursive>
 80058fc:	bd10      	pop	{r4, pc}
 80058fe:	bf00      	nop
 8005900:	08005a51 	.word	0x08005a51
 8005904:	08005a73 	.word	0x08005a73
 8005908:	08005aab 	.word	0x08005aab
 800590c:	08005acf 	.word	0x08005acf
 8005910:	20004b14 	.word	0x20004b14

08005914 <stdio_exit_handler>:
 8005914:	4a02      	ldr	r2, [pc, #8]	@ (8005920 <stdio_exit_handler+0xc>)
 8005916:	4903      	ldr	r1, [pc, #12]	@ (8005924 <stdio_exit_handler+0x10>)
 8005918:	4803      	ldr	r0, [pc, #12]	@ (8005928 <stdio_exit_handler+0x14>)
 800591a:	f000 b869 	b.w	80059f0 <_fwalk_sglue>
 800591e:	bf00      	nop
 8005920:	20000010 	.word	0x20000010
 8005924:	0800653d 	.word	0x0800653d
 8005928:	20000020 	.word	0x20000020

0800592c <cleanup_stdio>:
 800592c:	6841      	ldr	r1, [r0, #4]
 800592e:	4b0c      	ldr	r3, [pc, #48]	@ (8005960 <cleanup_stdio+0x34>)
 8005930:	4299      	cmp	r1, r3
 8005932:	b510      	push	{r4, lr}
 8005934:	4604      	mov	r4, r0
 8005936:	d001      	beq.n	800593c <cleanup_stdio+0x10>
 8005938:	f000 fe00 	bl	800653c <_fflush_r>
 800593c:	68a1      	ldr	r1, [r4, #8]
 800593e:	4b09      	ldr	r3, [pc, #36]	@ (8005964 <cleanup_stdio+0x38>)
 8005940:	4299      	cmp	r1, r3
 8005942:	d002      	beq.n	800594a <cleanup_stdio+0x1e>
 8005944:	4620      	mov	r0, r4
 8005946:	f000 fdf9 	bl	800653c <_fflush_r>
 800594a:	68e1      	ldr	r1, [r4, #12]
 800594c:	4b06      	ldr	r3, [pc, #24]	@ (8005968 <cleanup_stdio+0x3c>)
 800594e:	4299      	cmp	r1, r3
 8005950:	d004      	beq.n	800595c <cleanup_stdio+0x30>
 8005952:	4620      	mov	r0, r4
 8005954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005958:	f000 bdf0 	b.w	800653c <_fflush_r>
 800595c:	bd10      	pop	{r4, pc}
 800595e:	bf00      	nop
 8005960:	20004b14 	.word	0x20004b14
 8005964:	20004b7c 	.word	0x20004b7c
 8005968:	20004be4 	.word	0x20004be4

0800596c <global_stdio_init.part.0>:
 800596c:	b510      	push	{r4, lr}
 800596e:	4b0b      	ldr	r3, [pc, #44]	@ (800599c <global_stdio_init.part.0+0x30>)
 8005970:	4c0b      	ldr	r4, [pc, #44]	@ (80059a0 <global_stdio_init.part.0+0x34>)
 8005972:	4a0c      	ldr	r2, [pc, #48]	@ (80059a4 <global_stdio_init.part.0+0x38>)
 8005974:	601a      	str	r2, [r3, #0]
 8005976:	4620      	mov	r0, r4
 8005978:	2200      	movs	r2, #0
 800597a:	2104      	movs	r1, #4
 800597c:	f7ff ff94 	bl	80058a8 <std>
 8005980:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005984:	2201      	movs	r2, #1
 8005986:	2109      	movs	r1, #9
 8005988:	f7ff ff8e 	bl	80058a8 <std>
 800598c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005990:	2202      	movs	r2, #2
 8005992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005996:	2112      	movs	r1, #18
 8005998:	f7ff bf86 	b.w	80058a8 <std>
 800599c:	20004c4c 	.word	0x20004c4c
 80059a0:	20004b14 	.word	0x20004b14
 80059a4:	08005915 	.word	0x08005915

080059a8 <__sfp_lock_acquire>:
 80059a8:	4801      	ldr	r0, [pc, #4]	@ (80059b0 <__sfp_lock_acquire+0x8>)
 80059aa:	f000 b96c 	b.w	8005c86 <__retarget_lock_acquire_recursive>
 80059ae:	bf00      	nop
 80059b0:	20004c55 	.word	0x20004c55

080059b4 <__sfp_lock_release>:
 80059b4:	4801      	ldr	r0, [pc, #4]	@ (80059bc <__sfp_lock_release+0x8>)
 80059b6:	f000 b967 	b.w	8005c88 <__retarget_lock_release_recursive>
 80059ba:	bf00      	nop
 80059bc:	20004c55 	.word	0x20004c55

080059c0 <__sinit>:
 80059c0:	b510      	push	{r4, lr}
 80059c2:	4604      	mov	r4, r0
 80059c4:	f7ff fff0 	bl	80059a8 <__sfp_lock_acquire>
 80059c8:	6a23      	ldr	r3, [r4, #32]
 80059ca:	b11b      	cbz	r3, 80059d4 <__sinit+0x14>
 80059cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d0:	f7ff bff0 	b.w	80059b4 <__sfp_lock_release>
 80059d4:	4b04      	ldr	r3, [pc, #16]	@ (80059e8 <__sinit+0x28>)
 80059d6:	6223      	str	r3, [r4, #32]
 80059d8:	4b04      	ldr	r3, [pc, #16]	@ (80059ec <__sinit+0x2c>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d1f5      	bne.n	80059cc <__sinit+0xc>
 80059e0:	f7ff ffc4 	bl	800596c <global_stdio_init.part.0>
 80059e4:	e7f2      	b.n	80059cc <__sinit+0xc>
 80059e6:	bf00      	nop
 80059e8:	0800592d 	.word	0x0800592d
 80059ec:	20004c4c 	.word	0x20004c4c

080059f0 <_fwalk_sglue>:
 80059f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059f4:	4607      	mov	r7, r0
 80059f6:	4688      	mov	r8, r1
 80059f8:	4614      	mov	r4, r2
 80059fa:	2600      	movs	r6, #0
 80059fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a00:	f1b9 0901 	subs.w	r9, r9, #1
 8005a04:	d505      	bpl.n	8005a12 <_fwalk_sglue+0x22>
 8005a06:	6824      	ldr	r4, [r4, #0]
 8005a08:	2c00      	cmp	r4, #0
 8005a0a:	d1f7      	bne.n	80059fc <_fwalk_sglue+0xc>
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a12:	89ab      	ldrh	r3, [r5, #12]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d907      	bls.n	8005a28 <_fwalk_sglue+0x38>
 8005a18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	d003      	beq.n	8005a28 <_fwalk_sglue+0x38>
 8005a20:	4629      	mov	r1, r5
 8005a22:	4638      	mov	r0, r7
 8005a24:	47c0      	blx	r8
 8005a26:	4306      	orrs	r6, r0
 8005a28:	3568      	adds	r5, #104	@ 0x68
 8005a2a:	e7e9      	b.n	8005a00 <_fwalk_sglue+0x10>

08005a2c <iprintf>:
 8005a2c:	b40f      	push	{r0, r1, r2, r3}
 8005a2e:	b507      	push	{r0, r1, r2, lr}
 8005a30:	4906      	ldr	r1, [pc, #24]	@ (8005a4c <iprintf+0x20>)
 8005a32:	ab04      	add	r3, sp, #16
 8005a34:	6808      	ldr	r0, [r1, #0]
 8005a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a3a:	6881      	ldr	r1, [r0, #8]
 8005a3c:	9301      	str	r3, [sp, #4]
 8005a3e:	f000 fa55 	bl	8005eec <_vfiprintf_r>
 8005a42:	b003      	add	sp, #12
 8005a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a48:	b004      	add	sp, #16
 8005a4a:	4770      	bx	lr
 8005a4c:	2000001c 	.word	0x2000001c

08005a50 <__sread>:
 8005a50:	b510      	push	{r4, lr}
 8005a52:	460c      	mov	r4, r1
 8005a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a58:	f000 f8c6 	bl	8005be8 <_read_r>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	bfab      	itete	ge
 8005a60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a62:	89a3      	ldrhlt	r3, [r4, #12]
 8005a64:	181b      	addge	r3, r3, r0
 8005a66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a6a:	bfac      	ite	ge
 8005a6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a6e:	81a3      	strhlt	r3, [r4, #12]
 8005a70:	bd10      	pop	{r4, pc}

08005a72 <__swrite>:
 8005a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a76:	461f      	mov	r7, r3
 8005a78:	898b      	ldrh	r3, [r1, #12]
 8005a7a:	05db      	lsls	r3, r3, #23
 8005a7c:	4605      	mov	r5, r0
 8005a7e:	460c      	mov	r4, r1
 8005a80:	4616      	mov	r6, r2
 8005a82:	d505      	bpl.n	8005a90 <__swrite+0x1e>
 8005a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a88:	2302      	movs	r3, #2
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f000 f89a 	bl	8005bc4 <_lseek_r>
 8005a90:	89a3      	ldrh	r3, [r4, #12]
 8005a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a9a:	81a3      	strh	r3, [r4, #12]
 8005a9c:	4632      	mov	r2, r6
 8005a9e:	463b      	mov	r3, r7
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aa6:	f000 b8b1 	b.w	8005c0c <_write_r>

08005aaa <__sseek>:
 8005aaa:	b510      	push	{r4, lr}
 8005aac:	460c      	mov	r4, r1
 8005aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ab2:	f000 f887 	bl	8005bc4 <_lseek_r>
 8005ab6:	1c43      	adds	r3, r0, #1
 8005ab8:	89a3      	ldrh	r3, [r4, #12]
 8005aba:	bf15      	itete	ne
 8005abc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005abe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ac2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ac6:	81a3      	strheq	r3, [r4, #12]
 8005ac8:	bf18      	it	ne
 8005aca:	81a3      	strhne	r3, [r4, #12]
 8005acc:	bd10      	pop	{r4, pc}

08005ace <__sclose>:
 8005ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad2:	f000 b809 	b.w	8005ae8 <_close_r>

08005ad6 <memset>:
 8005ad6:	4402      	add	r2, r0
 8005ad8:	4603      	mov	r3, r0
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d100      	bne.n	8005ae0 <memset+0xa>
 8005ade:	4770      	bx	lr
 8005ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae4:	e7f9      	b.n	8005ada <memset+0x4>
	...

08005ae8 <_close_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	4d06      	ldr	r5, [pc, #24]	@ (8005b04 <_close_r+0x1c>)
 8005aec:	2300      	movs	r3, #0
 8005aee:	4604      	mov	r4, r0
 8005af0:	4608      	mov	r0, r1
 8005af2:	602b      	str	r3, [r5, #0]
 8005af4:	f7fb f8bd 	bl	8000c72 <_close>
 8005af8:	1c43      	adds	r3, r0, #1
 8005afa:	d102      	bne.n	8005b02 <_close_r+0x1a>
 8005afc:	682b      	ldr	r3, [r5, #0]
 8005afe:	b103      	cbz	r3, 8005b02 <_close_r+0x1a>
 8005b00:	6023      	str	r3, [r4, #0]
 8005b02:	bd38      	pop	{r3, r4, r5, pc}
 8005b04:	20004c50 	.word	0x20004c50

08005b08 <_reclaim_reent>:
 8005b08:	4b2d      	ldr	r3, [pc, #180]	@ (8005bc0 <_reclaim_reent+0xb8>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4283      	cmp	r3, r0
 8005b0e:	b570      	push	{r4, r5, r6, lr}
 8005b10:	4604      	mov	r4, r0
 8005b12:	d053      	beq.n	8005bbc <_reclaim_reent+0xb4>
 8005b14:	69c3      	ldr	r3, [r0, #28]
 8005b16:	b31b      	cbz	r3, 8005b60 <_reclaim_reent+0x58>
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	b163      	cbz	r3, 8005b36 <_reclaim_reent+0x2e>
 8005b1c:	2500      	movs	r5, #0
 8005b1e:	69e3      	ldr	r3, [r4, #28]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	5959      	ldr	r1, [r3, r5]
 8005b24:	b9b1      	cbnz	r1, 8005b54 <_reclaim_reent+0x4c>
 8005b26:	3504      	adds	r5, #4
 8005b28:	2d80      	cmp	r5, #128	@ 0x80
 8005b2a:	d1f8      	bne.n	8005b1e <_reclaim_reent+0x16>
 8005b2c:	69e3      	ldr	r3, [r4, #28]
 8005b2e:	4620      	mov	r0, r4
 8005b30:	68d9      	ldr	r1, [r3, #12]
 8005b32:	f000 f8b9 	bl	8005ca8 <_free_r>
 8005b36:	69e3      	ldr	r3, [r4, #28]
 8005b38:	6819      	ldr	r1, [r3, #0]
 8005b3a:	b111      	cbz	r1, 8005b42 <_reclaim_reent+0x3a>
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f000 f8b3 	bl	8005ca8 <_free_r>
 8005b42:	69e3      	ldr	r3, [r4, #28]
 8005b44:	689d      	ldr	r5, [r3, #8]
 8005b46:	b15d      	cbz	r5, 8005b60 <_reclaim_reent+0x58>
 8005b48:	4629      	mov	r1, r5
 8005b4a:	4620      	mov	r0, r4
 8005b4c:	682d      	ldr	r5, [r5, #0]
 8005b4e:	f000 f8ab 	bl	8005ca8 <_free_r>
 8005b52:	e7f8      	b.n	8005b46 <_reclaim_reent+0x3e>
 8005b54:	680e      	ldr	r6, [r1, #0]
 8005b56:	4620      	mov	r0, r4
 8005b58:	f000 f8a6 	bl	8005ca8 <_free_r>
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	e7e1      	b.n	8005b24 <_reclaim_reent+0x1c>
 8005b60:	6961      	ldr	r1, [r4, #20]
 8005b62:	b111      	cbz	r1, 8005b6a <_reclaim_reent+0x62>
 8005b64:	4620      	mov	r0, r4
 8005b66:	f000 f89f 	bl	8005ca8 <_free_r>
 8005b6a:	69e1      	ldr	r1, [r4, #28]
 8005b6c:	b111      	cbz	r1, 8005b74 <_reclaim_reent+0x6c>
 8005b6e:	4620      	mov	r0, r4
 8005b70:	f000 f89a 	bl	8005ca8 <_free_r>
 8005b74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005b76:	b111      	cbz	r1, 8005b7e <_reclaim_reent+0x76>
 8005b78:	4620      	mov	r0, r4
 8005b7a:	f000 f895 	bl	8005ca8 <_free_r>
 8005b7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b80:	b111      	cbz	r1, 8005b88 <_reclaim_reent+0x80>
 8005b82:	4620      	mov	r0, r4
 8005b84:	f000 f890 	bl	8005ca8 <_free_r>
 8005b88:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005b8a:	b111      	cbz	r1, 8005b92 <_reclaim_reent+0x8a>
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	f000 f88b 	bl	8005ca8 <_free_r>
 8005b92:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005b94:	b111      	cbz	r1, 8005b9c <_reclaim_reent+0x94>
 8005b96:	4620      	mov	r0, r4
 8005b98:	f000 f886 	bl	8005ca8 <_free_r>
 8005b9c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005b9e:	b111      	cbz	r1, 8005ba6 <_reclaim_reent+0x9e>
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	f000 f881 	bl	8005ca8 <_free_r>
 8005ba6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005ba8:	b111      	cbz	r1, 8005bb0 <_reclaim_reent+0xa8>
 8005baa:	4620      	mov	r0, r4
 8005bac:	f000 f87c 	bl	8005ca8 <_free_r>
 8005bb0:	6a23      	ldr	r3, [r4, #32]
 8005bb2:	b11b      	cbz	r3, 8005bbc <_reclaim_reent+0xb4>
 8005bb4:	4620      	mov	r0, r4
 8005bb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005bba:	4718      	bx	r3
 8005bbc:	bd70      	pop	{r4, r5, r6, pc}
 8005bbe:	bf00      	nop
 8005bc0:	2000001c 	.word	0x2000001c

08005bc4 <_lseek_r>:
 8005bc4:	b538      	push	{r3, r4, r5, lr}
 8005bc6:	4d07      	ldr	r5, [pc, #28]	@ (8005be4 <_lseek_r+0x20>)
 8005bc8:	4604      	mov	r4, r0
 8005bca:	4608      	mov	r0, r1
 8005bcc:	4611      	mov	r1, r2
 8005bce:	2200      	movs	r2, #0
 8005bd0:	602a      	str	r2, [r5, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f7fb f874 	bl	8000cc0 <_lseek>
 8005bd8:	1c43      	adds	r3, r0, #1
 8005bda:	d102      	bne.n	8005be2 <_lseek_r+0x1e>
 8005bdc:	682b      	ldr	r3, [r5, #0]
 8005bde:	b103      	cbz	r3, 8005be2 <_lseek_r+0x1e>
 8005be0:	6023      	str	r3, [r4, #0]
 8005be2:	bd38      	pop	{r3, r4, r5, pc}
 8005be4:	20004c50 	.word	0x20004c50

08005be8 <_read_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4d07      	ldr	r5, [pc, #28]	@ (8005c08 <_read_r+0x20>)
 8005bec:	4604      	mov	r4, r0
 8005bee:	4608      	mov	r0, r1
 8005bf0:	4611      	mov	r1, r2
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	602a      	str	r2, [r5, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f7fb f802 	bl	8000c00 <_read>
 8005bfc:	1c43      	adds	r3, r0, #1
 8005bfe:	d102      	bne.n	8005c06 <_read_r+0x1e>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	b103      	cbz	r3, 8005c06 <_read_r+0x1e>
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	20004c50 	.word	0x20004c50

08005c0c <_write_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4d07      	ldr	r5, [pc, #28]	@ (8005c2c <_write_r+0x20>)
 8005c10:	4604      	mov	r4, r0
 8005c12:	4608      	mov	r0, r1
 8005c14:	4611      	mov	r1, r2
 8005c16:	2200      	movs	r2, #0
 8005c18:	602a      	str	r2, [r5, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f7fb f80d 	bl	8000c3a <_write>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_write_r+0x1e>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_write_r+0x1e>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	20004c50 	.word	0x20004c50

08005c30 <__errno>:
 8005c30:	4b01      	ldr	r3, [pc, #4]	@ (8005c38 <__errno+0x8>)
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	2000001c 	.word	0x2000001c

08005c3c <__libc_init_array>:
 8005c3c:	b570      	push	{r4, r5, r6, lr}
 8005c3e:	4d0d      	ldr	r5, [pc, #52]	@ (8005c74 <__libc_init_array+0x38>)
 8005c40:	4c0d      	ldr	r4, [pc, #52]	@ (8005c78 <__libc_init_array+0x3c>)
 8005c42:	1b64      	subs	r4, r4, r5
 8005c44:	10a4      	asrs	r4, r4, #2
 8005c46:	2600      	movs	r6, #0
 8005c48:	42a6      	cmp	r6, r4
 8005c4a:	d109      	bne.n	8005c60 <__libc_init_array+0x24>
 8005c4c:	4d0b      	ldr	r5, [pc, #44]	@ (8005c7c <__libc_init_array+0x40>)
 8005c4e:	4c0c      	ldr	r4, [pc, #48]	@ (8005c80 <__libc_init_array+0x44>)
 8005c50:	f000 fdc4 	bl	80067dc <_init>
 8005c54:	1b64      	subs	r4, r4, r5
 8005c56:	10a4      	asrs	r4, r4, #2
 8005c58:	2600      	movs	r6, #0
 8005c5a:	42a6      	cmp	r6, r4
 8005c5c:	d105      	bne.n	8005c6a <__libc_init_array+0x2e>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c64:	4798      	blx	r3
 8005c66:	3601      	adds	r6, #1
 8005c68:	e7ee      	b.n	8005c48 <__libc_init_array+0xc>
 8005c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c6e:	4798      	blx	r3
 8005c70:	3601      	adds	r6, #1
 8005c72:	e7f2      	b.n	8005c5a <__libc_init_array+0x1e>
 8005c74:	08006a00 	.word	0x08006a00
 8005c78:	08006a00 	.word	0x08006a00
 8005c7c:	08006a00 	.word	0x08006a00
 8005c80:	08006a04 	.word	0x08006a04

08005c84 <__retarget_lock_init_recursive>:
 8005c84:	4770      	bx	lr

08005c86 <__retarget_lock_acquire_recursive>:
 8005c86:	4770      	bx	lr

08005c88 <__retarget_lock_release_recursive>:
 8005c88:	4770      	bx	lr

08005c8a <memcpy>:
 8005c8a:	440a      	add	r2, r1
 8005c8c:	4291      	cmp	r1, r2
 8005c8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c92:	d100      	bne.n	8005c96 <memcpy+0xc>
 8005c94:	4770      	bx	lr
 8005c96:	b510      	push	{r4, lr}
 8005c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ca0:	4291      	cmp	r1, r2
 8005ca2:	d1f9      	bne.n	8005c98 <memcpy+0xe>
 8005ca4:	bd10      	pop	{r4, pc}
	...

08005ca8 <_free_r>:
 8005ca8:	b538      	push	{r3, r4, r5, lr}
 8005caa:	4605      	mov	r5, r0
 8005cac:	2900      	cmp	r1, #0
 8005cae:	d041      	beq.n	8005d34 <_free_r+0x8c>
 8005cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cb4:	1f0c      	subs	r4, r1, #4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	bfb8      	it	lt
 8005cba:	18e4      	addlt	r4, r4, r3
 8005cbc:	f000 f8e0 	bl	8005e80 <__malloc_lock>
 8005cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005d38 <_free_r+0x90>)
 8005cc2:	6813      	ldr	r3, [r2, #0]
 8005cc4:	b933      	cbnz	r3, 8005cd4 <_free_r+0x2c>
 8005cc6:	6063      	str	r3, [r4, #4]
 8005cc8:	6014      	str	r4, [r2, #0]
 8005cca:	4628      	mov	r0, r5
 8005ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cd0:	f000 b8dc 	b.w	8005e8c <__malloc_unlock>
 8005cd4:	42a3      	cmp	r3, r4
 8005cd6:	d908      	bls.n	8005cea <_free_r+0x42>
 8005cd8:	6820      	ldr	r0, [r4, #0]
 8005cda:	1821      	adds	r1, r4, r0
 8005cdc:	428b      	cmp	r3, r1
 8005cde:	bf01      	itttt	eq
 8005ce0:	6819      	ldreq	r1, [r3, #0]
 8005ce2:	685b      	ldreq	r3, [r3, #4]
 8005ce4:	1809      	addeq	r1, r1, r0
 8005ce6:	6021      	streq	r1, [r4, #0]
 8005ce8:	e7ed      	b.n	8005cc6 <_free_r+0x1e>
 8005cea:	461a      	mov	r2, r3
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	b10b      	cbz	r3, 8005cf4 <_free_r+0x4c>
 8005cf0:	42a3      	cmp	r3, r4
 8005cf2:	d9fa      	bls.n	8005cea <_free_r+0x42>
 8005cf4:	6811      	ldr	r1, [r2, #0]
 8005cf6:	1850      	adds	r0, r2, r1
 8005cf8:	42a0      	cmp	r0, r4
 8005cfa:	d10b      	bne.n	8005d14 <_free_r+0x6c>
 8005cfc:	6820      	ldr	r0, [r4, #0]
 8005cfe:	4401      	add	r1, r0
 8005d00:	1850      	adds	r0, r2, r1
 8005d02:	4283      	cmp	r3, r0
 8005d04:	6011      	str	r1, [r2, #0]
 8005d06:	d1e0      	bne.n	8005cca <_free_r+0x22>
 8005d08:	6818      	ldr	r0, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	6053      	str	r3, [r2, #4]
 8005d0e:	4408      	add	r0, r1
 8005d10:	6010      	str	r0, [r2, #0]
 8005d12:	e7da      	b.n	8005cca <_free_r+0x22>
 8005d14:	d902      	bls.n	8005d1c <_free_r+0x74>
 8005d16:	230c      	movs	r3, #12
 8005d18:	602b      	str	r3, [r5, #0]
 8005d1a:	e7d6      	b.n	8005cca <_free_r+0x22>
 8005d1c:	6820      	ldr	r0, [r4, #0]
 8005d1e:	1821      	adds	r1, r4, r0
 8005d20:	428b      	cmp	r3, r1
 8005d22:	bf04      	itt	eq
 8005d24:	6819      	ldreq	r1, [r3, #0]
 8005d26:	685b      	ldreq	r3, [r3, #4]
 8005d28:	6063      	str	r3, [r4, #4]
 8005d2a:	bf04      	itt	eq
 8005d2c:	1809      	addeq	r1, r1, r0
 8005d2e:	6021      	streq	r1, [r4, #0]
 8005d30:	6054      	str	r4, [r2, #4]
 8005d32:	e7ca      	b.n	8005cca <_free_r+0x22>
 8005d34:	bd38      	pop	{r3, r4, r5, pc}
 8005d36:	bf00      	nop
 8005d38:	20004c5c 	.word	0x20004c5c

08005d3c <sbrk_aligned>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8005d7c <sbrk_aligned+0x40>)
 8005d40:	460c      	mov	r4, r1
 8005d42:	6831      	ldr	r1, [r6, #0]
 8005d44:	4605      	mov	r5, r0
 8005d46:	b911      	cbnz	r1, 8005d4e <sbrk_aligned+0x12>
 8005d48:	f000 fcb4 	bl	80066b4 <_sbrk_r>
 8005d4c:	6030      	str	r0, [r6, #0]
 8005d4e:	4621      	mov	r1, r4
 8005d50:	4628      	mov	r0, r5
 8005d52:	f000 fcaf 	bl	80066b4 <_sbrk_r>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	d103      	bne.n	8005d62 <sbrk_aligned+0x26>
 8005d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d5e:	4620      	mov	r0, r4
 8005d60:	bd70      	pop	{r4, r5, r6, pc}
 8005d62:	1cc4      	adds	r4, r0, #3
 8005d64:	f024 0403 	bic.w	r4, r4, #3
 8005d68:	42a0      	cmp	r0, r4
 8005d6a:	d0f8      	beq.n	8005d5e <sbrk_aligned+0x22>
 8005d6c:	1a21      	subs	r1, r4, r0
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f000 fca0 	bl	80066b4 <_sbrk_r>
 8005d74:	3001      	adds	r0, #1
 8005d76:	d1f2      	bne.n	8005d5e <sbrk_aligned+0x22>
 8005d78:	e7ef      	b.n	8005d5a <sbrk_aligned+0x1e>
 8005d7a:	bf00      	nop
 8005d7c:	20004c58 	.word	0x20004c58

08005d80 <_malloc_r>:
 8005d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d84:	1ccd      	adds	r5, r1, #3
 8005d86:	f025 0503 	bic.w	r5, r5, #3
 8005d8a:	3508      	adds	r5, #8
 8005d8c:	2d0c      	cmp	r5, #12
 8005d8e:	bf38      	it	cc
 8005d90:	250c      	movcc	r5, #12
 8005d92:	2d00      	cmp	r5, #0
 8005d94:	4606      	mov	r6, r0
 8005d96:	db01      	blt.n	8005d9c <_malloc_r+0x1c>
 8005d98:	42a9      	cmp	r1, r5
 8005d9a:	d904      	bls.n	8005da6 <_malloc_r+0x26>
 8005d9c:	230c      	movs	r3, #12
 8005d9e:	6033      	str	r3, [r6, #0]
 8005da0:	2000      	movs	r0, #0
 8005da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e7c <_malloc_r+0xfc>
 8005daa:	f000 f869 	bl	8005e80 <__malloc_lock>
 8005dae:	f8d8 3000 	ldr.w	r3, [r8]
 8005db2:	461c      	mov	r4, r3
 8005db4:	bb44      	cbnz	r4, 8005e08 <_malloc_r+0x88>
 8005db6:	4629      	mov	r1, r5
 8005db8:	4630      	mov	r0, r6
 8005dba:	f7ff ffbf 	bl	8005d3c <sbrk_aligned>
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	d158      	bne.n	8005e76 <_malloc_r+0xf6>
 8005dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8005dc8:	4627      	mov	r7, r4
 8005dca:	2f00      	cmp	r7, #0
 8005dcc:	d143      	bne.n	8005e56 <_malloc_r+0xd6>
 8005dce:	2c00      	cmp	r4, #0
 8005dd0:	d04b      	beq.n	8005e6a <_malloc_r+0xea>
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	4639      	mov	r1, r7
 8005dd6:	4630      	mov	r0, r6
 8005dd8:	eb04 0903 	add.w	r9, r4, r3
 8005ddc:	f000 fc6a 	bl	80066b4 <_sbrk_r>
 8005de0:	4581      	cmp	r9, r0
 8005de2:	d142      	bne.n	8005e6a <_malloc_r+0xea>
 8005de4:	6821      	ldr	r1, [r4, #0]
 8005de6:	1a6d      	subs	r5, r5, r1
 8005de8:	4629      	mov	r1, r5
 8005dea:	4630      	mov	r0, r6
 8005dec:	f7ff ffa6 	bl	8005d3c <sbrk_aligned>
 8005df0:	3001      	adds	r0, #1
 8005df2:	d03a      	beq.n	8005e6a <_malloc_r+0xea>
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	442b      	add	r3, r5
 8005df8:	6023      	str	r3, [r4, #0]
 8005dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	bb62      	cbnz	r2, 8005e5c <_malloc_r+0xdc>
 8005e02:	f8c8 7000 	str.w	r7, [r8]
 8005e06:	e00f      	b.n	8005e28 <_malloc_r+0xa8>
 8005e08:	6822      	ldr	r2, [r4, #0]
 8005e0a:	1b52      	subs	r2, r2, r5
 8005e0c:	d420      	bmi.n	8005e50 <_malloc_r+0xd0>
 8005e0e:	2a0b      	cmp	r2, #11
 8005e10:	d917      	bls.n	8005e42 <_malloc_r+0xc2>
 8005e12:	1961      	adds	r1, r4, r5
 8005e14:	42a3      	cmp	r3, r4
 8005e16:	6025      	str	r5, [r4, #0]
 8005e18:	bf18      	it	ne
 8005e1a:	6059      	strne	r1, [r3, #4]
 8005e1c:	6863      	ldr	r3, [r4, #4]
 8005e1e:	bf08      	it	eq
 8005e20:	f8c8 1000 	streq.w	r1, [r8]
 8005e24:	5162      	str	r2, [r4, r5]
 8005e26:	604b      	str	r3, [r1, #4]
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f000 f82f 	bl	8005e8c <__malloc_unlock>
 8005e2e:	f104 000b 	add.w	r0, r4, #11
 8005e32:	1d23      	adds	r3, r4, #4
 8005e34:	f020 0007 	bic.w	r0, r0, #7
 8005e38:	1ac2      	subs	r2, r0, r3
 8005e3a:	bf1c      	itt	ne
 8005e3c:	1a1b      	subne	r3, r3, r0
 8005e3e:	50a3      	strne	r3, [r4, r2]
 8005e40:	e7af      	b.n	8005da2 <_malloc_r+0x22>
 8005e42:	6862      	ldr	r2, [r4, #4]
 8005e44:	42a3      	cmp	r3, r4
 8005e46:	bf0c      	ite	eq
 8005e48:	f8c8 2000 	streq.w	r2, [r8]
 8005e4c:	605a      	strne	r2, [r3, #4]
 8005e4e:	e7eb      	b.n	8005e28 <_malloc_r+0xa8>
 8005e50:	4623      	mov	r3, r4
 8005e52:	6864      	ldr	r4, [r4, #4]
 8005e54:	e7ae      	b.n	8005db4 <_malloc_r+0x34>
 8005e56:	463c      	mov	r4, r7
 8005e58:	687f      	ldr	r7, [r7, #4]
 8005e5a:	e7b6      	b.n	8005dca <_malloc_r+0x4a>
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	d1fb      	bne.n	8005e5c <_malloc_r+0xdc>
 8005e64:	2300      	movs	r3, #0
 8005e66:	6053      	str	r3, [r2, #4]
 8005e68:	e7de      	b.n	8005e28 <_malloc_r+0xa8>
 8005e6a:	230c      	movs	r3, #12
 8005e6c:	6033      	str	r3, [r6, #0]
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f000 f80c 	bl	8005e8c <__malloc_unlock>
 8005e74:	e794      	b.n	8005da0 <_malloc_r+0x20>
 8005e76:	6005      	str	r5, [r0, #0]
 8005e78:	e7d6      	b.n	8005e28 <_malloc_r+0xa8>
 8005e7a:	bf00      	nop
 8005e7c:	20004c5c 	.word	0x20004c5c

08005e80 <__malloc_lock>:
 8005e80:	4801      	ldr	r0, [pc, #4]	@ (8005e88 <__malloc_lock+0x8>)
 8005e82:	f7ff bf00 	b.w	8005c86 <__retarget_lock_acquire_recursive>
 8005e86:	bf00      	nop
 8005e88:	20004c54 	.word	0x20004c54

08005e8c <__malloc_unlock>:
 8005e8c:	4801      	ldr	r0, [pc, #4]	@ (8005e94 <__malloc_unlock+0x8>)
 8005e8e:	f7ff befb 	b.w	8005c88 <__retarget_lock_release_recursive>
 8005e92:	bf00      	nop
 8005e94:	20004c54 	.word	0x20004c54

08005e98 <__sfputc_r>:
 8005e98:	6893      	ldr	r3, [r2, #8]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	b410      	push	{r4}
 8005ea0:	6093      	str	r3, [r2, #8]
 8005ea2:	da08      	bge.n	8005eb6 <__sfputc_r+0x1e>
 8005ea4:	6994      	ldr	r4, [r2, #24]
 8005ea6:	42a3      	cmp	r3, r4
 8005ea8:	db01      	blt.n	8005eae <__sfputc_r+0x16>
 8005eaa:	290a      	cmp	r1, #10
 8005eac:	d103      	bne.n	8005eb6 <__sfputc_r+0x1e>
 8005eae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005eb2:	f000 bb6b 	b.w	800658c <__swbuf_r>
 8005eb6:	6813      	ldr	r3, [r2, #0]
 8005eb8:	1c58      	adds	r0, r3, #1
 8005eba:	6010      	str	r0, [r2, #0]
 8005ebc:	7019      	strb	r1, [r3, #0]
 8005ebe:	4608      	mov	r0, r1
 8005ec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <__sfputs_r>:
 8005ec6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec8:	4606      	mov	r6, r0
 8005eca:	460f      	mov	r7, r1
 8005ecc:	4614      	mov	r4, r2
 8005ece:	18d5      	adds	r5, r2, r3
 8005ed0:	42ac      	cmp	r4, r5
 8005ed2:	d101      	bne.n	8005ed8 <__sfputs_r+0x12>
 8005ed4:	2000      	movs	r0, #0
 8005ed6:	e007      	b.n	8005ee8 <__sfputs_r+0x22>
 8005ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005edc:	463a      	mov	r2, r7
 8005ede:	4630      	mov	r0, r6
 8005ee0:	f7ff ffda 	bl	8005e98 <__sfputc_r>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d1f3      	bne.n	8005ed0 <__sfputs_r+0xa>
 8005ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005eec <_vfiprintf_r>:
 8005eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef0:	460d      	mov	r5, r1
 8005ef2:	b09d      	sub	sp, #116	@ 0x74
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	4698      	mov	r8, r3
 8005ef8:	4606      	mov	r6, r0
 8005efa:	b118      	cbz	r0, 8005f04 <_vfiprintf_r+0x18>
 8005efc:	6a03      	ldr	r3, [r0, #32]
 8005efe:	b90b      	cbnz	r3, 8005f04 <_vfiprintf_r+0x18>
 8005f00:	f7ff fd5e 	bl	80059c0 <__sinit>
 8005f04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f06:	07d9      	lsls	r1, r3, #31
 8005f08:	d405      	bmi.n	8005f16 <_vfiprintf_r+0x2a>
 8005f0a:	89ab      	ldrh	r3, [r5, #12]
 8005f0c:	059a      	lsls	r2, r3, #22
 8005f0e:	d402      	bmi.n	8005f16 <_vfiprintf_r+0x2a>
 8005f10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f12:	f7ff feb8 	bl	8005c86 <__retarget_lock_acquire_recursive>
 8005f16:	89ab      	ldrh	r3, [r5, #12]
 8005f18:	071b      	lsls	r3, r3, #28
 8005f1a:	d501      	bpl.n	8005f20 <_vfiprintf_r+0x34>
 8005f1c:	692b      	ldr	r3, [r5, #16]
 8005f1e:	b99b      	cbnz	r3, 8005f48 <_vfiprintf_r+0x5c>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4630      	mov	r0, r6
 8005f24:	f000 fb70 	bl	8006608 <__swsetup_r>
 8005f28:	b170      	cbz	r0, 8005f48 <_vfiprintf_r+0x5c>
 8005f2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f2c:	07dc      	lsls	r4, r3, #31
 8005f2e:	d504      	bpl.n	8005f3a <_vfiprintf_r+0x4e>
 8005f30:	f04f 30ff 	mov.w	r0, #4294967295
 8005f34:	b01d      	add	sp, #116	@ 0x74
 8005f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f3a:	89ab      	ldrh	r3, [r5, #12]
 8005f3c:	0598      	lsls	r0, r3, #22
 8005f3e:	d4f7      	bmi.n	8005f30 <_vfiprintf_r+0x44>
 8005f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f42:	f7ff fea1 	bl	8005c88 <__retarget_lock_release_recursive>
 8005f46:	e7f3      	b.n	8005f30 <_vfiprintf_r+0x44>
 8005f48:	2300      	movs	r3, #0
 8005f4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f4c:	2320      	movs	r3, #32
 8005f4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f52:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f56:	2330      	movs	r3, #48	@ 0x30
 8005f58:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006108 <_vfiprintf_r+0x21c>
 8005f5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f60:	f04f 0901 	mov.w	r9, #1
 8005f64:	4623      	mov	r3, r4
 8005f66:	469a      	mov	sl, r3
 8005f68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f6c:	b10a      	cbz	r2, 8005f72 <_vfiprintf_r+0x86>
 8005f6e:	2a25      	cmp	r2, #37	@ 0x25
 8005f70:	d1f9      	bne.n	8005f66 <_vfiprintf_r+0x7a>
 8005f72:	ebba 0b04 	subs.w	fp, sl, r4
 8005f76:	d00b      	beq.n	8005f90 <_vfiprintf_r+0xa4>
 8005f78:	465b      	mov	r3, fp
 8005f7a:	4622      	mov	r2, r4
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	4630      	mov	r0, r6
 8005f80:	f7ff ffa1 	bl	8005ec6 <__sfputs_r>
 8005f84:	3001      	adds	r0, #1
 8005f86:	f000 80a7 	beq.w	80060d8 <_vfiprintf_r+0x1ec>
 8005f8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f8c:	445a      	add	r2, fp
 8005f8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f90:	f89a 3000 	ldrb.w	r3, [sl]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 809f 	beq.w	80060d8 <_vfiprintf_r+0x1ec>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fa4:	f10a 0a01 	add.w	sl, sl, #1
 8005fa8:	9304      	str	r3, [sp, #16]
 8005faa:	9307      	str	r3, [sp, #28]
 8005fac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fb0:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fb2:	4654      	mov	r4, sl
 8005fb4:	2205      	movs	r2, #5
 8005fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fba:	4853      	ldr	r0, [pc, #332]	@ (8006108 <_vfiprintf_r+0x21c>)
 8005fbc:	f7fa f908 	bl	80001d0 <memchr>
 8005fc0:	9a04      	ldr	r2, [sp, #16]
 8005fc2:	b9d8      	cbnz	r0, 8005ffc <_vfiprintf_r+0x110>
 8005fc4:	06d1      	lsls	r1, r2, #27
 8005fc6:	bf44      	itt	mi
 8005fc8:	2320      	movmi	r3, #32
 8005fca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fce:	0713      	lsls	r3, r2, #28
 8005fd0:	bf44      	itt	mi
 8005fd2:	232b      	movmi	r3, #43	@ 0x2b
 8005fd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fd8:	f89a 3000 	ldrb.w	r3, [sl]
 8005fdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fde:	d015      	beq.n	800600c <_vfiprintf_r+0x120>
 8005fe0:	9a07      	ldr	r2, [sp, #28]
 8005fe2:	4654      	mov	r4, sl
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	f04f 0c0a 	mov.w	ip, #10
 8005fea:	4621      	mov	r1, r4
 8005fec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ff0:	3b30      	subs	r3, #48	@ 0x30
 8005ff2:	2b09      	cmp	r3, #9
 8005ff4:	d94b      	bls.n	800608e <_vfiprintf_r+0x1a2>
 8005ff6:	b1b0      	cbz	r0, 8006026 <_vfiprintf_r+0x13a>
 8005ff8:	9207      	str	r2, [sp, #28]
 8005ffa:	e014      	b.n	8006026 <_vfiprintf_r+0x13a>
 8005ffc:	eba0 0308 	sub.w	r3, r0, r8
 8006000:	fa09 f303 	lsl.w	r3, r9, r3
 8006004:	4313      	orrs	r3, r2
 8006006:	9304      	str	r3, [sp, #16]
 8006008:	46a2      	mov	sl, r4
 800600a:	e7d2      	b.n	8005fb2 <_vfiprintf_r+0xc6>
 800600c:	9b03      	ldr	r3, [sp, #12]
 800600e:	1d19      	adds	r1, r3, #4
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	9103      	str	r1, [sp, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	bfbb      	ittet	lt
 8006018:	425b      	neglt	r3, r3
 800601a:	f042 0202 	orrlt.w	r2, r2, #2
 800601e:	9307      	strge	r3, [sp, #28]
 8006020:	9307      	strlt	r3, [sp, #28]
 8006022:	bfb8      	it	lt
 8006024:	9204      	strlt	r2, [sp, #16]
 8006026:	7823      	ldrb	r3, [r4, #0]
 8006028:	2b2e      	cmp	r3, #46	@ 0x2e
 800602a:	d10a      	bne.n	8006042 <_vfiprintf_r+0x156>
 800602c:	7863      	ldrb	r3, [r4, #1]
 800602e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006030:	d132      	bne.n	8006098 <_vfiprintf_r+0x1ac>
 8006032:	9b03      	ldr	r3, [sp, #12]
 8006034:	1d1a      	adds	r2, r3, #4
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	9203      	str	r2, [sp, #12]
 800603a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800603e:	3402      	adds	r4, #2
 8006040:	9305      	str	r3, [sp, #20]
 8006042:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006118 <_vfiprintf_r+0x22c>
 8006046:	7821      	ldrb	r1, [r4, #0]
 8006048:	2203      	movs	r2, #3
 800604a:	4650      	mov	r0, sl
 800604c:	f7fa f8c0 	bl	80001d0 <memchr>
 8006050:	b138      	cbz	r0, 8006062 <_vfiprintf_r+0x176>
 8006052:	9b04      	ldr	r3, [sp, #16]
 8006054:	eba0 000a 	sub.w	r0, r0, sl
 8006058:	2240      	movs	r2, #64	@ 0x40
 800605a:	4082      	lsls	r2, r0
 800605c:	4313      	orrs	r3, r2
 800605e:	3401      	adds	r4, #1
 8006060:	9304      	str	r3, [sp, #16]
 8006062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006066:	4829      	ldr	r0, [pc, #164]	@ (800610c <_vfiprintf_r+0x220>)
 8006068:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800606c:	2206      	movs	r2, #6
 800606e:	f7fa f8af 	bl	80001d0 <memchr>
 8006072:	2800      	cmp	r0, #0
 8006074:	d03f      	beq.n	80060f6 <_vfiprintf_r+0x20a>
 8006076:	4b26      	ldr	r3, [pc, #152]	@ (8006110 <_vfiprintf_r+0x224>)
 8006078:	bb1b      	cbnz	r3, 80060c2 <_vfiprintf_r+0x1d6>
 800607a:	9b03      	ldr	r3, [sp, #12]
 800607c:	3307      	adds	r3, #7
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	3308      	adds	r3, #8
 8006084:	9303      	str	r3, [sp, #12]
 8006086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006088:	443b      	add	r3, r7
 800608a:	9309      	str	r3, [sp, #36]	@ 0x24
 800608c:	e76a      	b.n	8005f64 <_vfiprintf_r+0x78>
 800608e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006092:	460c      	mov	r4, r1
 8006094:	2001      	movs	r0, #1
 8006096:	e7a8      	b.n	8005fea <_vfiprintf_r+0xfe>
 8006098:	2300      	movs	r3, #0
 800609a:	3401      	adds	r4, #1
 800609c:	9305      	str	r3, [sp, #20]
 800609e:	4619      	mov	r1, r3
 80060a0:	f04f 0c0a 	mov.w	ip, #10
 80060a4:	4620      	mov	r0, r4
 80060a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060aa:	3a30      	subs	r2, #48	@ 0x30
 80060ac:	2a09      	cmp	r2, #9
 80060ae:	d903      	bls.n	80060b8 <_vfiprintf_r+0x1cc>
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d0c6      	beq.n	8006042 <_vfiprintf_r+0x156>
 80060b4:	9105      	str	r1, [sp, #20]
 80060b6:	e7c4      	b.n	8006042 <_vfiprintf_r+0x156>
 80060b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80060bc:	4604      	mov	r4, r0
 80060be:	2301      	movs	r3, #1
 80060c0:	e7f0      	b.n	80060a4 <_vfiprintf_r+0x1b8>
 80060c2:	ab03      	add	r3, sp, #12
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	462a      	mov	r2, r5
 80060c8:	4b12      	ldr	r3, [pc, #72]	@ (8006114 <_vfiprintf_r+0x228>)
 80060ca:	a904      	add	r1, sp, #16
 80060cc:	4630      	mov	r0, r6
 80060ce:	f3af 8000 	nop.w
 80060d2:	4607      	mov	r7, r0
 80060d4:	1c78      	adds	r0, r7, #1
 80060d6:	d1d6      	bne.n	8006086 <_vfiprintf_r+0x19a>
 80060d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060da:	07d9      	lsls	r1, r3, #31
 80060dc:	d405      	bmi.n	80060ea <_vfiprintf_r+0x1fe>
 80060de:	89ab      	ldrh	r3, [r5, #12]
 80060e0:	059a      	lsls	r2, r3, #22
 80060e2:	d402      	bmi.n	80060ea <_vfiprintf_r+0x1fe>
 80060e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060e6:	f7ff fdcf 	bl	8005c88 <__retarget_lock_release_recursive>
 80060ea:	89ab      	ldrh	r3, [r5, #12]
 80060ec:	065b      	lsls	r3, r3, #25
 80060ee:	f53f af1f 	bmi.w	8005f30 <_vfiprintf_r+0x44>
 80060f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060f4:	e71e      	b.n	8005f34 <_vfiprintf_r+0x48>
 80060f6:	ab03      	add	r3, sp, #12
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	462a      	mov	r2, r5
 80060fc:	4b05      	ldr	r3, [pc, #20]	@ (8006114 <_vfiprintf_r+0x228>)
 80060fe:	a904      	add	r1, sp, #16
 8006100:	4630      	mov	r0, r6
 8006102:	f000 f879 	bl	80061f8 <_printf_i>
 8006106:	e7e4      	b.n	80060d2 <_vfiprintf_r+0x1e6>
 8006108:	080069c4 	.word	0x080069c4
 800610c:	080069ce 	.word	0x080069ce
 8006110:	00000000 	.word	0x00000000
 8006114:	08005ec7 	.word	0x08005ec7
 8006118:	080069ca 	.word	0x080069ca

0800611c <_printf_common>:
 800611c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006120:	4616      	mov	r6, r2
 8006122:	4698      	mov	r8, r3
 8006124:	688a      	ldr	r2, [r1, #8]
 8006126:	690b      	ldr	r3, [r1, #16]
 8006128:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800612c:	4293      	cmp	r3, r2
 800612e:	bfb8      	it	lt
 8006130:	4613      	movlt	r3, r2
 8006132:	6033      	str	r3, [r6, #0]
 8006134:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006138:	4607      	mov	r7, r0
 800613a:	460c      	mov	r4, r1
 800613c:	b10a      	cbz	r2, 8006142 <_printf_common+0x26>
 800613e:	3301      	adds	r3, #1
 8006140:	6033      	str	r3, [r6, #0]
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	0699      	lsls	r1, r3, #26
 8006146:	bf42      	ittt	mi
 8006148:	6833      	ldrmi	r3, [r6, #0]
 800614a:	3302      	addmi	r3, #2
 800614c:	6033      	strmi	r3, [r6, #0]
 800614e:	6825      	ldr	r5, [r4, #0]
 8006150:	f015 0506 	ands.w	r5, r5, #6
 8006154:	d106      	bne.n	8006164 <_printf_common+0x48>
 8006156:	f104 0a19 	add.w	sl, r4, #25
 800615a:	68e3      	ldr	r3, [r4, #12]
 800615c:	6832      	ldr	r2, [r6, #0]
 800615e:	1a9b      	subs	r3, r3, r2
 8006160:	42ab      	cmp	r3, r5
 8006162:	dc26      	bgt.n	80061b2 <_printf_common+0x96>
 8006164:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006168:	6822      	ldr	r2, [r4, #0]
 800616a:	3b00      	subs	r3, #0
 800616c:	bf18      	it	ne
 800616e:	2301      	movne	r3, #1
 8006170:	0692      	lsls	r2, r2, #26
 8006172:	d42b      	bmi.n	80061cc <_printf_common+0xb0>
 8006174:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006178:	4641      	mov	r1, r8
 800617a:	4638      	mov	r0, r7
 800617c:	47c8      	blx	r9
 800617e:	3001      	adds	r0, #1
 8006180:	d01e      	beq.n	80061c0 <_printf_common+0xa4>
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	6922      	ldr	r2, [r4, #16]
 8006186:	f003 0306 	and.w	r3, r3, #6
 800618a:	2b04      	cmp	r3, #4
 800618c:	bf02      	ittt	eq
 800618e:	68e5      	ldreq	r5, [r4, #12]
 8006190:	6833      	ldreq	r3, [r6, #0]
 8006192:	1aed      	subeq	r5, r5, r3
 8006194:	68a3      	ldr	r3, [r4, #8]
 8006196:	bf0c      	ite	eq
 8006198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800619c:	2500      	movne	r5, #0
 800619e:	4293      	cmp	r3, r2
 80061a0:	bfc4      	itt	gt
 80061a2:	1a9b      	subgt	r3, r3, r2
 80061a4:	18ed      	addgt	r5, r5, r3
 80061a6:	2600      	movs	r6, #0
 80061a8:	341a      	adds	r4, #26
 80061aa:	42b5      	cmp	r5, r6
 80061ac:	d11a      	bne.n	80061e4 <_printf_common+0xc8>
 80061ae:	2000      	movs	r0, #0
 80061b0:	e008      	b.n	80061c4 <_printf_common+0xa8>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4652      	mov	r2, sl
 80061b6:	4641      	mov	r1, r8
 80061b8:	4638      	mov	r0, r7
 80061ba:	47c8      	blx	r9
 80061bc:	3001      	adds	r0, #1
 80061be:	d103      	bne.n	80061c8 <_printf_common+0xac>
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c8:	3501      	adds	r5, #1
 80061ca:	e7c6      	b.n	800615a <_printf_common+0x3e>
 80061cc:	18e1      	adds	r1, r4, r3
 80061ce:	1c5a      	adds	r2, r3, #1
 80061d0:	2030      	movs	r0, #48	@ 0x30
 80061d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061d6:	4422      	add	r2, r4
 80061d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061e0:	3302      	adds	r3, #2
 80061e2:	e7c7      	b.n	8006174 <_printf_common+0x58>
 80061e4:	2301      	movs	r3, #1
 80061e6:	4622      	mov	r2, r4
 80061e8:	4641      	mov	r1, r8
 80061ea:	4638      	mov	r0, r7
 80061ec:	47c8      	blx	r9
 80061ee:	3001      	adds	r0, #1
 80061f0:	d0e6      	beq.n	80061c0 <_printf_common+0xa4>
 80061f2:	3601      	adds	r6, #1
 80061f4:	e7d9      	b.n	80061aa <_printf_common+0x8e>
	...

080061f8 <_printf_i>:
 80061f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	7e0f      	ldrb	r7, [r1, #24]
 80061fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006200:	2f78      	cmp	r7, #120	@ 0x78
 8006202:	4691      	mov	r9, r2
 8006204:	4680      	mov	r8, r0
 8006206:	460c      	mov	r4, r1
 8006208:	469a      	mov	sl, r3
 800620a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800620e:	d807      	bhi.n	8006220 <_printf_i+0x28>
 8006210:	2f62      	cmp	r7, #98	@ 0x62
 8006212:	d80a      	bhi.n	800622a <_printf_i+0x32>
 8006214:	2f00      	cmp	r7, #0
 8006216:	f000 80d1 	beq.w	80063bc <_printf_i+0x1c4>
 800621a:	2f58      	cmp	r7, #88	@ 0x58
 800621c:	f000 80b8 	beq.w	8006390 <_printf_i+0x198>
 8006220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006224:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006228:	e03a      	b.n	80062a0 <_printf_i+0xa8>
 800622a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800622e:	2b15      	cmp	r3, #21
 8006230:	d8f6      	bhi.n	8006220 <_printf_i+0x28>
 8006232:	a101      	add	r1, pc, #4	@ (adr r1, 8006238 <_printf_i+0x40>)
 8006234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006238:	08006291 	.word	0x08006291
 800623c:	080062a5 	.word	0x080062a5
 8006240:	08006221 	.word	0x08006221
 8006244:	08006221 	.word	0x08006221
 8006248:	08006221 	.word	0x08006221
 800624c:	08006221 	.word	0x08006221
 8006250:	080062a5 	.word	0x080062a5
 8006254:	08006221 	.word	0x08006221
 8006258:	08006221 	.word	0x08006221
 800625c:	08006221 	.word	0x08006221
 8006260:	08006221 	.word	0x08006221
 8006264:	080063a3 	.word	0x080063a3
 8006268:	080062cf 	.word	0x080062cf
 800626c:	0800635d 	.word	0x0800635d
 8006270:	08006221 	.word	0x08006221
 8006274:	08006221 	.word	0x08006221
 8006278:	080063c5 	.word	0x080063c5
 800627c:	08006221 	.word	0x08006221
 8006280:	080062cf 	.word	0x080062cf
 8006284:	08006221 	.word	0x08006221
 8006288:	08006221 	.word	0x08006221
 800628c:	08006365 	.word	0x08006365
 8006290:	6833      	ldr	r3, [r6, #0]
 8006292:	1d1a      	adds	r2, r3, #4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	6032      	str	r2, [r6, #0]
 8006298:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800629c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062a0:	2301      	movs	r3, #1
 80062a2:	e09c      	b.n	80063de <_printf_i+0x1e6>
 80062a4:	6833      	ldr	r3, [r6, #0]
 80062a6:	6820      	ldr	r0, [r4, #0]
 80062a8:	1d19      	adds	r1, r3, #4
 80062aa:	6031      	str	r1, [r6, #0]
 80062ac:	0606      	lsls	r6, r0, #24
 80062ae:	d501      	bpl.n	80062b4 <_printf_i+0xbc>
 80062b0:	681d      	ldr	r5, [r3, #0]
 80062b2:	e003      	b.n	80062bc <_printf_i+0xc4>
 80062b4:	0645      	lsls	r5, r0, #25
 80062b6:	d5fb      	bpl.n	80062b0 <_printf_i+0xb8>
 80062b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062bc:	2d00      	cmp	r5, #0
 80062be:	da03      	bge.n	80062c8 <_printf_i+0xd0>
 80062c0:	232d      	movs	r3, #45	@ 0x2d
 80062c2:	426d      	negs	r5, r5
 80062c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062c8:	4858      	ldr	r0, [pc, #352]	@ (800642c <_printf_i+0x234>)
 80062ca:	230a      	movs	r3, #10
 80062cc:	e011      	b.n	80062f2 <_printf_i+0xfa>
 80062ce:	6821      	ldr	r1, [r4, #0]
 80062d0:	6833      	ldr	r3, [r6, #0]
 80062d2:	0608      	lsls	r0, r1, #24
 80062d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062d8:	d402      	bmi.n	80062e0 <_printf_i+0xe8>
 80062da:	0649      	lsls	r1, r1, #25
 80062dc:	bf48      	it	mi
 80062de:	b2ad      	uxthmi	r5, r5
 80062e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80062e2:	4852      	ldr	r0, [pc, #328]	@ (800642c <_printf_i+0x234>)
 80062e4:	6033      	str	r3, [r6, #0]
 80062e6:	bf14      	ite	ne
 80062e8:	230a      	movne	r3, #10
 80062ea:	2308      	moveq	r3, #8
 80062ec:	2100      	movs	r1, #0
 80062ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062f2:	6866      	ldr	r6, [r4, #4]
 80062f4:	60a6      	str	r6, [r4, #8]
 80062f6:	2e00      	cmp	r6, #0
 80062f8:	db05      	blt.n	8006306 <_printf_i+0x10e>
 80062fa:	6821      	ldr	r1, [r4, #0]
 80062fc:	432e      	orrs	r6, r5
 80062fe:	f021 0104 	bic.w	r1, r1, #4
 8006302:	6021      	str	r1, [r4, #0]
 8006304:	d04b      	beq.n	800639e <_printf_i+0x1a6>
 8006306:	4616      	mov	r6, r2
 8006308:	fbb5 f1f3 	udiv	r1, r5, r3
 800630c:	fb03 5711 	mls	r7, r3, r1, r5
 8006310:	5dc7      	ldrb	r7, [r0, r7]
 8006312:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006316:	462f      	mov	r7, r5
 8006318:	42bb      	cmp	r3, r7
 800631a:	460d      	mov	r5, r1
 800631c:	d9f4      	bls.n	8006308 <_printf_i+0x110>
 800631e:	2b08      	cmp	r3, #8
 8006320:	d10b      	bne.n	800633a <_printf_i+0x142>
 8006322:	6823      	ldr	r3, [r4, #0]
 8006324:	07df      	lsls	r7, r3, #31
 8006326:	d508      	bpl.n	800633a <_printf_i+0x142>
 8006328:	6923      	ldr	r3, [r4, #16]
 800632a:	6861      	ldr	r1, [r4, #4]
 800632c:	4299      	cmp	r1, r3
 800632e:	bfde      	ittt	le
 8006330:	2330      	movle	r3, #48	@ 0x30
 8006332:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006336:	f106 36ff 	addle.w	r6, r6, #4294967295
 800633a:	1b92      	subs	r2, r2, r6
 800633c:	6122      	str	r2, [r4, #16]
 800633e:	f8cd a000 	str.w	sl, [sp]
 8006342:	464b      	mov	r3, r9
 8006344:	aa03      	add	r2, sp, #12
 8006346:	4621      	mov	r1, r4
 8006348:	4640      	mov	r0, r8
 800634a:	f7ff fee7 	bl	800611c <_printf_common>
 800634e:	3001      	adds	r0, #1
 8006350:	d14a      	bne.n	80063e8 <_printf_i+0x1f0>
 8006352:	f04f 30ff 	mov.w	r0, #4294967295
 8006356:	b004      	add	sp, #16
 8006358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	f043 0320 	orr.w	r3, r3, #32
 8006362:	6023      	str	r3, [r4, #0]
 8006364:	4832      	ldr	r0, [pc, #200]	@ (8006430 <_printf_i+0x238>)
 8006366:	2778      	movs	r7, #120	@ 0x78
 8006368:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800636c:	6823      	ldr	r3, [r4, #0]
 800636e:	6831      	ldr	r1, [r6, #0]
 8006370:	061f      	lsls	r7, r3, #24
 8006372:	f851 5b04 	ldr.w	r5, [r1], #4
 8006376:	d402      	bmi.n	800637e <_printf_i+0x186>
 8006378:	065f      	lsls	r7, r3, #25
 800637a:	bf48      	it	mi
 800637c:	b2ad      	uxthmi	r5, r5
 800637e:	6031      	str	r1, [r6, #0]
 8006380:	07d9      	lsls	r1, r3, #31
 8006382:	bf44      	itt	mi
 8006384:	f043 0320 	orrmi.w	r3, r3, #32
 8006388:	6023      	strmi	r3, [r4, #0]
 800638a:	b11d      	cbz	r5, 8006394 <_printf_i+0x19c>
 800638c:	2310      	movs	r3, #16
 800638e:	e7ad      	b.n	80062ec <_printf_i+0xf4>
 8006390:	4826      	ldr	r0, [pc, #152]	@ (800642c <_printf_i+0x234>)
 8006392:	e7e9      	b.n	8006368 <_printf_i+0x170>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	f023 0320 	bic.w	r3, r3, #32
 800639a:	6023      	str	r3, [r4, #0]
 800639c:	e7f6      	b.n	800638c <_printf_i+0x194>
 800639e:	4616      	mov	r6, r2
 80063a0:	e7bd      	b.n	800631e <_printf_i+0x126>
 80063a2:	6833      	ldr	r3, [r6, #0]
 80063a4:	6825      	ldr	r5, [r4, #0]
 80063a6:	6961      	ldr	r1, [r4, #20]
 80063a8:	1d18      	adds	r0, r3, #4
 80063aa:	6030      	str	r0, [r6, #0]
 80063ac:	062e      	lsls	r6, r5, #24
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	d501      	bpl.n	80063b6 <_printf_i+0x1be>
 80063b2:	6019      	str	r1, [r3, #0]
 80063b4:	e002      	b.n	80063bc <_printf_i+0x1c4>
 80063b6:	0668      	lsls	r0, r5, #25
 80063b8:	d5fb      	bpl.n	80063b2 <_printf_i+0x1ba>
 80063ba:	8019      	strh	r1, [r3, #0]
 80063bc:	2300      	movs	r3, #0
 80063be:	6123      	str	r3, [r4, #16]
 80063c0:	4616      	mov	r6, r2
 80063c2:	e7bc      	b.n	800633e <_printf_i+0x146>
 80063c4:	6833      	ldr	r3, [r6, #0]
 80063c6:	1d1a      	adds	r2, r3, #4
 80063c8:	6032      	str	r2, [r6, #0]
 80063ca:	681e      	ldr	r6, [r3, #0]
 80063cc:	6862      	ldr	r2, [r4, #4]
 80063ce:	2100      	movs	r1, #0
 80063d0:	4630      	mov	r0, r6
 80063d2:	f7f9 fefd 	bl	80001d0 <memchr>
 80063d6:	b108      	cbz	r0, 80063dc <_printf_i+0x1e4>
 80063d8:	1b80      	subs	r0, r0, r6
 80063da:	6060      	str	r0, [r4, #4]
 80063dc:	6863      	ldr	r3, [r4, #4]
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	2300      	movs	r3, #0
 80063e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063e6:	e7aa      	b.n	800633e <_printf_i+0x146>
 80063e8:	6923      	ldr	r3, [r4, #16]
 80063ea:	4632      	mov	r2, r6
 80063ec:	4649      	mov	r1, r9
 80063ee:	4640      	mov	r0, r8
 80063f0:	47d0      	blx	sl
 80063f2:	3001      	adds	r0, #1
 80063f4:	d0ad      	beq.n	8006352 <_printf_i+0x15a>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	079b      	lsls	r3, r3, #30
 80063fa:	d413      	bmi.n	8006424 <_printf_i+0x22c>
 80063fc:	68e0      	ldr	r0, [r4, #12]
 80063fe:	9b03      	ldr	r3, [sp, #12]
 8006400:	4298      	cmp	r0, r3
 8006402:	bfb8      	it	lt
 8006404:	4618      	movlt	r0, r3
 8006406:	e7a6      	b.n	8006356 <_printf_i+0x15e>
 8006408:	2301      	movs	r3, #1
 800640a:	4632      	mov	r2, r6
 800640c:	4649      	mov	r1, r9
 800640e:	4640      	mov	r0, r8
 8006410:	47d0      	blx	sl
 8006412:	3001      	adds	r0, #1
 8006414:	d09d      	beq.n	8006352 <_printf_i+0x15a>
 8006416:	3501      	adds	r5, #1
 8006418:	68e3      	ldr	r3, [r4, #12]
 800641a:	9903      	ldr	r1, [sp, #12]
 800641c:	1a5b      	subs	r3, r3, r1
 800641e:	42ab      	cmp	r3, r5
 8006420:	dcf2      	bgt.n	8006408 <_printf_i+0x210>
 8006422:	e7eb      	b.n	80063fc <_printf_i+0x204>
 8006424:	2500      	movs	r5, #0
 8006426:	f104 0619 	add.w	r6, r4, #25
 800642a:	e7f5      	b.n	8006418 <_printf_i+0x220>
 800642c:	080069d5 	.word	0x080069d5
 8006430:	080069e6 	.word	0x080069e6

08006434 <__sflush_r>:
 8006434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800643c:	0716      	lsls	r6, r2, #28
 800643e:	4605      	mov	r5, r0
 8006440:	460c      	mov	r4, r1
 8006442:	d454      	bmi.n	80064ee <__sflush_r+0xba>
 8006444:	684b      	ldr	r3, [r1, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	dc02      	bgt.n	8006450 <__sflush_r+0x1c>
 800644a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800644c:	2b00      	cmp	r3, #0
 800644e:	dd48      	ble.n	80064e2 <__sflush_r+0xae>
 8006450:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006452:	2e00      	cmp	r6, #0
 8006454:	d045      	beq.n	80064e2 <__sflush_r+0xae>
 8006456:	2300      	movs	r3, #0
 8006458:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800645c:	682f      	ldr	r7, [r5, #0]
 800645e:	6a21      	ldr	r1, [r4, #32]
 8006460:	602b      	str	r3, [r5, #0]
 8006462:	d030      	beq.n	80064c6 <__sflush_r+0x92>
 8006464:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006466:	89a3      	ldrh	r3, [r4, #12]
 8006468:	0759      	lsls	r1, r3, #29
 800646a:	d505      	bpl.n	8006478 <__sflush_r+0x44>
 800646c:	6863      	ldr	r3, [r4, #4]
 800646e:	1ad2      	subs	r2, r2, r3
 8006470:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006472:	b10b      	cbz	r3, 8006478 <__sflush_r+0x44>
 8006474:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006476:	1ad2      	subs	r2, r2, r3
 8006478:	2300      	movs	r3, #0
 800647a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800647c:	6a21      	ldr	r1, [r4, #32]
 800647e:	4628      	mov	r0, r5
 8006480:	47b0      	blx	r6
 8006482:	1c43      	adds	r3, r0, #1
 8006484:	89a3      	ldrh	r3, [r4, #12]
 8006486:	d106      	bne.n	8006496 <__sflush_r+0x62>
 8006488:	6829      	ldr	r1, [r5, #0]
 800648a:	291d      	cmp	r1, #29
 800648c:	d82b      	bhi.n	80064e6 <__sflush_r+0xb2>
 800648e:	4a2a      	ldr	r2, [pc, #168]	@ (8006538 <__sflush_r+0x104>)
 8006490:	40ca      	lsrs	r2, r1
 8006492:	07d6      	lsls	r6, r2, #31
 8006494:	d527      	bpl.n	80064e6 <__sflush_r+0xb2>
 8006496:	2200      	movs	r2, #0
 8006498:	6062      	str	r2, [r4, #4]
 800649a:	04d9      	lsls	r1, r3, #19
 800649c:	6922      	ldr	r2, [r4, #16]
 800649e:	6022      	str	r2, [r4, #0]
 80064a0:	d504      	bpl.n	80064ac <__sflush_r+0x78>
 80064a2:	1c42      	adds	r2, r0, #1
 80064a4:	d101      	bne.n	80064aa <__sflush_r+0x76>
 80064a6:	682b      	ldr	r3, [r5, #0]
 80064a8:	b903      	cbnz	r3, 80064ac <__sflush_r+0x78>
 80064aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80064ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064ae:	602f      	str	r7, [r5, #0]
 80064b0:	b1b9      	cbz	r1, 80064e2 <__sflush_r+0xae>
 80064b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064b6:	4299      	cmp	r1, r3
 80064b8:	d002      	beq.n	80064c0 <__sflush_r+0x8c>
 80064ba:	4628      	mov	r0, r5
 80064bc:	f7ff fbf4 	bl	8005ca8 <_free_r>
 80064c0:	2300      	movs	r3, #0
 80064c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80064c4:	e00d      	b.n	80064e2 <__sflush_r+0xae>
 80064c6:	2301      	movs	r3, #1
 80064c8:	4628      	mov	r0, r5
 80064ca:	47b0      	blx	r6
 80064cc:	4602      	mov	r2, r0
 80064ce:	1c50      	adds	r0, r2, #1
 80064d0:	d1c9      	bne.n	8006466 <__sflush_r+0x32>
 80064d2:	682b      	ldr	r3, [r5, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0c6      	beq.n	8006466 <__sflush_r+0x32>
 80064d8:	2b1d      	cmp	r3, #29
 80064da:	d001      	beq.n	80064e0 <__sflush_r+0xac>
 80064dc:	2b16      	cmp	r3, #22
 80064de:	d11e      	bne.n	800651e <__sflush_r+0xea>
 80064e0:	602f      	str	r7, [r5, #0]
 80064e2:	2000      	movs	r0, #0
 80064e4:	e022      	b.n	800652c <__sflush_r+0xf8>
 80064e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ea:	b21b      	sxth	r3, r3
 80064ec:	e01b      	b.n	8006526 <__sflush_r+0xf2>
 80064ee:	690f      	ldr	r7, [r1, #16]
 80064f0:	2f00      	cmp	r7, #0
 80064f2:	d0f6      	beq.n	80064e2 <__sflush_r+0xae>
 80064f4:	0793      	lsls	r3, r2, #30
 80064f6:	680e      	ldr	r6, [r1, #0]
 80064f8:	bf08      	it	eq
 80064fa:	694b      	ldreq	r3, [r1, #20]
 80064fc:	600f      	str	r7, [r1, #0]
 80064fe:	bf18      	it	ne
 8006500:	2300      	movne	r3, #0
 8006502:	eba6 0807 	sub.w	r8, r6, r7
 8006506:	608b      	str	r3, [r1, #8]
 8006508:	f1b8 0f00 	cmp.w	r8, #0
 800650c:	dde9      	ble.n	80064e2 <__sflush_r+0xae>
 800650e:	6a21      	ldr	r1, [r4, #32]
 8006510:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006512:	4643      	mov	r3, r8
 8006514:	463a      	mov	r2, r7
 8006516:	4628      	mov	r0, r5
 8006518:	47b0      	blx	r6
 800651a:	2800      	cmp	r0, #0
 800651c:	dc08      	bgt.n	8006530 <__sflush_r+0xfc>
 800651e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006526:	81a3      	strh	r3, [r4, #12]
 8006528:	f04f 30ff 	mov.w	r0, #4294967295
 800652c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006530:	4407      	add	r7, r0
 8006532:	eba8 0800 	sub.w	r8, r8, r0
 8006536:	e7e7      	b.n	8006508 <__sflush_r+0xd4>
 8006538:	20400001 	.word	0x20400001

0800653c <_fflush_r>:
 800653c:	b538      	push	{r3, r4, r5, lr}
 800653e:	690b      	ldr	r3, [r1, #16]
 8006540:	4605      	mov	r5, r0
 8006542:	460c      	mov	r4, r1
 8006544:	b913      	cbnz	r3, 800654c <_fflush_r+0x10>
 8006546:	2500      	movs	r5, #0
 8006548:	4628      	mov	r0, r5
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	b118      	cbz	r0, 8006556 <_fflush_r+0x1a>
 800654e:	6a03      	ldr	r3, [r0, #32]
 8006550:	b90b      	cbnz	r3, 8006556 <_fflush_r+0x1a>
 8006552:	f7ff fa35 	bl	80059c0 <__sinit>
 8006556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d0f3      	beq.n	8006546 <_fflush_r+0xa>
 800655e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006560:	07d0      	lsls	r0, r2, #31
 8006562:	d404      	bmi.n	800656e <_fflush_r+0x32>
 8006564:	0599      	lsls	r1, r3, #22
 8006566:	d402      	bmi.n	800656e <_fflush_r+0x32>
 8006568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800656a:	f7ff fb8c 	bl	8005c86 <__retarget_lock_acquire_recursive>
 800656e:	4628      	mov	r0, r5
 8006570:	4621      	mov	r1, r4
 8006572:	f7ff ff5f 	bl	8006434 <__sflush_r>
 8006576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006578:	07da      	lsls	r2, r3, #31
 800657a:	4605      	mov	r5, r0
 800657c:	d4e4      	bmi.n	8006548 <_fflush_r+0xc>
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	059b      	lsls	r3, r3, #22
 8006582:	d4e1      	bmi.n	8006548 <_fflush_r+0xc>
 8006584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006586:	f7ff fb7f 	bl	8005c88 <__retarget_lock_release_recursive>
 800658a:	e7dd      	b.n	8006548 <_fflush_r+0xc>

0800658c <__swbuf_r>:
 800658c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800658e:	460e      	mov	r6, r1
 8006590:	4614      	mov	r4, r2
 8006592:	4605      	mov	r5, r0
 8006594:	b118      	cbz	r0, 800659e <__swbuf_r+0x12>
 8006596:	6a03      	ldr	r3, [r0, #32]
 8006598:	b90b      	cbnz	r3, 800659e <__swbuf_r+0x12>
 800659a:	f7ff fa11 	bl	80059c0 <__sinit>
 800659e:	69a3      	ldr	r3, [r4, #24]
 80065a0:	60a3      	str	r3, [r4, #8]
 80065a2:	89a3      	ldrh	r3, [r4, #12]
 80065a4:	071a      	lsls	r2, r3, #28
 80065a6:	d501      	bpl.n	80065ac <__swbuf_r+0x20>
 80065a8:	6923      	ldr	r3, [r4, #16]
 80065aa:	b943      	cbnz	r3, 80065be <__swbuf_r+0x32>
 80065ac:	4621      	mov	r1, r4
 80065ae:	4628      	mov	r0, r5
 80065b0:	f000 f82a 	bl	8006608 <__swsetup_r>
 80065b4:	b118      	cbz	r0, 80065be <__swbuf_r+0x32>
 80065b6:	f04f 37ff 	mov.w	r7, #4294967295
 80065ba:	4638      	mov	r0, r7
 80065bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	6922      	ldr	r2, [r4, #16]
 80065c2:	1a98      	subs	r0, r3, r2
 80065c4:	6963      	ldr	r3, [r4, #20]
 80065c6:	b2f6      	uxtb	r6, r6
 80065c8:	4283      	cmp	r3, r0
 80065ca:	4637      	mov	r7, r6
 80065cc:	dc05      	bgt.n	80065da <__swbuf_r+0x4e>
 80065ce:	4621      	mov	r1, r4
 80065d0:	4628      	mov	r0, r5
 80065d2:	f7ff ffb3 	bl	800653c <_fflush_r>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d1ed      	bne.n	80065b6 <__swbuf_r+0x2a>
 80065da:	68a3      	ldr	r3, [r4, #8]
 80065dc:	3b01      	subs	r3, #1
 80065de:	60a3      	str	r3, [r4, #8]
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	6022      	str	r2, [r4, #0]
 80065e6:	701e      	strb	r6, [r3, #0]
 80065e8:	6962      	ldr	r2, [r4, #20]
 80065ea:	1c43      	adds	r3, r0, #1
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d004      	beq.n	80065fa <__swbuf_r+0x6e>
 80065f0:	89a3      	ldrh	r3, [r4, #12]
 80065f2:	07db      	lsls	r3, r3, #31
 80065f4:	d5e1      	bpl.n	80065ba <__swbuf_r+0x2e>
 80065f6:	2e0a      	cmp	r6, #10
 80065f8:	d1df      	bne.n	80065ba <__swbuf_r+0x2e>
 80065fa:	4621      	mov	r1, r4
 80065fc:	4628      	mov	r0, r5
 80065fe:	f7ff ff9d 	bl	800653c <_fflush_r>
 8006602:	2800      	cmp	r0, #0
 8006604:	d0d9      	beq.n	80065ba <__swbuf_r+0x2e>
 8006606:	e7d6      	b.n	80065b6 <__swbuf_r+0x2a>

08006608 <__swsetup_r>:
 8006608:	b538      	push	{r3, r4, r5, lr}
 800660a:	4b29      	ldr	r3, [pc, #164]	@ (80066b0 <__swsetup_r+0xa8>)
 800660c:	4605      	mov	r5, r0
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	460c      	mov	r4, r1
 8006612:	b118      	cbz	r0, 800661c <__swsetup_r+0x14>
 8006614:	6a03      	ldr	r3, [r0, #32]
 8006616:	b90b      	cbnz	r3, 800661c <__swsetup_r+0x14>
 8006618:	f7ff f9d2 	bl	80059c0 <__sinit>
 800661c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006620:	0719      	lsls	r1, r3, #28
 8006622:	d422      	bmi.n	800666a <__swsetup_r+0x62>
 8006624:	06da      	lsls	r2, r3, #27
 8006626:	d407      	bmi.n	8006638 <__swsetup_r+0x30>
 8006628:	2209      	movs	r2, #9
 800662a:	602a      	str	r2, [r5, #0]
 800662c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006630:	81a3      	strh	r3, [r4, #12]
 8006632:	f04f 30ff 	mov.w	r0, #4294967295
 8006636:	e033      	b.n	80066a0 <__swsetup_r+0x98>
 8006638:	0758      	lsls	r0, r3, #29
 800663a:	d512      	bpl.n	8006662 <__swsetup_r+0x5a>
 800663c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800663e:	b141      	cbz	r1, 8006652 <__swsetup_r+0x4a>
 8006640:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006644:	4299      	cmp	r1, r3
 8006646:	d002      	beq.n	800664e <__swsetup_r+0x46>
 8006648:	4628      	mov	r0, r5
 800664a:	f7ff fb2d 	bl	8005ca8 <_free_r>
 800664e:	2300      	movs	r3, #0
 8006650:	6363      	str	r3, [r4, #52]	@ 0x34
 8006652:	89a3      	ldrh	r3, [r4, #12]
 8006654:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006658:	81a3      	strh	r3, [r4, #12]
 800665a:	2300      	movs	r3, #0
 800665c:	6063      	str	r3, [r4, #4]
 800665e:	6923      	ldr	r3, [r4, #16]
 8006660:	6023      	str	r3, [r4, #0]
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	f043 0308 	orr.w	r3, r3, #8
 8006668:	81a3      	strh	r3, [r4, #12]
 800666a:	6923      	ldr	r3, [r4, #16]
 800666c:	b94b      	cbnz	r3, 8006682 <__swsetup_r+0x7a>
 800666e:	89a3      	ldrh	r3, [r4, #12]
 8006670:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006678:	d003      	beq.n	8006682 <__swsetup_r+0x7a>
 800667a:	4621      	mov	r1, r4
 800667c:	4628      	mov	r0, r5
 800667e:	f000 f84f 	bl	8006720 <__smakebuf_r>
 8006682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006686:	f013 0201 	ands.w	r2, r3, #1
 800668a:	d00a      	beq.n	80066a2 <__swsetup_r+0x9a>
 800668c:	2200      	movs	r2, #0
 800668e:	60a2      	str	r2, [r4, #8]
 8006690:	6962      	ldr	r2, [r4, #20]
 8006692:	4252      	negs	r2, r2
 8006694:	61a2      	str	r2, [r4, #24]
 8006696:	6922      	ldr	r2, [r4, #16]
 8006698:	b942      	cbnz	r2, 80066ac <__swsetup_r+0xa4>
 800669a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800669e:	d1c5      	bne.n	800662c <__swsetup_r+0x24>
 80066a0:	bd38      	pop	{r3, r4, r5, pc}
 80066a2:	0799      	lsls	r1, r3, #30
 80066a4:	bf58      	it	pl
 80066a6:	6962      	ldrpl	r2, [r4, #20]
 80066a8:	60a2      	str	r2, [r4, #8]
 80066aa:	e7f4      	b.n	8006696 <__swsetup_r+0x8e>
 80066ac:	2000      	movs	r0, #0
 80066ae:	e7f7      	b.n	80066a0 <__swsetup_r+0x98>
 80066b0:	2000001c 	.word	0x2000001c

080066b4 <_sbrk_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4d06      	ldr	r5, [pc, #24]	@ (80066d0 <_sbrk_r+0x1c>)
 80066b8:	2300      	movs	r3, #0
 80066ba:	4604      	mov	r4, r0
 80066bc:	4608      	mov	r0, r1
 80066be:	602b      	str	r3, [r5, #0]
 80066c0:	f7fa fb0c 	bl	8000cdc <_sbrk>
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d102      	bne.n	80066ce <_sbrk_r+0x1a>
 80066c8:	682b      	ldr	r3, [r5, #0]
 80066ca:	b103      	cbz	r3, 80066ce <_sbrk_r+0x1a>
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	20004c50 	.word	0x20004c50

080066d4 <__swhatbuf_r>:
 80066d4:	b570      	push	{r4, r5, r6, lr}
 80066d6:	460c      	mov	r4, r1
 80066d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066dc:	2900      	cmp	r1, #0
 80066de:	b096      	sub	sp, #88	@ 0x58
 80066e0:	4615      	mov	r5, r2
 80066e2:	461e      	mov	r6, r3
 80066e4:	da0d      	bge.n	8006702 <__swhatbuf_r+0x2e>
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80066ec:	f04f 0100 	mov.w	r1, #0
 80066f0:	bf14      	ite	ne
 80066f2:	2340      	movne	r3, #64	@ 0x40
 80066f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80066f8:	2000      	movs	r0, #0
 80066fa:	6031      	str	r1, [r6, #0]
 80066fc:	602b      	str	r3, [r5, #0]
 80066fe:	b016      	add	sp, #88	@ 0x58
 8006700:	bd70      	pop	{r4, r5, r6, pc}
 8006702:	466a      	mov	r2, sp
 8006704:	f000 f848 	bl	8006798 <_fstat_r>
 8006708:	2800      	cmp	r0, #0
 800670a:	dbec      	blt.n	80066e6 <__swhatbuf_r+0x12>
 800670c:	9901      	ldr	r1, [sp, #4]
 800670e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006712:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006716:	4259      	negs	r1, r3
 8006718:	4159      	adcs	r1, r3
 800671a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800671e:	e7eb      	b.n	80066f8 <__swhatbuf_r+0x24>

08006720 <__smakebuf_r>:
 8006720:	898b      	ldrh	r3, [r1, #12]
 8006722:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006724:	079d      	lsls	r5, r3, #30
 8006726:	4606      	mov	r6, r0
 8006728:	460c      	mov	r4, r1
 800672a:	d507      	bpl.n	800673c <__smakebuf_r+0x1c>
 800672c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	6123      	str	r3, [r4, #16]
 8006734:	2301      	movs	r3, #1
 8006736:	6163      	str	r3, [r4, #20]
 8006738:	b003      	add	sp, #12
 800673a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800673c:	ab01      	add	r3, sp, #4
 800673e:	466a      	mov	r2, sp
 8006740:	f7ff ffc8 	bl	80066d4 <__swhatbuf_r>
 8006744:	9f00      	ldr	r7, [sp, #0]
 8006746:	4605      	mov	r5, r0
 8006748:	4639      	mov	r1, r7
 800674a:	4630      	mov	r0, r6
 800674c:	f7ff fb18 	bl	8005d80 <_malloc_r>
 8006750:	b948      	cbnz	r0, 8006766 <__smakebuf_r+0x46>
 8006752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006756:	059a      	lsls	r2, r3, #22
 8006758:	d4ee      	bmi.n	8006738 <__smakebuf_r+0x18>
 800675a:	f023 0303 	bic.w	r3, r3, #3
 800675e:	f043 0302 	orr.w	r3, r3, #2
 8006762:	81a3      	strh	r3, [r4, #12]
 8006764:	e7e2      	b.n	800672c <__smakebuf_r+0xc>
 8006766:	89a3      	ldrh	r3, [r4, #12]
 8006768:	6020      	str	r0, [r4, #0]
 800676a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800676e:	81a3      	strh	r3, [r4, #12]
 8006770:	9b01      	ldr	r3, [sp, #4]
 8006772:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006776:	b15b      	cbz	r3, 8006790 <__smakebuf_r+0x70>
 8006778:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800677c:	4630      	mov	r0, r6
 800677e:	f000 f81d 	bl	80067bc <_isatty_r>
 8006782:	b128      	cbz	r0, 8006790 <__smakebuf_r+0x70>
 8006784:	89a3      	ldrh	r3, [r4, #12]
 8006786:	f023 0303 	bic.w	r3, r3, #3
 800678a:	f043 0301 	orr.w	r3, r3, #1
 800678e:	81a3      	strh	r3, [r4, #12]
 8006790:	89a3      	ldrh	r3, [r4, #12]
 8006792:	431d      	orrs	r5, r3
 8006794:	81a5      	strh	r5, [r4, #12]
 8006796:	e7cf      	b.n	8006738 <__smakebuf_r+0x18>

08006798 <_fstat_r>:
 8006798:	b538      	push	{r3, r4, r5, lr}
 800679a:	4d07      	ldr	r5, [pc, #28]	@ (80067b8 <_fstat_r+0x20>)
 800679c:	2300      	movs	r3, #0
 800679e:	4604      	mov	r4, r0
 80067a0:	4608      	mov	r0, r1
 80067a2:	4611      	mov	r1, r2
 80067a4:	602b      	str	r3, [r5, #0]
 80067a6:	f7fa fa70 	bl	8000c8a <_fstat>
 80067aa:	1c43      	adds	r3, r0, #1
 80067ac:	d102      	bne.n	80067b4 <_fstat_r+0x1c>
 80067ae:	682b      	ldr	r3, [r5, #0]
 80067b0:	b103      	cbz	r3, 80067b4 <_fstat_r+0x1c>
 80067b2:	6023      	str	r3, [r4, #0]
 80067b4:	bd38      	pop	{r3, r4, r5, pc}
 80067b6:	bf00      	nop
 80067b8:	20004c50 	.word	0x20004c50

080067bc <_isatty_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4d06      	ldr	r5, [pc, #24]	@ (80067d8 <_isatty_r+0x1c>)
 80067c0:	2300      	movs	r3, #0
 80067c2:	4604      	mov	r4, r0
 80067c4:	4608      	mov	r0, r1
 80067c6:	602b      	str	r3, [r5, #0]
 80067c8:	f7fa fa6f 	bl	8000caa <_isatty>
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	d102      	bne.n	80067d6 <_isatty_r+0x1a>
 80067d0:	682b      	ldr	r3, [r5, #0]
 80067d2:	b103      	cbz	r3, 80067d6 <_isatty_r+0x1a>
 80067d4:	6023      	str	r3, [r4, #0]
 80067d6:	bd38      	pop	{r3, r4, r5, pc}
 80067d8:	20004c50 	.word	0x20004c50

080067dc <_init>:
 80067dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067de:	bf00      	nop
 80067e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e2:	bc08      	pop	{r3}
 80067e4:	469e      	mov	lr, r3
 80067e6:	4770      	bx	lr

080067e8 <_fini>:
 80067e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ea:	bf00      	nop
 80067ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ee:	bc08      	pop	{r3}
 80067f0:	469e      	mov	lr, r3
 80067f2:	4770      	bx	lr
