{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557193463267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557193463272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 21:44:23 2019 " "Processing started: Mon May 06 21:44:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557193463272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193463272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193463272 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193463971 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1557193464057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557193479969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557193479969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193479969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557193480021 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[0\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480024 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[1\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[2\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[3\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[4\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[5\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[6\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[7\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[8\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[9\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[10\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[11\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[12\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[13\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[14\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[15\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480025 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[16\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[16\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[17\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[17\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[18\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[18\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[19\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[19\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[20\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[20\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[21\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[21\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[22\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[22\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[23\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[23\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[24\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[24\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[25\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[25\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[26\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[26\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[27\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[27\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[28\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[28\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[29\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[29\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[30\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[30\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[31\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[31\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193480026 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[0\] " "Latch w_ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480911 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[1\] " "Latch w_ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[2\] " "Latch w_ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[3\] " "Latch w_ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[4\] " "Latch w_ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[5\] " "Latch w_ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[6\] " "Latch w_ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[7\] " "Latch w_ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[8\] " "Latch w_ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480912 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[9\] " "Latch w_ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[10\] " "Latch w_ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[11\] " "Latch w_ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[12\] " "Latch w_ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[13\] " "Latch w_ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[14\] " "Latch w_ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[15\] " "Latch w_ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[16\] " "Latch w_ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[17\] " "Latch w_ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[18\] " "Latch w_ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480913 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[19\] " "Latch w_ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[20\] " "Latch w_ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[21\] " "Latch w_ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[22\] " "Latch w_ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[23\] " "Latch w_ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[24\] " "Latch w_ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[25\] " "Latch w_ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[26\] " "Latch w_ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480914 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[27\] " "Latch w_ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480915 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[28\] " "Latch w_ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480915 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[29\] " "Latch w_ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480915 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[30\] " "Latch w_ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480915 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[31\] " "Latch w_ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193480915 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193480915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[5\] GND " "Pin \"o_CondCodeBits\[5\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[6\] GND " "Pin \"o_CondCodeBits\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[7\] GND " "Pin \"o_CondCodeBits\[7\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[8\] GND " "Pin \"o_CondCodeBits\[8\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[9\] GND " "Pin \"o_CondCodeBits\[9\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[10\] GND " "Pin \"o_CondCodeBits\[10\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[11\] GND " "Pin \"o_CondCodeBits\[11\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[12\] GND " "Pin \"o_CondCodeBits\[12\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[13\] GND " "Pin \"o_CondCodeBits\[13\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[14\] GND " "Pin \"o_CondCodeBits\[14\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[15\] GND " "Pin \"o_CondCodeBits\[15\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[16\] GND " "Pin \"o_CondCodeBits\[16\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[17\] GND " "Pin \"o_CondCodeBits\[17\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[18\] GND " "Pin \"o_CondCodeBits\[18\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[19\] GND " "Pin \"o_CondCodeBits\[19\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[20\] GND " "Pin \"o_CondCodeBits\[20\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[21\] GND " "Pin \"o_CondCodeBits\[21\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[22\] GND " "Pin \"o_CondCodeBits\[22\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[23\] GND " "Pin \"o_CondCodeBits\[23\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[24\] GND " "Pin \"o_CondCodeBits\[24\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[25\] GND " "Pin \"o_CondCodeBits\[25\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[26\] GND " "Pin \"o_CondCodeBits\[26\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[27\] GND " "Pin \"o_CondCodeBits\[27\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[28\] GND " "Pin \"o_CondCodeBits\[28\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[29\] GND " "Pin \"o_CondCodeBits\[29\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[30\] GND " "Pin \"o_CondCodeBits\[30\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[31\] GND " "Pin \"o_CondCodeBits\[31\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193481231 "|ALU|o_CondCodeBits[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557193481231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557193481387 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193484552 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1557193485155 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1557193485156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1557193485156 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193485160 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1557193485160 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1557193485165 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1557193485165 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557193485166 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557193485166 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     i_Op_ADS " "   1.000     i_Op_ADS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557193485166 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193485166 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193485181 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1557193485206 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193485209 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1557193485231 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193485232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557193485509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557193485509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Op_MUL " "No output dependent on input pin \"i_Op_MUL\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557193485563 "|ALU|i_Op_MUL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Op_CMP " "No output dependent on input pin \"i_Op_CMP\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557193485563 "|ALU|i_Op_CMP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557193485563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557193485563 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557193485563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557193485563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557193485563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557193485587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 21:44:45 2019 " "Processing ended: Mon May 06 21:44:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557193485587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557193485587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557193485587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193485587 ""}
