# Loading project single_cache_testbench
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project single_cache_testbench
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.microprocessor_tb -L cycloneive_ver -L altera_ver -L altera_mf_ver
# vsim work.microprocessor_tb -L cycloneive_ver -L altera_ver -L altera_mf_ver 
# Start time: 09:11:02 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v line 33
# End time: 09:13:34 on Nov 22,2019, Elapsed time: 0:02:32
# Errors: 0, Warnings: 18
# Closing project /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/single_cache_testbench.mpf
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project suspend_micro_testbench
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 09:13:45 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v line 33
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# End time: 09:31:59 on Nov 22,2019, Elapsed time: 0:18:14
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 09:31:59 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v line 33
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/wave.do
# Load canceled
quit -sim
# End time: 09:35:31 on Nov 22,2019, Elapsed time: 0:03:32
# Errors: 1, Warnings: 18
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 09:36:21 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v
do wave.do
run -continue
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v line 33
# End time: 09:40:33 on Nov 22,2019, Elapsed time: 0:04:12
# Errors: 0, Warnings: 18
# Closing project /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/suspend_micro_testbench.mpf
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project suspend_micro_testbench
# Load canceled
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 09:40:45 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v line 33
# End time: 09:41:16 on Nov 22,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 18
# Closing project /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/suspend_micro_testbench.mpf
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project single_cache_testbench
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 09:41:22 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v line 33
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# End time: 09:49:43 on Nov 22,2019, Elapsed time: 0:08:21
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 09:49:43 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2717 ps, d:2761 ps, 222 ps );
#    Time: 2761 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a152 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2706 ps, d:2777 ps, 222 ps );
#    Time: 2777 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a32 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2712 ps, d:2793 ps, 222 ps );
#    Time: 2793 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a96 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2712 ps, d:2932 ps, 222 ps );
#    Time: 2932 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a96 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2726 ps, d:2942 ps, 222 ps );
#    Time: 2942 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a0 /byteena_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v line 33
# End time: 10:16:24 on Nov 22,2019, Elapsed time: 0:26:41
# Errors: 5, Warnings: 18
# Closing project /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/single_cache_testbench.mpf
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project suspend_micro_testbench
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 10:16:36 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/microprocessor_tb.v line 33
# End time: 10:20:31 on Nov 22,2019, Elapsed time: 0:03:55
# Errors: 0, Warnings: 18
# Closing project /home/tck290/engr-ece/CME433/lab3/suspend_micro/simulation/modelsim/suspend_micro_testbench.mpf
# reading /opt/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project single_cache_testbench
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.microprocessor_tb 
# Start time: 10:21:15 on Nov 22,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2717 ps, d:2761 ps, 222 ps );
#    Time: 2761 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a152 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2706 ps, d:2777 ps, 222 ps );
#    Time: 2777 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a32 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2712 ps, d:2793 ps, 222 ps );
#    Time: 2793 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a96 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2712 ps, d:2932 ps, 222 ps );
#    Time: 2932 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a96 /byteena_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2726 ps, d:2942 ps, 222 ps );
#    Time: 2942 ps  Iteration: 0  Instance: /microprocessor_tb/uut/\single_line_cache|DPR|altsyncram_component|auto_generated|ram_block1a0 /byteena_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab4/single_cache/simulation/modelsim/microprocessor_tb.v line 33
# End time: 10:41:27 on Nov 22,2019, Elapsed time: 0:20:12
# Errors: 5, Warnings: 18
