# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../simple_perceptron.srcs/sources_1/bd/design_1/ipshared/798b/hdl" --include "/opt/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_calcPerceptron_0_bram_0/sim/design_1_calcPerceptron_0_bram_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_calcPerceptron_0_bram_0_0/sim/design_1_calcPerceptron_0_bram_0_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_calcPerceptron_0_bram_1_0/sim/design_1_calcPerceptron_0_bram_1_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_calcPerceptron_0_bram_2_0/sim/design_1_calcPerceptron_0_bram_2_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_5/sim/design_1_auto_ds_5.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_6/sim/design_1_auto_ds_6.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_ds_7/sim/design_1_auto_ds_7.v" \
"../../../../simple_perceptron.ip_user_files/bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
