Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/AMD/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'pl' [E:/proiect_amd/project_1/decodor.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'di2' [E:/proiect_amd/project_1/decodor.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'WC_o' [E:/proiect_amd/project_1/decodor.v:191]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'pl' [E:/proiect_amd/project_1/decodor.v:184]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
