m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/finnn/Documents/385/385_FPGA/lab9/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1541670005
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IELLg]G969hI5o86GL=4N_2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1541129771
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1541670005.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work lab7_soc
Z8 !s92 -vlog01compat -work lab7_soc +incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_st_clock_crosser
Z10 !s110 1541670008
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
I@O>;E2_YoZU8oT?j^GQz:0
R2
R0
Z11 w1541129772
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
Z12 L0 22
R5
r1
!s85 0
31
Z13 !s108 1541670008.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_avalon_st_handshake_clock_crosser
R10
!i10b 1
!s100 3f<J9K;e[9FU@JKn0^PK?0
ISOn5QIK[]VN:G0Bk?fWLD0
R2
R0
R11
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Z14 L0 24
R5
r1
!s85 0
31
R13
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
Z15 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z16 !s110 1541670009
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
I_UNTlKo]4@F7c:Li8^3M[1
R2
Z17 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z18 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Z19 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z20 !s108 1541670009.000000
Z21 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
Z22 !s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z23 o-sv -work lab7_soc
Z24 !s92 -sv -work lab7_soc +incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules
R9
valtera_merlin_arbitrator
R15
R16
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IMZZM826@C:^cLUS]6:_k[2
R2
R17
S1
R0
R3
R18
R19
L0 103
R5
r1
!s85 0
31
R20
R21
R22
!i113 1
R23
R24
R9
valtera_merlin_burst_uncompressor
R15
Z25 !s110 1541670010
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
Ib45M?]G;Wf1K=Nn<[[BmA0
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
Z26 !s108 1541670010.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R23
R24
R9
valtera_merlin_master_agent
R15
R25
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
IJKY0OAFW52oQ:JPVbM2>L3
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
R26
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R23
R24
R9
valtera_merlin_master_translator
R15
Z27 !s110 1541670011
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I?d8OHnRJGTQkbD8P[YTW=1
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
Z28 !s108 1541670011.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R23
R24
R9
valtera_merlin_slave_agent
R15
R25
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IQ]LP5:`k3e_C^hNMWMM3o1
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
Z29 L0 34
R5
r1
!s85 0
31
R26
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R23
R24
R9
valtera_merlin_slave_translator
R15
R27
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IGjn:6@kVO4XSnUcbV5`dY0
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R28
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R23
R24
R9
valtera_reset_controller
Z30 !s110 1541670004
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I0:Q6Va=`kQ=NOlNnfgN3[2
R2
R0
Z31 w1541129767
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_controller.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z32 !s108 1541670004.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R30
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IAQYeUWP4VP=Z]i9c_f>5b0
R2
R0
R31
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
R14
R5
r1
!s85 0
31
R32
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
valtera_std_synchronizer_nocut
R10
!i10b 1
!s100 b8zV2<79GgkNg0GC<P[GJ2
IgJQJg<=8lm:<eDIVBcZAl0
R2
R0
R11
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
L0 44
R5
r1
!s85 0
31
R13
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R7
R8
R9
vavalon_aes_interface
R15
R27
!i10b 1
!s100 Ym8UhZR5a[niS;K@fDE401
IXZ?3NnC1iPhA=0<_PJ6oO0
R2
Z33 !s105 avalon_aes_interface_sv_unit
S1
R0
Z34 w1541668275
Z35 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/avalon_aes_interface.sv
Z36 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/avalon_aes_interface.sv
Z37 L0 43
R5
r1
!s85 0
31
R28
Z38 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/avalon_aes_interface.sv|
Z39 !s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/avalon_aes_interface.sv|
!i113 1
R23
R24
R9
vinternal_register
R15
R27
!i10b 1
!s100 Y8z1C^KhdhdGL`DMNaBIb2
I6aN8VX3FLa68kIdI5H;0g1
R2
R33
S1
R0
R34
R35
R36
R12
R5
r1
!s85 0
31
R28
R38
R39
!i113 1
R23
R24
R9
vlab7_soc
R30
!i10b 1
!s100 dh[^R<dN=CAPUlM?XDG]k2
IinU;YijWO1[o029glfm:h3
R2
R0
w1541129880
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/lab7_soc.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/lab7_soc.v
L0 6
R5
r1
!s85 0
31
R32
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/lab7_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/lab7_soc.v|
!i113 1
R7
!s92 -vlog01compat -work lab7_soc +incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis
R9
vlab7_soc_irq_mapper
R15
R10
!i10b 1
!s100 1oY_631gb>C^P^N;VKKO^3
InbTjfK7IAB1R]<AmG1RI31
R2
!s105 lab7_soc_irq_mapper_sv_unit
S1
R0
R31
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
Z40 !s108 1541670007.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv|
!i113 1
R23
R24
R9
vlab7_soc_jtag_uart_0
Z41 !s110 1541670007
!i10b 1
!s100 ?I:_Xh2mnoXZmH>jk88;O0
ISb8Qld9QD?=JYhW=D1Ve51
R2
R0
Z42 w1541129754
Z43 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
Z44 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
L0 331
R5
r1
!s85 0
31
R40
Z45 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v|
Z46 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v|
!i113 1
R7
R8
R9
vlab7_soc_jtag_uart_0_scfifo_r
R41
!i10b 1
!s100 ZcDJV=Y6jMB>k6bSzfN`O3
I_DY`=D;D7ImkDF9a3fEdd2
R2
R0
R42
R43
R44
L0 243
R5
r1
!s85 0
31
R40
R45
R46
!i113 1
R7
R8
R9
vlab7_soc_jtag_uart_0_scfifo_w
R41
!i10b 1
!s100 kA0JQBaM;KbbOW_1``0<=1
Ill8Pl]@5eWf8YgKlSWUg;0
R2
R0
R42
R43
R44
L0 78
R5
r1
!s85 0
31
R40
R45
R46
!i113 1
R7
R8
R9
vlab7_soc_jtag_uart_0_sim_scfifo_r
R41
!i10b 1
!s100 6kh:=nonflh2dhKfIgFoh3
IaO`O7j>W=5KA2Ce9H>`5]1
R2
R0
R42
R43
R44
L0 164
R5
r1
!s85 0
31
R40
R45
R46
!i113 1
R7
R8
R9
vlab7_soc_jtag_uart_0_sim_scfifo_w
R41
!i10b 1
!s100 G5Z7m@Bdia:7fUGaPb7B61
IAl`E`=]Sgk<^0K?XPD[he0
R2
R0
R42
R43
R44
R4
R5
r1
!s85 0
31
R40
R45
R46
!i113 1
R7
R8
R9
vlab7_soc_mm_interconnect_0
R1
!i10b 1
!s100 7GX8iJQXMBb[ciz>jWzPl2
Ib<XhJhjoPZ^RYPW>Q?aTO2
R2
R0
R31
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v|
!i113 1
R7
R8
R9
vlab7_soc_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 8zBozcDFYN;EiZ0ooSZ?B0
IMig_GZ93RBb2XE2S8dMfS3
R2
R0
R11
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
vlab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R15
R10
!i10b 1
!s100 `ifJe[GCPgZhSQIz6_Leg3
I2SiWE^QDM]hHRh95mlXVk3
R2
!s105 lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R11
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R5
r1
!s85 0
31
R13
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_cmd_demux
R15
R25
!i10b 1
!s100 HMCEE6dYSY2XY3D3>i7h11
I3e;IFUM1ImGc=[LDTT]4N0
R2
!s105 lab7_soc_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
R37
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_cmd_demux_001
R15
R16
!i10b 1
!s100 CEGDYB>g^d[DaQlo7ZM`12
I@1U:8UVD7W=KP2P7P_=E;0
R2
!s105 lab7_soc_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
R37
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_cmd_mux
R15
R16
!i10b 1
!s100 b6AH:n1jcekmUPjSnC;[10
Ib>:WdSZ:N`JWe2MKeE0If0
R2
!s105 lab7_soc_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
Z47 L0 51
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_cmd_mux_002
R15
R16
!i10b 1
!s100 7]AlXZdna;0WVTS9Rbm5B2
I[E]8OX92WXRj5BPIIKjh41
R2
!s105 lab7_soc_mm_interconnect_0_cmd_mux_002_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv
R47
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router
R15
R25
!i10b 1
!s100 zU8Y6]L9>B:93VS22L?6O0
IY;f[bGOZUjI]]7hd8cFZ23
R2
Z48 !s105 lab7_soc_mm_interconnect_0_router_sv_unit
S1
R0
R3
Z49 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
Z50 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
Z51 L0 84
R5
r1
!s85 0
31
R26
Z52 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv|
Z53 !s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_001
R15
R25
!i10b 1
!s100 aeUK2lOO97f[WIYcM0?fO3
IFiXYL_VR3[?a]Ged[NUbL1
R2
Z54 !s105 lab7_soc_mm_interconnect_0_router_001_sv_unit
S1
R0
R3
Z55 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
Z56 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
R51
R5
r1
!s85 0
31
R26
Z57 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv|
Z58 !s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_001_default_decode
R15
R25
!i10b 1
!s100 hg`7Yzn?cDoY:EL9mWAk;0
Ib2Jgc>9ViQ6P;@GG5B:`m2
R2
R54
S1
R0
R3
R55
R56
Z59 L0 45
R5
r1
!s85 0
31
R26
R57
R58
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_002
R15
R25
!i10b 1
!s100 S4WEK3A7o4ehajM?U=R8W2
IfVP3]29QH;j];>D<H6jGV3
R2
Z60 !s105 lab7_soc_mm_interconnect_0_router_002_sv_unit
S1
R0
R3
Z61 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
Z62 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
R51
R5
r1
!s85 0
31
R26
Z63 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv|
Z64 !s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_002_default_decode
R15
R25
!i10b 1
!s100 7Po4YEBCCUD[oDiGSkmYS3
Ij^Y^T6NeI^mBeh5gZGGcM2
R2
R60
S1
R0
R3
R61
R62
R59
R5
r1
!s85 0
31
R26
R63
R64
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_004
R15
R25
!i10b 1
!s100 FNiC^[:[4g3Q`JXZ;]7lK0
IB[mb3?1>dWOZXWEU6DY]k3
R2
Z65 !s105 lab7_soc_mm_interconnect_0_router_004_sv_unit
S1
R0
R3
Z66 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv
Z67 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv
R51
R5
r1
!s85 0
31
R26
Z68 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv|
Z69 !s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_004.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_004_default_decode
R15
R25
!i10b 1
!s100 hBF4kHNPC`5a[ifo:5NU^3
If4_N;K:Mf45FSUb1;k=hV0
R2
R65
S1
R0
R3
R66
R67
R59
R5
r1
!s85 0
31
R26
R68
R69
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_router_default_decode
R15
R25
!i10b 1
!s100 >VP;SD[D6jTlB45HWzQoL1
Idn7POMFhhlN8F2chjT:Cm2
R2
R48
S1
R0
R3
R49
R50
R59
R5
r1
!s85 0
31
R26
R52
R53
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_rsp_demux
R15
R16
!i10b 1
!s100 EaWTkP=cf0jULT`LHb?<Y2
IT:h:iQX39JNEAVVzO_PPK1
R2
!s105 lab7_soc_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
R37
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_rsp_demux_002
R15
R16
!i10b 1
!s100 QaG5Y7=NM=17:QQ:Nb4PY1
I?EK=NiSg9Wh]::`ZUIZgC3
R2
!s105 lab7_soc_mm_interconnect_0_rsp_demux_002_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv
R37
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_rsp_mux
R15
R16
!i10b 1
!s100 DcJ0kE4<5XGaJnnSN9^ko0
I5PkbTR13KhS8AhS4k74iJ2
R2
!s105 lab7_soc_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
R47
R5
r1
!s85 0
31
R20
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv|
!i113 1
R23
R24
R9
vlab7_soc_mm_interconnect_0_rsp_mux_001
R15
R16
!i10b 1
!s100 mm;Wn77L[e^3D`:lTV4VC3
I4YU8Eeo<W;]K:zOJlGj]50
R2
!s105 lab7_soc_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
R47
R5
r1
!s85 0
31
R13
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R23
R24
R9
vlab7_soc_nios2_gen2_0
Z70 !s110 1541670006
!i10b 1
!s100 V]:3?BYD9YcjZk73cL0:_1
I^GUVCbd@Tdl>4LSB]NK5Z3
R2
R0
R42
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
L0 9
R5
r1
!s85 0
31
Z71 !s108 1541670006.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v|
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu
R41
!i10b 1
!s100 SY;M]dB<L<<4;]c;c]^>>3
I<6>[z?M:68OQZ21g?z5LU1
R2
R0
R3
Z72 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
Z73 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
L0 2834
R5
r1
!s85 0
31
R71
Z74 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v|
Z75 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v|
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk
R41
!i10b 1
!s100 gLM[8eh7lC2OP4bhUMJ7?1
I^bW15H`CWg7_Un_eGd@ej0
R2
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
R4
R5
r1
!s85 0
31
R40
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_debug_slave_tck
R41
!i10b 1
!s100 iBomD1hBFLAaVgFnR7X=30
I:jo]0GjakYkEEjf[]jSAa0
R2
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
R4
R5
r1
!s85 0
31
R40
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper
R41
!i10b 1
!s100 b:1[N3cMa0<XnFL]HP=QA0
IoWR8X6UScc1h8J?^KYL=<0
R2
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
R4
R5
r1
!s85 0
31
R40
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg
R70
!i10b 1
!s100 @U=T[iOJ79:UdIa>Ul2kS3
IQ2a_3iH8TglWoP^73=Egi3
R2
R0
R3
R72
R73
L0 2023
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci
R70
!i10b 1
!s100 :@k2bK[>T2WTd[hWoWW:Q1
I;fWGmg_=>6Z1^WE4B>WmL2
R2
R0
R3
R72
R73
L0 2362
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_break
R70
!i10b 1
!s100 KAdRBli83G83@I_2z:e;61
IU7LO7?K7`]1DP8R3LPXGd0
R2
R0
R3
R72
R73
L0 295
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R70
!i10b 1
!s100 Qa:]BC_GKN3TcOK76TG=S0
IE=zMzAW>OfcddfGj^eTT20
R2
R0
R3
R72
R73
L0 1265
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
R70
!i10b 1
!s100 OY1n?`dfnlj;<=DHM@91U3
I;MNMM1eekRDgla3TIzV2j0
R2
R0
R3
R72
R73
L0 795
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_debug
R70
!i10b 1
!s100 9Y4OJQ7OO[0@N6>S0FUao1
IILoa4Bb=oee0[9h]gl3?S3
R2
R0
R3
R72
R73
L0 153
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
R70
!i10b 1
!s100 SfG8BNV0>I]M=YbL?c<ZJ2
IXb;DTY^HfACeb`>F0IilT2
R2
R0
R3
R72
R73
L0 1183
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo
R70
!i10b 1
!s100 0IJc:f8CMmEC3z?k]bR>n3
I2Jzb2FQ`4oWBO>THzf2ge1
R2
R0
R3
R72
R73
L0 1427
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R70
!i10b 1
!s100 i=LdeS^mfK>c1R`CMg2?L0
I`7H=[3>O>0P94ziThXM4d0
R2
R0
R3
R72
R73
L0 1380
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R70
!i10b 1
!s100 9;6jjoHW_NzG@2H_Doc]N2
I8L6^^6b46WJQLRG1UXKRj1
R2
R0
R3
R72
R73
L0 1337
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_im
R70
!i10b 1
!s100 Yl6RNB<4gnU?V?CRZeHCD3
I^L2NJ3aC<5Sm2?jFOW1e=1
R2
R0
R3
R72
R73
L0 1936
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace
R70
!i10b 1
!s100 ?AFTa4OM9^ASdzXc<@TeN2
IS4>Nj9;MX[HWZoC3;k=Pf0
R2
R0
R3
R72
R73
L0 982
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_pib
R70
!i10b 1
!s100 =icdY70h2m>?6ZAkL5iVB1
IdMTbjE4ocHK?CC`NCe`AN3
R2
R0
R3
R72
R73
L0 1913
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
R70
!i10b 1
!s100 :dzinn^DD1jFfV[TgzY`b0
IYCQL[WQMg:MDTM3HfV[Tg0
R2
R0
R3
R72
R73
L0 1115
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
R70
!i10b 1
!s100 DOG[@C<jdlM;_iKQjIBz40
IH76UzSYecl>MMQkbAZUEb1
R2
R0
R3
R72
R73
L0 588
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_ocimem
R70
!i10b 1
!s100 ]jO_bXG=mClXOAXOPES^T3
IaPA`gUDFga9^RT3@HiRP60
R2
R0
R3
R72
R73
L0 2181
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors
R70
!i10b 1
!s100 86V5K:VC<aE@klYcfLYC31
Ib6z0`<a;U7hZANLoOEifh3
R2
R0
R3
R72
R73
L0 2006
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
R70
!i10b 1
!s100 :Ma7mJ_EMlDX1WT7>3a:I1
Id^dd=3z_YEkYgR<BD6fb:0
R2
R0
R3
R72
R73
L0 2116
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_register_bank_a_module
R70
!i10b 1
!s100 zdY=6DB`;ecPTLETz45Ca2
I5jgi6RoDl`FGjoC6K]OC91
R2
R0
R3
R72
R73
R4
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_register_bank_b_module
R70
!i10b 1
!s100 >=DSGH8eMSgT8CckGW5O20
ID24j2>g]Ro<90O7DEN2`13
R2
R0
R3
R72
R73
L0 87
R5
r1
!s85 0
31
R71
R74
R75
!i113 1
R7
R8
R9
vlab7_soc_nios2_gen2_0_cpu_test_bench
R41
!i10b 1
!s100 ZOKmG_9Qg;0aKY@bof[O=2
ImBaaj8z`c<PV]<R0bW>l;3
R2
R0
R3
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
R4
R5
r1
!s85 0
31
R40
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R7
R8
R9
vlab7_soc_onchip_memory2_0
R70
!i10b 1
!s100 BBCU6oN5ocePVm5eSmQc@2
I7nH4OX:YHlUc>2^5aG_3N0
R2
R0
Z76 w1541129755
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
R4
R5
r1
!s85 0
31
R71
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v|
!i113 1
R7
R8
R9
vlab7_soc_sdram
R70
!i10b 1
!s100 QGYV=2MaBOUff<6Pd4A3@0
IGZd?FC:OQIfEG^F7h7CZL0
R2
R0
R76
Z77 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
Z78 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
L0 159
R5
r1
!s85 0
31
R71
Z79 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v|
Z80 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram.v|
!i113 1
R7
R8
R9
vlab7_soc_sdram_input_efifo_module
R70
!i10b 1
!s100 Q36LmMEB_hQ5j8K?>R7ij3
IBL;Xa_N]n;W7cQG@nEG1`1
R2
R0
R76
R77
R78
R4
R5
r1
!s85 0
31
R71
R79
R80
!i113 1
R7
R8
R9
vlab7_soc_sdram_pll
R70
!i10b 1
!s100 1]Qf?PO:=g8i5O_@jFA=S0
Ihoi[ZMC_hJPY5nT]ALBF`0
R2
R0
Z81 w1541129757
Z82 8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
Z83 FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
L0 217
R5
r1
!s85 0
31
R71
Z84 !s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v|
Z85 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v|
!i113 1
R7
R8
R9
vlab7_soc_sdram_pll_altpll_lqa2
R70
!i10b 1
!s100 Q3ASJX;;S`c9YzNCX@GRz0
I@BdeB@@?R?1S90jG>@;IH1
R2
R0
R81
R82
R83
L0 130
R5
r1
!s85 0
31
R71
R84
R85
!i113 1
R7
R8
R9
vlab7_soc_sdram_pll_dffpipe_l2c
R70
!i10b 1
!s100 6BWihgjUk;B9]>iIY?:dm3
I@Wo58F^BLkCe^FP<<JNSk1
R2
R0
R81
R82
R83
L0 37
R5
r1
!s85 0
31
R71
R84
R85
!i113 1
R7
R8
R9
vlab7_soc_sdram_pll_stdsync_sv6
R70
!i10b 1
!s100 6bP9LYg1SPSIl>9o7eiV13
IY47nj?E5`WR[eQ30_zhdf1
R2
R0
R81
R82
R83
L0 98
R5
r1
!s85 0
31
R71
R84
R85
!i113 1
R7
R8
R9
vlab7_soc_sysid_qsys_0
R70
!i10b 1
!s100 [GhLH9<WlACVhc;0N[5313
I]5[9:6i26nbdjQ3UNZ[<g0
R2
R0
R81
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
R29
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v|
!i113 1
R7
R8
R9
vlab7_soc_timer_0
R1
!i10b 1
!s100 mcJ1YD0cnKH_c3H?8b6Yn0
IeT>bHH^o[b7;=ENBm^iCL0
R2
R0
R81
8C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v
FC:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules|C:/Users/finnn/Documents/385/385_FPGA/lab9/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v|
!i113 1
R7
R8
R9
