Protel Design System Design Rule Check
PCB File : E:\Dientu\Altium\NhanVe\SIM800C_NEW\SIm800C-V2.PcbDoc
Date     : 8/2/2019
Time     : 9:05:15 AM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (InNamedPolygon('Bottom Layer-No Net')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (InNamedPolygon('Top Layer-GND')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=39.37mil) (Preferred=19.685mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.966mil < 10mil) Between Arc (1526.043mil,2200mil) on Top Overlay And Pad D1-1(1526.043mil,2200mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Arc (637.126mil,2360.118mil) on Top Overlay And Pad U2-30(585.945mil,2446.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Arc (637.126mil,2360.118mil) on Top Overlay And Pad U2-31(585.945mil,2403.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Arc (637.126mil,2360.118mil) on Top Overlay And Pad U2-33(585.945mil,2316.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad 1-1(1375mil,3639.586mil) on Top Layer And Track (1342mil,3614.587mil)(1342mil,3754.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad 1-1(1375mil,3639.586mil) on Top Layer And Track (1342mil,3614.587mil)(1409mil,3614.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad 1-1(1375mil,3639.586mil) on Top Layer And Track (1350mil,3667.586mil)(1350mil,3701.586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad 1-1(1375mil,3639.586mil) on Top Layer And Track (1400mil,3667.586mil)(1400mil,3701.586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad 1-1(1375mil,3639.586mil) on Top Layer And Track (1409mil,3614.587mil)(1409mil,3754.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad 1-2(1375mil,3729.586mil) on Top Layer And Track (1342mil,3614.587mil)(1342mil,3754.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad 1-2(1375mil,3729.586mil) on Top Layer And Track (1342mil,3754.587mil)(1409mil,3754.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad 1-2(1375mil,3729.586mil) on Top Layer And Track (1350mil,3667.586mil)(1350mil,3701.586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad 1-2(1375mil,3729.586mil) on Top Layer And Track (1400mil,3667.586mil)(1400mil,3701.586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad 1-2(1375mil,3729.586mil) on Top Layer And Track (1409mil,3614.587mil)(1409mil,3754.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad 2-1(408.016mil,3189.998mil) on Top Layer And Track (375.016mil,3165mil)(375.016mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad 2-1(408.016mil,3189.998mil) on Top Layer And Track (375.016mil,3165mil)(442.016mil,3165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad 2-1(408.016mil,3189.998mil) on Top Layer And Track (383.016mil,3217.998mil)(383.016mil,3251.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad 2-1(408.016mil,3189.998mil) on Top Layer And Track (433.016mil,3217.998mil)(433.016mil,3251.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad 2-1(408.016mil,3189.998mil) on Top Layer And Track (442.016mil,3165mil)(442.016mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad 2-2(408.016mil,3279.998mil) on Top Layer And Track (375.016mil,3165mil)(375.016mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad 2-2(408.016mil,3279.998mil) on Top Layer And Track (375.016mil,3305mil)(442.016mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad 2-2(408.016mil,3279.998mil) on Top Layer And Track (383.016mil,3217.998mil)(383.016mil,3251.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad 2-2(408.016mil,3279.998mil) on Top Layer And Track (433.016mil,3217.998mil)(433.016mil,3251.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad 2-2(408.016mil,3279.998mil) on Top Layer And Track (442.016mil,3165mil)(442.016mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad C5-1(1193.739mil,3015mil) on Top Layer And Track (1084.374mil,2982.006mil)(1224.374mil,2982.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad C5-1(1193.739mil,3015mil) on Top Layer And Track (1084.374mil,3049.006mil)(1224.374mil,3049.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1193.739mil,3015mil) on Top Layer And Track (1137.374mil,2990.006mil)(1171.374mil,2990.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mil < 10mil) Between Pad C5-1(1193.739mil,3015mil) on Top Layer And Track (1137.374mil,3040.006mil)(1171.374mil,3040.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad C5-1(1193.739mil,3015mil) on Top Layer And Track (1224.374mil,2982.006mil)(1224.374mil,3049.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1490mil,1887.51mil) on Multi-Layer And Text "Test  Vol
4.1V " (1260mil,1616.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad C5-2(1115mil,3015mil) on Top Layer And Track (1084.374mil,2982.006mil)(1084.374mil,3049.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad C5-2(1115mil,3015mil) on Top Layer And Track (1084.374mil,2982.006mil)(1224.374mil,2982.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad C5-2(1115mil,3015mil) on Top Layer And Track (1084.374mil,3049.006mil)(1224.374mil,3049.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(1115mil,3015mil) on Top Layer And Track (1137.374mil,2990.006mil)(1171.374mil,2990.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(1115mil,3015mil) on Top Layer And Track (1137.374mil,3040.006mil)(1171.374mil,3040.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.752mil < 10mil) Between Pad C6-2(507.406mil,3834.685mil) on Multi-Layer And Track (502.406mil,3889.685mil)(537.406mil,3889.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.364mil < 10mil) Between Pad C6-2(507.406mil,3834.685mil) on Multi-Layer And Track (502.406mil,3919.685mil)(502.406mil,3874.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.616mil < 10mil) Between Pad C6-3(307.406mil,3834.685mil) on Multi-Layer And Track (312.406mil,3874.685mil)(312.406mil,3919.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.844mil < 10mil) Between Pad C6-3(307.406mil,3834.685mil) on Multi-Layer And Track (312.406mil,3874.685mil)(314.072mil,3876.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-4(307.406mil,3634.685mil) on Multi-Layer And Text "C6" (345.425mil,3596.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx10-1(410.635mil,3105.006mil) on Top Layer And Track (380mil,3071mil)(380mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx10-1(410.635mil,3105.006mil) on Top Layer And Track (380mil,3071mil)(520mil,3071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx10-1(410.635mil,3105.006mil) on Top Layer And Track (380mil,3138mil)(520mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx10-1(410.635mil,3105.006mil) on Top Layer And Track (433mil,3080mil)(467mil,3080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx10-1(410.635mil,3105.006mil) on Top Layer And Track (433mil,3130mil)(467mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx10-2(489.374mil,3105.006mil) on Top Layer And Track (380mil,3071mil)(520mil,3071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx10-2(489.374mil,3105.006mil) on Top Layer And Track (380mil,3138mil)(520mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx10-2(489.374mil,3105.006mil) on Top Layer And Track (433mil,3080mil)(467mil,3080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mil < 10mil) Between Pad Cx10-2(489.374mil,3105.006mil) on Top Layer And Track (433mil,3130mil)(467mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx10-2(489.374mil,3105.006mil) on Top Layer And Track (520mil,3071mil)(520mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx1-1(2370.006mil,2764.365mil) on Top Layer And Track (2336mil,2655mil)(2336mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx1-1(2370.006mil,2764.365mil) on Top Layer And Track (2336mil,2795mil)(2403mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx1-1(2370.006mil,2764.365mil) on Top Layer And Track (2345mil,2708mil)(2345mil,2742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mil < 10mil) Between Pad Cx1-1(2370.006mil,2764.365mil) on Top Layer And Track (2395mil,2708mil)(2395mil,2742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx1-1(2370.006mil,2764.365mil) on Top Layer And Track (2403mil,2655mil)(2403mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx11-1(399.365mil,3391.146mil) on Top Layer And Track (290mil,3358.153mil)(430mil,3358.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx11-1(399.365mil,3391.146mil) on Top Layer And Track (290mil,3425.153mil)(430mil,3425.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx11-1(399.365mil,3391.146mil) on Top Layer And Track (343mil,3366.153mil)(377mil,3366.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mil < 10mil) Between Pad Cx11-1(399.365mil,3391.146mil) on Top Layer And Track (343mil,3416.153mil)(377mil,3416.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx11-1(399.365mil,3391.146mil) on Top Layer And Track (430mil,3358.153mil)(430mil,3425.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx11-2(320.626mil,3391.146mil) on Top Layer And Track (290mil,3358.153mil)(290mil,3425.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx11-2(320.626mil,3391.146mil) on Top Layer And Track (290mil,3358.153mil)(430mil,3358.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx11-2(320.626mil,3391.146mil) on Top Layer And Track (290mil,3425.153mil)(430mil,3425.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx11-2(320.626mil,3391.146mil) on Top Layer And Track (343mil,3366.153mil)(377mil,3366.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx11-2(320.626mil,3391.146mil) on Top Layer And Track (343mil,3416.153mil)(377mil,3416.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx1-2(2370.006mil,2685.626mil) on Top Layer And Track (2336mil,2655mil)(2336mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx1-2(2370.006mil,2685.626mil) on Top Layer And Track (2336mil,2655mil)(2403mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx1-2(2370.006mil,2685.626mil) on Top Layer And Track (2345mil,2708mil)(2345mil,2742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx1-2(2370.006mil,2685.626mil) on Top Layer And Track (2395mil,2708mil)(2395mil,2742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx1-2(2370.006mil,2685.626mil) on Top Layer And Track (2403mil,2655mil)(2403mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx2-1(2495.635mil,2760.006mil) on Top Layer And Track (2465mil,2726mil)(2465mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx2-1(2495.635mil,2760.006mil) on Top Layer And Track (2465mil,2726mil)(2605mil,2726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx2-1(2495.635mil,2760.006mil) on Top Layer And Track (2465mil,2793mil)(2605mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx2-1(2495.635mil,2760.006mil) on Top Layer And Track (2505mil,2483.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx2-1(2495.635mil,2760.006mil) on Top Layer And Track (2518mil,2735mil)(2552mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx2-1(2495.635mil,2760.006mil) on Top Layer And Track (2518mil,2785mil)(2552mil,2785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx2-2(2574.374mil,2760.006mil) on Top Layer And Track (2465mil,2726mil)(2605mil,2726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx2-2(2574.374mil,2760.006mil) on Top Layer And Track (2465mil,2793mil)(2605mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx2-2(2574.374mil,2760.006mil) on Top Layer And Track (2518mil,2735mil)(2552mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mil < 10mil) Between Pad Cx2-2(2574.374mil,2760.006mil) on Top Layer And Track (2518mil,2785mil)(2552mil,2785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx2-2(2574.374mil,2760.006mil) on Top Layer And Track (2605mil,2726mil)(2605mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx3-1(864.365mil,2074.994mil) on Top Layer And Track (755mil,2042mil)(895mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx3-1(864.365mil,2074.994mil) on Top Layer And Track (755mil,2109mil)(895mil,2109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx3-1(864.365mil,2074.994mil) on Top Layer And Track (808mil,2050mil)(842mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mil < 10mil) Between Pad Cx3-1(864.365mil,2074.994mil) on Top Layer And Track (808mil,2100mil)(842mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx3-1(864.365mil,2074.994mil) on Top Layer And Track (895mil,2042mil)(895mil,2109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.357mil < 10mil) Between Pad Cx3-2(785.626mil,2074.994mil) on Top Layer And Text "100nF" (524.954mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.357mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx3-2(785.626mil,2074.994mil) on Top Layer And Track (755mil,2042mil)(755mil,2109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx3-2(785.626mil,2074.994mil) on Top Layer And Track (755mil,2042mil)(895mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx3-2(785.626mil,2074.994mil) on Top Layer And Track (755mil,2109mil)(895mil,2109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx3-2(785.626mil,2074.994mil) on Top Layer And Track (808mil,2050mil)(842mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx3-2(785.626mil,2074.994mil) on Top Layer And Track (808mil,2100mil)(842mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad Cx4-1(864.365mil,1994.994mil) on Top Layer And Track (655.394mil,1955.551mil)(954.606mil,1955.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx4-1(864.365mil,1994.994mil) on Top Layer And Track (755mil,1962mil)(895mil,1962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx4-1(864.365mil,1994.994mil) on Top Layer And Track (755mil,2029mil)(895mil,2029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx4-1(864.365mil,1994.994mil) on Top Layer And Track (808mil,1970mil)(842mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mil < 10mil) Between Pad Cx4-1(864.365mil,1994.994mil) on Top Layer And Track (808mil,2020mil)(842mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx4-1(864.365mil,1994.994mil) on Top Layer And Track (895mil,1962mil)(895mil,2029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad Cx4-2(785.626mil,1994.994mil) on Top Layer And Track (655.394mil,1955.551mil)(954.606mil,1955.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx4-2(785.626mil,1994.994mil) on Top Layer And Track (755mil,1962mil)(755mil,2029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx4-2(785.626mil,1994.994mil) on Top Layer And Track (755mil,1962mil)(895mil,1962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx4-2(785.626mil,1994.994mil) on Top Layer And Track (755mil,2029mil)(895mil,2029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx4-2(785.626mil,1994.994mil) on Top Layer And Track (808mil,1970mil)(842mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx4-2(785.626mil,1994.994mil) on Top Layer And Track (808mil,2020mil)(842mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx5-1(754.365mil,1729.994mil) on Top Layer And Track (645mil,1697mil)(785mil,1697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx5-1(754.365mil,1729.994mil) on Top Layer And Track (645mil,1764mil)(785mil,1764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx5-1(754.365mil,1729.994mil) on Top Layer And Track (698mil,1705mil)(732mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mil < 10mil) Between Pad Cx5-1(754.365mil,1729.994mil) on Top Layer And Track (698mil,1755mil)(732mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx5-1(754.365mil,1729.994mil) on Top Layer And Track (785mil,1764mil)(785mil,1697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx5-2(675.626mil,1729.994mil) on Top Layer And Track (645mil,1697mil)(645mil,1764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx5-2(675.626mil,1729.994mil) on Top Layer And Track (645mil,1697mil)(785mil,1697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx5-2(675.626mil,1729.994mil) on Top Layer And Track (645mil,1764mil)(785mil,1764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx5-2(675.626mil,1729.994mil) on Top Layer And Track (698mil,1705mil)(732mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx5-2(675.626mil,1729.994mil) on Top Layer And Track (698mil,1755mil)(732mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx6-1(1770.006mil,989.365mil) on Top Layer And Track (1736mil,1020mil)(1803mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx6-1(1770.006mil,989.365mil) on Top Layer And Track (1736mil,880mil)(1736mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx6-1(1770.006mil,989.365mil) on Top Layer And Track (1745mil,933mil)(1745mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mil < 10mil) Between Pad Cx6-1(1770.006mil,989.365mil) on Top Layer And Track (1795mil,933mil)(1795mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx6-1(1770.006mil,989.365mil) on Top Layer And Track (1803mil,880mil)(1803mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx6-2(1770.006mil,910.626mil) on Top Layer And Track (1736mil,880mil)(1736mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx6-2(1770.006mil,910.626mil) on Top Layer And Track (1736mil,880mil)(1803mil,880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx6-2(1770.006mil,910.626mil) on Top Layer And Track (1745mil,933mil)(1745mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx6-2(1770.006mil,910.626mil) on Top Layer And Track (1795mil,933mil)(1795mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx6-2(1770.006mil,910.626mil) on Top Layer And Track (1803mil,880mil)(1803mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx8-1(1116.261mil,3105mil) on Top Layer And Track (1085.626mil,3070.994mil)(1085.626mil,3137.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx8-1(1116.261mil,3105mil) on Top Layer And Track (1085.626mil,3070.994mil)(1225.626mil,3070.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx8-1(1116.261mil,3105mil) on Top Layer And Track (1085.626mil,3137.994mil)(1225.626mil,3137.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx8-1(1116.261mil,3105mil) on Top Layer And Track (1138.626mil,3079.994mil)(1172.626mil,3079.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx8-1(1116.261mil,3105mil) on Top Layer And Track (1138.626mil,3129.994mil)(1172.626mil,3129.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx8-1(1949.365mil,379.995mil) on Top Layer And Track (1840mil,347.002mil)(1980mil,347.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx8-1(1949.365mil,379.995mil) on Top Layer And Track (1840mil,414.002mil)(1980mil,414.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx8-1(1949.365mil,379.995mil) on Top Layer And Track (1893mil,355.002mil)(1927mil,355.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mil < 10mil) Between Pad Cx8-1(1949.365mil,379.995mil) on Top Layer And Track (1893mil,405.002mil)(1927mil,405.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx8-1(1949.365mil,379.995mil) on Top Layer And Track (1980mil,347.002mil)(1980mil,414.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx8-2(1195mil,3105mil) on Top Layer And Track (1085.626mil,3070.994mil)(1225.626mil,3070.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx8-2(1195mil,3105mil) on Top Layer And Track (1085.626mil,3137.994mil)(1225.626mil,3137.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx8-2(1195mil,3105mil) on Top Layer And Track (1138.626mil,3079.994mil)(1172.626mil,3079.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mil < 10mil) Between Pad Cx8-2(1195mil,3105mil) on Top Layer And Track (1138.626mil,3129.994mil)(1172.626mil,3129.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx8-2(1195mil,3105mil) on Top Layer And Track (1225.626mil,3070.994mil)(1225.626mil,3137.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx8-2(1870.626mil,379.995mil) on Top Layer And Track (1840mil,347.002mil)(1840mil,414.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx8-2(1870.626mil,379.995mil) on Top Layer And Track (1840mil,347.002mil)(1980mil,347.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx8-2(1870.626mil,379.995mil) on Top Layer And Track (1840mil,414.002mil)(1980mil,414.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx8-2(1870.626mil,379.995mil) on Top Layer And Track (1893mil,355.002mil)(1927mil,355.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx8-2(1870.626mil,379.995mil) on Top Layer And Track (1893mil,405.002mil)(1927mil,405.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx9-1(1649.365mil,1245.387mil) on Top Layer And Track (1593mil,1220.394mil)(1627mil,1220.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx9-1(805.006mil,1629.365mil) on Top Layer And Track (771mil,1520mil)(771mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad Cx9-1(805.006mil,1629.365mil) on Top Layer And Track (771mil,1660mil)(838mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx9-1(805.006mil,1629.365mil) on Top Layer And Track (780mil,1573mil)(780mil,1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mil < 10mil) Between Pad Cx9-1(805.006mil,1629.365mil) on Top Layer And Track (830mil,1573mil)(830mil,1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx9-1(805.006mil,1629.365mil) on Top Layer And Track (838mil,1520mil)(838mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx9-2(1570.626mil,1245.387mil) on Top Layer And Track (1540mil,1212.394mil)(1540mil,1279.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx9-2(1570.626mil,1245.387mil) on Top Layer And Track (1593mil,1220.394mil)(1627mil,1220.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx9-2(1570.626mil,1245.387mil) on Top Layer And Track (1593mil,1270.394mil)(1627mil,1270.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad Cx9-2(805.006mil,1550.626mil) on Top Layer And Track (771mil,1520mil)(771mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Cx9-2(805.006mil,1550.626mil) on Top Layer And Track (771mil,1520mil)(838mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx9-2(805.006mil,1550.626mil) on Top Layer And Track (780mil,1573mil)(780mil,1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cx9-2(805.006mil,1550.626mil) on Top Layer And Track (830mil,1573mil)(830mil,1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad Cx9-2(805.006mil,1550.626mil) on Top Layer And Track (838mil,1520mil)(838mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Pad D1-1(1526.043mil,2200mil) on Multi-Layer And Track (1613.043mil,2200mil)(1644.043mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.966mil < 10mil) Between Pad D1-1(1526.043mil,2200mil) on Multi-Layer And Track (1615.043mil,2128mil)(1615.043mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad D1-2(1726.043mil,2200mil) on Multi-Layer And Track (1613.043mil,2200mil)(1644.043mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D1-2(1726.043mil,2200mil) on Multi-Layer And Track (1614.043mil,2274mil)(1643.043mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-2(1726.043mil,2200mil) on Multi-Layer And Track (1615.043mil,2128mil)(1644.043mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.325mil < 10mil) Between Pad D1-2(1726.043mil,2200mil) on Multi-Layer And Track (1645.043mil,2127mil)(1645.043mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC1-1(2340mil,1525mil) on Multi-Layer And Track (2390mil,1795mil)(2390mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC1-2(2340mil,1625mil) on Multi-Layer And Track (2390mil,1795mil)(2390mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC1-3(2340mil,1725mil) on Multi-Layer And Track (2390mil,1795mil)(2390mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC1-4(2340mil,1425mil) on Multi-Layer And Track (2390mil,1795mil)(2390mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC2-1(2455mil,2653.309mil) on Multi-Layer And Track (2505mil,2483.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.355mil < 10mil) Between Pad DC2-2(2455mil,2753.309mil) on Multi-Layer And Track (2465mil,2726mil)(2465mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.473mil < 10mil) Between Pad DC2-2(2455mil,2753.309mil) on Multi-Layer And Track (2465mil,2726mil)(2605mil,2726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.884mil < 10mil) Between Pad DC2-2(2455mil,2753.309mil) on Multi-Layer And Track (2465mil,2793mil)(2605mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC2-2(2455mil,2753.309mil) on Multi-Layer And Track (2505mil,2483.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.263mil < 10mil) Between Pad DC2-3(2455mil,2853.309mil) on Multi-Layer And Track (2422mil,2824.998mil)(2422mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DC2-3(2455mil,2853.309mil) on Multi-Layer And Track (2422mil,2824.998mil)(2489mil,2824.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.76mil < 10mil) Between Pad DC2-3(2455mil,2853.309mil) on Multi-Layer And Track (2430mil,2877.997mil)(2430mil,2911.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.76mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.76mil < 10mil) Between Pad DC2-3(2455mil,2853.309mil) on Multi-Layer And Track (2480mil,2877.997mil)(2480mil,2911.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.216mil < 10mil) Between Pad DC2-3(2455mil,2853.309mil) on Multi-Layer And Track (2489mil,2824.998mil)(2489mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC2-3(2455mil,2853.309mil) on Multi-Layer And Track (2505mil,2483.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.082mil < 10mil) Between Pad DC2-4(2455mil,2553.309mil) on Multi-Layer And Track (2505mil,2483.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad ESP1-10(1098.818mil,832mil) on Multi-Layer And Track (1060.948mil,163mil)(1060.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad ESP1-11(1098.818mil,754mil) on Multi-Layer And Track (1060.948mil,163mil)(1060.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad ESP1-12(1098.818mil,675mil) on Multi-Layer And Track (1060.948mil,163mil)(1060.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad ESP1-13(1098.818mil,596mil) on Multi-Layer And Track (1060.948mil,163mil)(1060.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Pad ESP1-2(1645mil,442mil) on Multi-Layer And Track (1681.948mil,163mil)(1681.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Pad ESP1-3(1645mil,517mil) on Multi-Layer And Track (1681.948mil,163mil)(1681.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Pad ESP1-4(1645mil,597mil) on Multi-Layer And Track (1681.948mil,163mil)(1681.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.948mil < 10mil) Between Pad ESP1-5(1645mil,674mil) on Multi-Layer And Track (1681.948mil,163mil)(1681.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad ESP1-9(1098.818mil,911mil) on Multi-Layer And Track (1060.948mil,163mil)(1060.948mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.424mil < 10mil) Between Pad HD?-9(2110mil,369.999mil) on Multi-Layer And Text "100nF" (1830mil,275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.424mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.044mil < 10mil) Between Pad J?-1(1140mil,1587.768mil) on Multi-Layer And Track (1095mil,1538.768mil)(1095mil,1637.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad J?-1(1140mil,1587.768mil) on Multi-Layer And Track (990mil,1537.768mil)(1190mil,1537.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad J?-1(1140mil,1587.768mil) on Multi-Layer And Track (990mil,1637.768mil)(1190mil,1637.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad J?-2(1039mil,1587.768mil) on Multi-Layer And Track (990mil,1537.768mil)(1190mil,1537.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad J?-2(1039mil,1587.768mil) on Multi-Layer And Track (990mil,1637.768mil)(1190mil,1637.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.672mil < 10mil) Between Pad JDC1-3(2305mil,3570mil) on Multi-Layer And Track (2325mil,3475mil)(2325mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L1-1(2115mil,2407.913mil) on Top Layer And Track (1878.78mil,2451.22mil)(2000.827mil,2451.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L1-1(2115mil,2407.913mil) on Top Layer And Track (2229.173mil,2451.22mil)(2351.22mil,2451.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(2115mil,2022.087mil) on Top Layer And Track (1878.78mil,1978.78mil)(2004.764mil,1978.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L1-2(2115mil,2022.087mil) on Top Layer And Track (2229.173mil,1978.78mil)(2351.22mil,1978.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(1378.673mil,3840mil) on Top Layer And Track (1378.673mil,3805mil)(1378.673mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(1378.673mil,3840mil) on Top Layer And Track (1378.673mil,3805mil)(1468.673mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(1378.673mil,3840mil) on Top Layer And Track (1378.673mil,3870mil)(1378.673mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(1378.673mil,3840mil) on Top Layer And Track (1378.673mil,3875mil)(1468.673mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(1468.673mil,3840mil) on Top Layer And Track (1378.673mil,3805mil)(1468.673mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(1468.673mil,3840mil) on Top Layer And Track (1378.673mil,3875mil)(1468.673mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(1468.673mil,3840mil) on Top Layer And Track (1468.673mil,3805mil)(1468.673mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(1468.673mil,3840mil) on Top Layer And Track (1468.673mil,3870mil)(1468.673mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(1580mil,3837.5mil) on Top Layer And Track (1580mil,3802.5mil)(1580mil,3807.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(1580mil,3837.5mil) on Top Layer And Track (1580mil,3802.5mil)(1670mil,3802.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(1580mil,3837.5mil) on Top Layer And Track (1580mil,3867.5mil)(1580mil,3872.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(1580mil,3837.5mil) on Top Layer And Track (1580mil,3872.5mil)(1670mil,3872.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(1670mil,3837.5mil) on Top Layer And Track (1580mil,3802.5mil)(1670mil,3802.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(1670mil,3837.5mil) on Top Layer And Track (1580mil,3872.5mil)(1670mil,3872.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(1670mil,3837.5mil) on Top Layer And Track (1670mil,3802.5mil)(1670mil,3807.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(1670mil,3837.5mil) on Top Layer And Track (1670mil,3867.5mil)(1670mil,3872.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R10-1(1795mil,180mil) on Top Layer And Text "10k" (1805mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(1795mil,180mil) on Top Layer And Track (1761mil,204.998mil)(1828mil,204.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.999mil < 10mil) Between Pad R10-1(1795mil,180mil) on Top Layer And Track (1761mil,64.998mil)(1761mil,204.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(1795mil,180mil) on Top Layer And Track (1770mil,118mil)(1770mil,152mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.682mil < 10mil) Between Pad R10-1(1795mil,180mil) on Top Layer And Track (1820mil,152mil)(1820.001mil,118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(1795mil,180mil) on Top Layer And Track (1828mil,204.998mil)(1828mil,64.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(460mil,1204.998mil) on Top Layer And Track (427mil,1180mil)(427mil,1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(460mil,1204.998mil) on Top Layer And Track (427mil,1180mil)(494mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(460mil,1204.998mil) on Top Layer And Track (435mil,1232.998mil)(435mil,1266.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(460mil,1204.998mil) on Top Layer And Track (485mil,1232.998mil)(485mil,1266.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(460mil,1204.998mil) on Top Layer And Track (494mil,1180mil)(494mil,1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(1795mil,90mil) on Top Layer And Track (1761mil,64.998mil)(1761mil,204.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R10-2(1795mil,90mil) on Top Layer And Track (1761mil,64.998mil)(1828mil,64.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(1795mil,90mil) on Top Layer And Track (1770mil,118mil)(1770mil,152mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(1795mil,90mil) on Top Layer And Track (1820mil,152mil)(1820.001mil,118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(1795mil,90mil) on Top Layer And Track (1828mil,204.998mil)(1828mil,64.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(460mil,1294.998mil) on Top Layer And Track (427mil,1180mil)(427mil,1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(460mil,1294.998mil) on Top Layer And Track (427mil,1320mil)(494mil,1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(460mil,1294.998mil) on Top Layer And Track (435mil,1232.998mil)(435mil,1266.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R10-2(460mil,1294.998mil) on Top Layer And Track (485mil,1232.998mil)(485mil,1266.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(460mil,1294.998mil) on Top Layer And Track (494mil,1180mil)(494mil,1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(2455mil,2849.997mil) on Top Layer And Track (2422mil,2824.998mil)(2422mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(2455mil,2849.997mil) on Top Layer And Track (2422mil,2824.998mil)(2489mil,2824.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2455mil,2849.997mil) on Top Layer And Track (2430mil,2877.997mil)(2430mil,2911.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2455mil,2849.997mil) on Top Layer And Track (2480mil,2877.997mil)(2480mil,2911.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2455mil,2849.997mil) on Top Layer And Track (2489mil,2824.998mil)(2489mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(2455mil,2939.997mil) on Top Layer And Track (1720mil,2923.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2455mil,2939.997mil) on Top Layer And Track (2422mil,2824.998mil)(2422mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(2455mil,2939.997mil) on Top Layer And Track (2422mil,2964.998mil)(2489mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2455mil,2939.997mil) on Top Layer And Track (2430mil,2877.997mil)(2430mil,2911.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R1-2(2455mil,2939.997mil) on Top Layer And Track (2480mil,2877.997mil)(2480mil,2911.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2455mil,2939.997mil) on Top Layer And Track (2489mil,2824.998mil)(2489mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(1396.623mil,1249.372mil) on Top Layer And Track (1362.623mil,1134.37mil)(1362.623mil,1274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(1396.623mil,1249.372mil) on Top Layer And Track (1362.623mil,1274.37mil)(1429.623mil,1274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(1396.623mil,1249.372mil) on Top Layer And Track (1371.623mil,1187.372mil)(1371.623mil,1221.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R12-1(1396.623mil,1249.372mil) on Top Layer And Track (1421.623mil,1187.372mil)(1421.623mil,1221.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(1396.623mil,1249.372mil) on Top Layer And Track (1429.623mil,1134.37mil)(1429.623mil,1274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(1396.623mil,1159.372mil) on Top Layer And Track (1362.623mil,1134.37mil)(1362.623mil,1274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(1396.623mil,1159.372mil) on Top Layer And Track (1362.623mil,1134.37mil)(1429.623mil,1134.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(1396.623mil,1159.372mil) on Top Layer And Track (1371.623mil,1187.372mil)(1371.623mil,1221.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(1396.623mil,1159.372mil) on Top Layer And Track (1421.623mil,1187.372mil)(1421.623mil,1221.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(1396.623mil,1159.372mil) on Top Layer And Track (1429.623mil,1134.37mil)(1429.623mil,1274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(775.001mil,1250mil) on Top Layer And Track (660mil,1217mil)(800mil,1217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(775.001mil,1250mil) on Top Layer And Track (660mil,1284mil)(800mil,1284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(775.001mil,1250mil) on Top Layer And Track (713.002mil,1225mil)(747.001mil,1225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R13-1(775.001mil,1250mil) on Top Layer And Track (713.002mil,1275mil)(747.001mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(775.001mil,1250mil) on Top Layer And Track (800mil,1284mil)(800mil,1217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R13-2(685.002mil,1250mil) on Top Layer And Track (660mil,1217mil)(660mil,1284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(685.002mil,1250mil) on Top Layer And Track (660mil,1217mil)(800mil,1217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(685.002mil,1250mil) on Top Layer And Track (660mil,1284mil)(800mil,1284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(685.002mil,1250mil) on Top Layer And Track (713.002mil,1225mil)(747.001mil,1225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(685.002mil,1250mil) on Top Layer And Track (713.002mil,1275mil)(747.001mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2365.003mil,2940mil) on Top Layer And Track (1720mil,2923.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2365.003mil,2940mil) on Top Layer And Track (2331.003mil,2824.998mil)(2331.003mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2365.003mil,2940mil) on Top Layer And Track (2331.003mil,2964.998mil)(2398.003mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2365.003mil,2940mil) on Top Layer And Track (2340.003mil,2878mil)(2340.003mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R2-1(2365.003mil,2940mil) on Top Layer And Track (2390.003mil,2878mil)(2390.003mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2365.003mil,2940mil) on Top Layer And Track (2398.003mil,2824.998mil)(2398.003mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2365.003mil,2850mil) on Top Layer And Track (2331.003mil,2824.998mil)(2331.003mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2365.003mil,2850mil) on Top Layer And Track (2331.003mil,2824.998mil)(2398.003mil,2824.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2365.003mil,2850mil) on Top Layer And Track (2340.003mil,2878mil)(2340.003mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2365.003mil,2850mil) on Top Layer And Track (2390.003mil,2878mil)(2390.003mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2365.003mil,2850mil) on Top Layer And Track (2398.003mil,2824.998mil)(2398.003mil,2964.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R43-1(956.926mil,1990mil) on Top Layer And Track (923.926mil,1965.002mil)(923.926mil,2105.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R43-1(956.926mil,1990mil) on Top Layer And Track (923.926mil,1965.002mil)(990.926mil,1965.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R43-1(956.926mil,1990mil) on Top Layer And Track (931.926mil,2018mil)(931.926mil,2052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R43-1(956.926mil,1990mil) on Top Layer And Track (981.926mil,2018mil)(981.926mil,2052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R43-1(956.926mil,1990mil) on Top Layer And Track (990.926mil,1965.002mil)(990.926mil,2105.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R43-2(956.926mil,2080mil) on Top Layer And Track (923.926mil,1965.002mil)(923.926mil,2105.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R43-2(956.926mil,2080mil) on Top Layer And Track (923.926mil,2105.002mil)(990.926mil,2105.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R43-2(956.926mil,2080mil) on Top Layer And Track (931.926mil,2018mil)(931.926mil,2052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R43-2(956.926mil,2080mil) on Top Layer And Track (981.926mil,2018mil)(981.926mil,2052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R43-2(956.926mil,2080mil) on Top Layer And Track (990.926mil,1965.002mil)(990.926mil,2105.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R5-1(1015mil,3135.002mil) on Top Layer And Track (1040mil,3073.002mil)(1040mil,3107.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(1015mil,3135.002mil) on Top Layer And Track (1048mil,3020mil)(1048mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(1015mil,3135.002mil) on Top Layer And Track (981mil,3020mil)(981mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(1015mil,3135.002mil) on Top Layer And Track (981mil,3160mil)(1048mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(1015mil,3135.002mil) on Top Layer And Track (990mil,3073.002mil)(990mil,3107.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(1015mil,3045.002mil) on Top Layer And Track (1040mil,3073.002mil)(1040mil,3107.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(1015mil,3045.002mil) on Top Layer And Track (1048mil,3020mil)(1048mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(1015mil,3045.002mil) on Top Layer And Track (981mil,3020mil)(1048mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(1015mil,3045.002mil) on Top Layer And Track (981mil,3020mil)(981mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(1015mil,3045.002mil) on Top Layer And Track (990mil,3073.002mil)(990mil,3107.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R6-1(839.998mil,589mil) on Top Layer And Text "SW2" (838.544mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(839.998mil,589mil) on Top Layer And Track (815mil,555mil)(815mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(839.998mil,589mil) on Top Layer And Track (815mil,555mil)(955mil,555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(839.998mil,589mil) on Top Layer And Track (815mil,622mil)(955mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(839.998mil,589mil) on Top Layer And Track (867.998mil,564mil)(901.998mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(839.998mil,589mil) on Top Layer And Track (867.998mil,614mil)(901.998mil,614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(929.998mil,589mil) on Top Layer And Track (815mil,555mil)(955mil,555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(929.998mil,589mil) on Top Layer And Track (815mil,622mil)(955mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(929.998mil,589mil) on Top Layer And Track (867.998mil,564mil)(901.998mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R6-2(929.998mil,589mil) on Top Layer And Track (867.998mil,614mil)(901.998mil,614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(929.998mil,589mil) on Top Layer And Track (955mil,555mil)(955mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(1586.576mil,3641.764mil) on Top Layer And Track (1553.576mil,3616.765mil)(1553.576mil,3756.765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(1586.576mil,3641.764mil) on Top Layer And Track (1553.576mil,3616.765mil)(1620.576mil,3616.765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(1586.576mil,3641.764mil) on Top Layer And Track (1561.576mil,3669.763mil)(1561.576mil,3703.763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(1586.576mil,3641.764mil) on Top Layer And Track (1611.576mil,3669.763mil)(1611.576mil,3703.763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(1586.576mil,3641.764mil) on Top Layer And Track (1620.576mil,3616.765mil)(1620.576mil,3756.765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(1586.576mil,3731.763mil) on Top Layer And Track (1553.576mil,3616.765mil)(1553.576mil,3756.765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(1586.576mil,3731.763mil) on Top Layer And Track (1553.576mil,3756.765mil)(1620.576mil,3756.765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(1586.576mil,3731.763mil) on Top Layer And Track (1561.576mil,3669.763mil)(1561.576mil,3703.763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R7-2(1586.576mil,3731.763mil) on Top Layer And Track (1611.576mil,3669.763mil)(1611.576mil,3703.763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(1586.576mil,3731.763mil) on Top Layer And Track (1620.576mil,3616.765mil)(1620.576mil,3756.765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(1780mil,470.002mil) on Top Layer And Track (1746mil,355mil)(1746mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(1780mil,470.002mil) on Top Layer And Track (1746mil,495mil)(1813mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(1780mil,470.002mil) on Top Layer And Track (1755mil,408.002mil)(1755mil,442.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R8-1(1780mil,470.002mil) on Top Layer And Track (1805mil,408.002mil)(1805mil,442.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(1780mil,470.002mil) on Top Layer And Track (1813mil,355mil)(1813mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.362mil < 10mil) Between Pad R8-2(1780mil,380.002mil) on Top Layer And Text "10k" (1805mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(1780mil,380.002mil) on Top Layer And Track (1746mil,355mil)(1746mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(1780mil,380.002mil) on Top Layer And Track (1746mil,355mil)(1813mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(1780mil,380.002mil) on Top Layer And Track (1755mil,408.002mil)(1755mil,442.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(1780mil,380.002mil) on Top Layer And Track (1805mil,408.002mil)(1805mil,442.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(1780mil,380.002mil) on Top Layer And Track (1813mil,355mil)(1813mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R90-1(1752.833mil,597mil) on Top Layer And Track (1727.834mil,630mil)(1727.835mil,563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R90-1(1752.833mil,597mil) on Top Layer And Track (1727.834mil,630mil)(1867.835mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R90-1(1752.833mil,597mil) on Top Layer And Track (1727.835mil,563mil)(1867.834mil,563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R90-1(1752.833mil,597mil) on Top Layer And Track (1780.833mil,572mil)(1814.833mil,572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R90-1(1752.833mil,597mil) on Top Layer And Track (1780.833mil,622mil)(1814.833mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R90-2(1842.833mil,597mil) on Top Layer And Track (1727.834mil,630mil)(1867.835mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R90-2(1842.833mil,597mil) on Top Layer And Track (1727.835mil,563mil)(1867.834mil,563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R90-2(1842.833mil,597mil) on Top Layer And Track (1780.833mil,572mil)(1814.833mil,572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R90-2(1842.833mil,597mil) on Top Layer And Track (1780.833mil,622mil)(1814.833mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R90-2(1842.833mil,597mil) on Top Layer And Track (1867.834mil,563mil)(1867.835mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(834.999mil,835mil) on Top Layer And Track (810mil,801mil)(810mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(834.999mil,835mil) on Top Layer And Track (810mil,801mil)(950mil,801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(834.999mil,835mil) on Top Layer And Track (810mil,868mil)(950mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(834.999mil,835mil) on Top Layer And Track (862.998mil,810mil)(896.998mil,810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(834.999mil,835mil) on Top Layer And Track (862.998mil,860mil)(896.998mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(924.998mil,835mil) on Top Layer And Track (810mil,801mil)(950mil,801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(924.998mil,835mil) on Top Layer And Track (810mil,868mil)(950mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(924.998mil,835mil) on Top Layer And Track (862.998mil,810mil)(896.998mil,810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R9-2(924.998mil,835mil) on Top Layer And Track (862.998mil,860mil)(896.998mil,860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(924.998mil,835mil) on Top Layer And Track (950mil,801mil)(950mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.862mil < 10mil) Between Pad Soc1-11(640mil,3348.937mil) on Top Layer And Text "100nF" (450.326mil,3366.159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW2-1(685mil,622.205mil) on Top Layer And Track (612mil,649mil)(657mil,649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW2-1(685mil,622.205mil) on Top Layer And Track (713mil,649mil)(758mil,649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW2-2(685mil,897.795mil) on Top Layer And Track (612mil,871mil)(657mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW2-2(685mil,897.795mil) on Top Layer And Track (713mil,871mil)(758mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-4(2185mil,2916.929mil) on Top Layer And Track (1720mil,2923.309mil)(2505mil,2923.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.793mil < 10mil) Between Pad U2-12(1204.055mil,2793.189mil) on Top Layer And Track (1204.055mil,2816.811mil)(1204.055mil,2889.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.964mil < 10mil) Between Pad U2-13(1068.228mil,2901.457mil) on Top Layer And Track (1091.85mil,2901.457mil)(1192.244mil,2901.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.829mil < 10mil) Between Pad U2-21(721.771mil,2901.457mil) on Top Layer And Track (597.756mil,2901.456mil)(698.149mil,2901.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad U2-30(585.945mil,2446.732mil) on Top Layer And Track (637.126mil,2409.331mil)(637.126mil,2448.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad U2-31(585.945mil,2403.425mil) on Top Layer And Track (637.126mil,2409.331mil)(637.126mil,2448.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.793mil < 10mil) Between Pad U2-33(585.945mil,2316.811mil) on Top Layer And Track (585.945mil,2220.354mil)(585.945mil,2293.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad U2-33(585.945mil,2316.811mil) on Top Layer And Track (637.126mil,2271.535mil)(637.126mil,2310.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.829mil < 10mil) Between Pad U2-34(721.771mil,2208.543mil) on Top Layer And Track (597.756mil,2208.543mil)(698.149mil,2208.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.964mil < 10mil) Between Pad U2-42(1068.228mil,2208.543mil) on Top Layer And Track (1091.85mil,2208.543mil)(1192.244mil,2208.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.964mil]
Rule Violations :366

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.809mil < 10mil) Between Arc (1490mil,1926.88mil) on Top Overlay And Text "+" (1519.016mil,1776.289mil) on Top Overlay Silk Text to Silk Clearance [7.809mil]
   Violation between Silk To Silk Clearance Constraint: (3.681mil < 10mil) Between Arc (1490mil,1926.88mil) on Top Overlay And Text "Test  Vol
4.1V " (1260mil,1616.87mil) on Top Overlay Silk Text to Silk Clearance [3.681mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1526.043mil,2200mil) on Top Overlay And Text "2200uF" (1362.56mil,2050mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1737.409mil,308.941mil) on Top Overlay And Text "10k" (1805mil,210mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.809mil < 10mil) Between Arc (1910mil,1230mil) on Top Overlay And Text "+" (2060.591mil,1259.016mil) on Top Overlay Silk Text to Silk Clearance [7.809mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1910mil,1230mil) on Top Overlay And Text "10uF" (1905mil,1035mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.809mil < 10mil) Between Arc (2424.37mil,3270mil) on Top Overlay And Text "+" (2574.961mil,3299.016mil) on Top Overlay Silk Text to Silk Clearance [7.809mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2424.37mil,3270mil) on Top Overlay And Text "2.2k" (2495mil,2990mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.809mil < 10mil) Between Arc (2480.63mil,2220mil) on Top Overlay And Text "+" (2330.039mil,2190.984mil) on Top Overlay Silk Text to Silk Clearance [7.809mil]
   Violation between Silk To Silk Clearance Constraint: (3.419mil < 10mil) Between Arc (629.803mil,1955.551mil) on Top Overlay And Text "10uF" (521.01mil,1970mil) on Top Overlay Silk Text to Silk Clearance [3.419mil]
   Violation between Silk To Silk Clearance Constraint: (5.606mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "J?" (1050mil,1679.374mil) on Top Overlay Silk Text to Silk Clearance [5.606mil]
   Violation between Silk To Silk Clearance Constraint: (2.245mil < 10mil) Between Text "+" (1519.016mil,1776.289mil) on Top Overlay And Text "Test  Vol
4.1V " (1260mil,1616.87mil) on Top Overlay Silk Text to Silk Clearance [2.245mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (2330.039mil,2190.984mil) on Top Overlay And Track (2351.22mil,1978.78mil)(2351.22mil,2451.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.5mil < 10mil) Between Text "100nF" (1780mil,1030mil) on Top Overlay And Track (1736mil,1020mil)(1803mil,1020mil) on Top Overlay Silk Text to Silk Clearance [2.5mil]
   Violation between Silk To Silk Clearance Constraint: (3.525mil < 10mil) Between Text "100nF" (1780mil,1030mil) on Top Overlay And Track (1736mil,880mil)(1736mil,1020mil) on Top Overlay Silk Text to Silk Clearance [3.525mil]
   Violation between Silk To Silk Clearance Constraint: (4.521mil < 10mil) Between Text "100nF" (1830mil,275mil) on Top Overlay And Track (1840mil,347.002mil)(1840mil,414.002mil) on Top Overlay Silk Text to Silk Clearance [4.521mil]
   Violation between Silk To Silk Clearance Constraint: (4.521mil < 10mil) Between Text "100nF" (1830mil,275mil) on Top Overlay And Track (1840mil,347.002mil)(1980mil,347.002mil) on Top Overlay Silk Text to Silk Clearance [4.521mil]
   Violation between Silk To Silk Clearance Constraint: (8.166mil < 10mil) Between Text "100nF" (1830mil,275mil) on Top Overlay And Track (1980mil,347.002mil)(1980mil,414.002mil) on Top Overlay Silk Text to Silk Clearance [8.166mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "100nF" (340.865mil,2963.144mil) on Top Overlay And Text "U2" (557mil,2971mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "100nF" (450.326mil,3366.159mil) on Top Overlay And Track (700.63mil,3309.449mil)(700.63mil,3829.449mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "100nF" (524.954mil,2050mil) on Top Overlay And Track (755mil,2042mil)(755mil,2109mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.501mil < 10mil) Between Text "100nF" (524.954mil,2050mil) on Top Overlay And Track (755mil,2042mil)(895mil,2042mil) on Top Overlay Silk Text to Silk Clearance [0.501mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "100nF" (524.954mil,2050mil) on Top Overlay And Track (755mil,2109mil)(895mil,2109mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.496mil < 10mil) Between Text "100nF" (524.954mil,2050mil) on Top Overlay And Track (808mil,2100mil)(842mil,2100mil) on Top Overlay Silk Text to Silk Clearance [9.496mil]
   Violation between Silk To Silk Clearance Constraint: (8.041mil < 10mil) Between Text "100R" (795mil,3001.476mil) on Top Overlay And Track (705.63mil,3229.449mil)(895.63mil,3229.449mil) on Top Overlay Silk Text to Silk Clearance [8.041mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "100R" (795mil,3001.476mil) on Top Overlay And Track (811mil,3020mil)(811mil,3160mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "100R" (795mil,3001.476mil) on Top Overlay And Track (811mil,3020mil)(878mil,3020mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10k" (1805mil,210mil) on Top Overlay And Track (1746mil,355mil)(1813mil,355mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10k" (1805mil,210mil) on Top Overlay And Track (1761mil,204.998mil)(1828mil,204.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.299mil < 10mil) Between Text "10k" (1805mil,210mil) on Top Overlay And Track (1761mil,64.998mil)(1761mil,204.998mil) on Top Overlay Silk Text to Silk Clearance [0.299mil]
   Violation between Silk To Silk Clearance Constraint: (1.958mil < 10mil) Between Text "10k" (1805mil,210mil) on Top Overlay And Track (1813mil,355mil)(1813mil,495mil) on Top Overlay Silk Text to Silk Clearance [1.958mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10k" (1915mil,70mil) on Top Overlay And Track (1895mil,-160mil)(1895mil,200mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10k" (1915mil,70mil) on Top Overlay And Track (1895mil,200mil)(2725mil,200mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.5mil < 10mil) Between Text "10k" (815mil,880mil) on Top Overlay And Track (810mil,801mil)(810mil,868mil) on Top Overlay Silk Text to Silk Clearance [5.5mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "10k" (815mil,880mil) on Top Overlay And Track (810mil,868mil)(950mil,868mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (5.483mil < 10mil) Between Text "10k" (815mil,880mil) on Top Overlay And Track (950mil,801mil)(950mil,868mil) on Top Overlay Silk Text to Silk Clearance [5.483mil]
   Violation between Silk To Silk Clearance Constraint: (3.298mil < 10mil) Between Text "10uF" (1525mil,1290.192mil) on Top Overlay And Track (1540mil,1212.394mil)(1540mil,1279.394mil) on Top Overlay Silk Text to Silk Clearance [3.298mil]
   Violation between Silk To Silk Clearance Constraint: (3.298mil < 10mil) Between Text "10uF" (1525mil,1290.192mil) on Top Overlay And Track (1540mil,1279.394mil)(1680mil,1279.394mil) on Top Overlay Silk Text to Silk Clearance [3.298mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10uF" (1525mil,1290.192mil) on Top Overlay And Track (1605mil,1355mil)(1605mil,1580mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10uF" (1525mil,1290.192mil) on Top Overlay And Track (1610mil,1355mil)(2390mil,1355mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.42mil < 10mil) Between Text "10uF" (1525mil,1290.192mil) on Top Overlay And Track (1680mil,1212.394mil)(1680mil,1279.394mil) on Top Overlay Silk Text to Silk Clearance [4.42mil]
   Violation between Silk To Silk Clearance Constraint: (7.5mil < 10mil) Between Text "10uF" (1905mil,1035mil) on Top Overlay And Track (1837mil,1020mil)(1904mil,1020mil) on Top Overlay Silk Text to Silk Clearance [7.5mil]
   Violation between Silk To Silk Clearance Constraint: (7.533mil < 10mil) Between Text "10uF" (1905mil,1035mil) on Top Overlay And Track (1904mil,880mil)(1904mil,1020mil) on Top Overlay Silk Text to Silk Clearance [7.533mil]
   Violation between Silk To Silk Clearance Constraint: (8.974mil < 10mil) Between Text "10uF" (425mil,1705mil) on Top Overlay And Text "24/07/2019" (420.129mil,1657.56mil) on Top Overlay Silk Text to Silk Clearance [8.974mil]
   Violation between Silk To Silk Clearance Constraint: (2.616mil < 10mil) Between Text "10uF" (425mil,1705mil) on Top Overlay And Track (645mil,1697mil)(645mil,1764mil) on Top Overlay Silk Text to Silk Clearance [2.616mil]
   Violation between Silk To Silk Clearance Constraint: (2.616mil < 10mil) Between Text "10uF" (425mil,1705mil) on Top Overlay And Track (645mil,1764mil)(785mil,1764mil) on Top Overlay Silk Text to Silk Clearance [2.616mil]
   Violation between Silk To Silk Clearance Constraint: (5.512mil < 10mil) Between Text "10uF" (521.01mil,1970mil) on Top Overlay And Track (655.394mil,1953.583mil)(655.394mil,1955.551mil) on Top Overlay Silk Text to Silk Clearance [5.512mil]
   Violation between Silk To Silk Clearance Constraint: (5.512mil < 10mil) Between Text "10uF" (521.01mil,1970mil) on Top Overlay And Track (655.394mil,1955.551mil)(954.606mil,1955.551mil) on Top Overlay Silk Text to Silk Clearance [5.512mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "16     |  14   |  12 | 13 |12V
GND | 3.3V |  15 |  2   | 12V
" (1901.537mil,450mil) on Top Overlay And Text "HD?" (2217.5mil,460mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.262mil < 10mil) Between Text "4.1 V" (2596.26mil,2875mil) on Top Overlay And Track (1720mil,2923.309mil)(2505mil,2923.309mil) on Top Overlay Silk Text to Silk Clearance [8.262mil]
   Violation between Silk To Silk Clearance Constraint: (8.262mil < 10mil) Between Text "4.1 V" (2596.26mil,2875mil) on Top Overlay And Track (2505mil,2483.309mil)(2505mil,2923.309mil) on Top Overlay Silk Text to Silk Clearance [8.262mil]
   Violation between Silk To Silk Clearance Constraint: (1.082mil < 10mil) Between Text "C8" (575mil,650mil) on Top Overlay And Track (505mil,475.163mil)(505mil,894.85mil) on Top Overlay Silk Text to Silk Clearance [1.082mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DC2" (1510mil,2973.309mil) on Top Overlay And Track (1570.079mil,2615.78mil)(1570.079mil,3088.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DC2" (1510mil,2973.309mil) on Top Overlay And Track (1610.667mil,2701.476mil)(1610.667mil,3001.476mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DC2" (1510mil,2973.309mil) on Top Overlay And Track (1610.667mil,3001.476mil)(1645mil,3059.809mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DC2" (1510mil,2973.309mil) on Top Overlay And Track (1677.334mil,2643.143mil)(1677.334mil,3059.809mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (1912.037mil,3766.809mil) on Top Overlay And Track (1907mil,3719.646mil)(1907mil,3966mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (1912.037mil,3766.809mil) on Top Overlay And Track (2057mil,3719.646mil)(2057mil,3966mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.406mil < 10mil) Between Text "SW2" (838.544mil,630mil) on Top Overlay And Track (810mil,801mil)(810mil,868mil) on Top Overlay Silk Text to Silk Clearance [8.406mil]
   Violation between Silk To Silk Clearance Constraint: (3.552mil < 10mil) Between Text "SW2" (838.544mil,630mil) on Top Overlay And Track (810mil,801mil)(950mil,801mil) on Top Overlay Silk Text to Silk Clearance [3.552mil]
   Violation between Silk To Silk Clearance Constraint: (8.233mil < 10mil) Between Text "SW2" (838.544mil,630mil) on Top Overlay And Track (815mil,555mil)(815mil,622mil) on Top Overlay Silk Text to Silk Clearance [8.233mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "SW2" (838.544mil,630mil) on Top Overlay And Track (815mil,622mil)(955mil,622mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Test  Vol
4.1V " (1260mil,1616.87mil) on Top Overlay And Track (1605mil,1580mil)(1605mil,1795mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Test  Vol
4.1V " (1260mil,1616.87mil) on Top Overlay And Track (1605mil,1795mil)(2390mil,1795mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.593mil < 10mil) Between Text "Tx-Rx-GND" (405mil,470mil) on Top Overlay And Track (405mil,475.163mil)(405mil,894.85mil) on Top Overlay Silk Text to Silk Clearance [0.593mil]
   Violation between Silk To Silk Clearance Constraint: (0.593mil < 10mil) Between Text "Tx-Rx-GND" (405mil,470mil) on Top Overlay And Track (405mil,475.163mil)(505mil,475.163mil) on Top Overlay Silk Text to Silk Clearance [0.593mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Tx-Rx-GND" (405mil,470mil) on Top Overlay And Track (405mil,585mil)(505mil,585mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :67

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM'))
   Violation between Room Definition: Between Component C6-210111003 (407.406mil,3734.685mil) on Top Layer And Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) 
   Violation between Room Definition: Between LCC Component U2-SIM800C (895mil,2555mil) on Top Layer And Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And Small Component C5-2200uF (1490mil,1926.88mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT SIP Component Soc1-MicroSIM (1200.63mil,3254.449mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component 1-1k (1375mil,3684.587mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component 2-0R (408.016mil,3235mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component C4-100uF (805mil,1865mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component C5-22P (1154.374mil,3015.006mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component C7-100uF (409.016mil,2635mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx10-100nF (450mil,3105mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx11-100nF (360mil,3391.153mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx3-100nF (825mil,2075mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx4-10uF (825mil,1995mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx5-10uF (715mil,1730mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx8-100nF (1155.626mil,3104.994mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx8-100nF (1910mil,380.002mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx9-100nF (805mil,1590mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component Cx9-10uF (1610mil,1245.394mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component F1-600R@100Mhz (675mil,1587.402mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component LED1-LED (1378.673mil,3840mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component R3-100R (845mil,3090mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component R4-100R (930mil,3090mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component R43-0R (956.926mil,2035.002mil) on Top Layer 
   Violation between Room Definition: Between Room SIM (Bounding Region = (8355mil, 2730mil, 15035mil, 3655mil) (InComponentClass('SIM')) And SMT Small Component R5-100R (1015mil,3090mil) on Top Layer 
Rule Violations :24

Processing Rule : Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU'))
   Violation between Room Definition: Between Component ESP1-ESP_8266 (1372.948mil,576.5mil) on Top Layer And Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Component SW1-SW (2070mil,3635mil) on Top Layer And Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between DIP Component HD?-IDC 5x2 (2310mil,175mil) on Top Layer And Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component Cx6-100nF (1770mil,950mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component Cx7-10uF (1870mil,950mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component Cx8-100nF (1155.626mil,3104.994mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component Cx8-100nF (1910mil,380.002mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component Cx9-100nF (805mil,1590mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component Cx9-10uF (1610mil,1245.394mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component F2-600R@100Mhz (1975mil,960.177mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component LED2-LED (1580mil,3837.5mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R10-10k (1795mil,134.999mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R10-1K (460mil,1250mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R6-10k (885mil,589mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R7-1K (1586.576mil,3686.765mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R8-10k (1780mil,425mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R90-10k (1797.834mil,597mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component R9-10k (880mil,835mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (3715mil, 850mil, 6930mil, 1960mil) (InComponentClass('MCU')) And SMT Small Component SW2-SW (685mil,760mil) on Top Layer 
Rule Violations :19

Processing Rule : Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1'))
   Violation between Room Definition: Between Component C9-JP2x2 (730mil,1060mil) on Top Layer And Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SIP Component C8-JP4 (455mil,535mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SMT Small Component LED3-LED (455mil,1120mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SMT Small Component R10-10k (1795mil,134.999mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SMT Small Component R10-1K (460mil,1250mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SMT Small Component R11-1K (1295mil,1203.401mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SMT Small Component R12-1K (1396.623mil,1204.37mil) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (3715mil, 850mil, 5730mil, 1390mil) (InComponentClass('Sheet1')) And SMT Small Component R13-5K6 (730mil,1250mil) on Top Layer 
Rule Violations :8

Processing Rule : Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power'))
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SIP Component DC1-DC_V2 (2390mil,1355mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SIP Component DC2-DC_V2 (2505mil,2483.309mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component C1-2200uF (2424.37mil,3270mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component C2-330uF (2480.63mil,2220mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component C3-330uF (1910mil,1230mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component C5-2200uF (1490mil,1926.88mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component D1-MBR340 (1726.043mil,2200mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component J?-Jumper 2 (1140mil,1587.768mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And Small Component JDC1-Jac DC (2405mil,3595mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT SIP Component U1-LM2976 (1950mil,2835mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT Small Component C5-22P (1154.374mil,3015.006mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT Small Component Cx1-1uF (2370mil,2725mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT Small Component Cx2-100nF (2535mil,2760mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT Small Component L1-100uH (2115mil,2215mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT Small Component R1-2.2k (2455mil,2894.998mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (7720mil, 0mil, 16060mil, 1810mil) (InComponentClass('Power')) And SMT Small Component R2-1K (2365.003mil,2894.998mil) on Top Layer 
Rule Violations :16

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01