{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635021576170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635021576172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 14:39:36 2021 " "Processing started: Sat Oct 23 14:39:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635021576172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021576172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021576172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635021576308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635021576309 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "program_sequencer.v(21) " "Verilog HDL Event Control warning at program_sequencer.v(21): event expression contains \"\|\" or \"\|\|\"" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 21 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_sequencer.v(72) " "Verilog HDL information at program_sequencer.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1635021580565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "from_PS microprocessor.v(85) " "Verilog HDL Implicit Net warning at microprocessor.v(85): created implicit net for \"from_PS\"" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635021580623 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "from_P microprocessor.v(36) " "Output port \"from_P\" at microprocessor.v(36) has no driver" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635021580625 "|microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "microprocessor.v" "data_mem" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580652 ""}  } { { "data_memory.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635021580652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_93g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_93g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_93g1 " "Found entity 1: altsyncram_93g1" {  } { { "db/altsyncram_93g1.tdf" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/db/altsyncram_93g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_93g1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_93g1:auto_generated " "Elaborating entity \"altsyncram_93g1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_93g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_memory " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_memory\"" {  } { { "microprocessor.v" "prog_memory" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file computational_test_Lab34.hex " "Parameter \"init_file\" = \"computational_test_Lab34.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580690 ""}  } { { "program_memory.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635021580690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inb1 " "Found entity 1: altsyncram_inb1" {  } { { "db/altsyncram_inb1.tdf" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/db/altsyncram_inb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inb1 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated " "Elaborating entity \"altsyncram_inb1\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "microprocessor.v" "prog_sequencer" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580719 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold program_sequencer.v(33) " "Verilog HDL Always Construct warning at program_sequencer.v(33): inferring latch(es) for variable \"hold\", which holds its previous value in one or more paths through the always construct" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pm_addr program_sequencer.v(72) " "Verilog HDL Always Construct warning at program_sequencer.v(72): inferring latch(es) for variable \"pm_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[0\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[0\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[1\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[1\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[2\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[2\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[3\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[3\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[4\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[4\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[5\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[5\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[6\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[6\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[7\] program_sequencer.v(74) " "Inferred latch for \"pm_addr\[7\]\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold program_sequencer.v(33) " "Inferred latch for \"hold\" at program_sequencer.v(33)" {  } { { "program_sequencer.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/program_sequencer.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580722 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst_decoder\"" {  } { { "microprocessor.v" "inst_decoder" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "microprocessor.v" "comp_unit" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out_temp computational_unit.v(154) " "Verilog HDL Always Construct warning at computational_unit.v(154): inferring latch(es) for variable \"alu_out_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635021580727 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[0\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[0\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[1\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[1\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[2\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[2\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[3\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[3\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[4\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[4\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[5\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[5\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[6\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[6\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_temp\[7\] computational_unit.v(154) " "Inferred latch for \"alu_out_temp\[7\]\" at computational_unit.v(154)" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580728 "|microprocessor|computational_unit:comp_unit"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "computational_unit:comp_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"computational_unit:comp_unit\|Mult0\"" {  } { { "computational_unit.v" "Mult0" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635021580924 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635021580924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"computational_unit:comp_unit\|lpm_mult:Mult0\"" {  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021580936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"computational_unit:comp_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635021580936 ""}  } { { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635021580936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635021580962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021580962 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "computational_unit.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/computational_unit.v" 155 -1 0 } } { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1635021580973 "|microprocessor|computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1635021580973 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1635021580973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635021581077 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1635021581084 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1635021581084 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1635021581084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[0\] GND " "Pin \"from_CU\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[1\] GND " "Pin \"from_CU\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[2\] GND " "Pin \"from_CU\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[3\] GND " "Pin \"from_CU\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[4\] GND " "Pin \"from_CU\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[5\] GND " "Pin \"from_CU\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[6\] GND " "Pin \"from_CU\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[7\] GND " "Pin \"from_CU\[7\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_CU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[0\] GND " "Pin \"from_ID\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[1\] GND " "Pin \"from_ID\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[2\] GND " "Pin \"from_ID\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[3\] GND " "Pin \"from_ID\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] GND " "Pin \"from_ID\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[5\] GND " "Pin \"from_ID\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[6\] GND " "Pin \"from_ID\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[7\] GND " "Pin \"from_ID\[7\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[0\] GND " "Pin \"from_P\[0\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[1\] GND " "Pin \"from_P\[1\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[2\] GND " "Pin \"from_P\[2\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[3\] GND " "Pin \"from_P\[3\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[4\] GND " "Pin \"from_P\[4\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[5\] GND " "Pin \"from_P\[5\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[6\] GND " "Pin \"from_P\[6\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_P\[7\] GND " "Pin \"from_P\[7\]\" is stuck at GND" {  } { { "microprocessor.v" "" { Text "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/microprocessor.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635021581155 "|microprocessor|from_P[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635021581155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635021581191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/caa746/engr-ece/CME433/Lab3/suspend_mirco/output_files/microprocessor.map.smsg " "Generated suppressed messages file /home/caa746/engr-ece/CME433/Lab3/suspend_mirco/output_files/microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021581560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635021581666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635021581666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635021581741 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635021581741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635021581741 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635021581741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635021581741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635021581766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 14:39:41 2021 " "Processing ended: Sat Oct 23 14:39:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635021581766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635021581766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635021581766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635021581766 ""}
