// Seed: 2261296762
module module_0 #(
    parameter id_1 = 32'd32
);
  always @(posedge 1'b0) begin : LABEL_0
    foreach (_id_1[id_1]) begin : LABEL_1
      $clog2(1);
      ;
    end
  end
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
    , id_16,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    output tri0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wire id_12,
    output supply1 id_13,
    output supply1 id_14
);
  logic id_17;
  ;
  module_0 modCall_1 ();
  wire id_18;
  wire id_19;
  ;
  assign id_19 = id_2;
endmodule
