{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674194988564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674194988564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 15:09:48 2023 " "Processing started: Fri Jan 20 15:09:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674194988564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674194988564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674194988564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674194988786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsekey.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsekey.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseKey " "Found entity 1: pulseKey" {  } { { "pulseKey.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/pulseKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674194988817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674194988817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYPULSE keyPulse lab3.v(6) " "Verilog HDL Declaration information at lab3.v(6): object \"KEYPULSE\" differs only in case from object \"keyPulse\" in the same scope" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674194988817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out lab3.v(5) " "Verilog HDL Declaration information at lab3.v(5): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674194988817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674194988817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674194988817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG " "Found entity 1: SEG" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/7SEG.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674194988817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674194988817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674194988833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 lab3.v(26) " "Verilog HDL assignment warning at lab3.v(26): truncated value with size 4 to match size of target (3)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674194988833 "|lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D lab3.v(8) " "Output port \"HEX1_D\" at lab3.v(8) has no driver" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674194988833 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseKey pulseKey:i_pulseKey " "Elaborating entity \"pulseKey\" for hierarchy \"pulseKey:i_pulseKey\"" {  } { { "lab3.v" "i_pulseKey" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674194988848 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i_fsm FSM " "Node instance \"i_fsm\" instantiates undefined entity \"FSM\"" {  } { { "lab3.v" "i_fsm" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674194988848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1674194988864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674194988895 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 20 15:09:48 2023 " "Processing ended: Fri Jan 20 15:09:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674194988895 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674194988895 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674194988895 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674194988895 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674194989449 ""}
