CONFIG := scanchain
FPGA_DIR := ../../../fpga/tiny/mdff_frac_k6_N2_mem8K_8x8
COMPILER := iverilog
ADDITIONAL_SIMPROJ_ARGS := --testbench_plus_args max_cycle=200000

include ../Makefile.in
