Analysis & Synthesis report for pre_accelerators
Sat Aug 31 17:26:43 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1
 17. Source assignments for MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|altsyncram_ade3:altsyncram1
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MCU
 20. Parameter Settings for User Entity Instance: MIPS:cpu
 21. Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE
 22. Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory
 23. Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM
 24. Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM|altsyncram:data_memory
 25. Parameter Settings for User Entity Instance: GPIO_handler:GPIO
 26. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX0_inst
 27. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX1_inst
 28. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX2_inst
 29. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX3_inst
 30. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX4_inst
 31. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX5_inst
 32. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:LEDR_inst
 33. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPI:SW_inst
 34. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "GPIO_handler:GPIO|OptAddrDecoder:ADecoder"
 37. Port Connectivity Checks: "GPIO_handler:GPIO"
 38. Port Connectivity Checks: "MIPS:cpu|dmemory:MEM"
 39. Signal Tap Logic Analyzer Settings
 40. In-System Memory Content Editor Settings
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Aug 31 17:26:43 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; pre_accelerators                            ;
; Top-level Entity Name           ; MCU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5816                                        ;
; Total pins                      ; 264                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,490,944                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MCU                ; pre_accelerators   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                 ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../pll50_25/synthesis/submodules/pll50_25_pll_0.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/pll50_25/synthesis/submodules/pll50_25_pll_0.v                                     ; pll50_25    ;
; ../../ModelSim/DUT/segDecoder.vhd                                                                                                          ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd                                                                ;             ;
; ../../ModelSim/DUT/GPI.vhd                                                                                                                 ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd                                                                       ;             ;
; ../../ModelSim/DUT/OptAddressDecoder.vhd                                                                                                   ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd                                                         ;             ;
; ../../ModelSim/DUT/GPO.vhd                                                                                                                 ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd                                                                       ;             ;
; ../../ModelSim/DUT/GPIO_handler.vhd                                                                                                        ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd                                                              ;             ;
; ../../ModelSim/DUT/MCU.vhd                                                                                                                 ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd                                                                       ;             ;
; ../../ModelSim/DUT/aux_package.vhd                                                                                                         ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd                                                               ;             ;
; ../../ModelSim/DUT/MIPS.vhd                                                                                                                ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd                                                                      ;             ;
; ../../ModelSim/DUT/IFETCH.VHD                                                                                                              ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD                                                                    ;             ;
; ../../ModelSim/DUT/IDECODE.VHD                                                                                                             ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD                                                                   ;             ;
; ../../ModelSim/DUT/EXECUTE.VHD                                                                                                             ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD                                                                   ;             ;
; ../../ModelSim/DUT/DMEMORY.VHD                                                                                                             ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD                                                                   ;             ;
; ../../ModelSim/DUT/CONTROL.VHD                                                                                                             ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD                                                                   ;             ;
; altsyncram.tdf                                                                                                                             ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                            ;             ;
; stratix_ram_block.inc                                                                                                                      ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                     ;             ;
; lpm_mux.inc                                                                                                                                ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                               ;             ;
; lpm_decode.inc                                                                                                                             ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                            ;             ;
; aglobal211.inc                                                                                                                             ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/aglobal211.inc                                                                                                                            ;             ;
; a_rdenreg.inc                                                                                                                              ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                             ;             ;
; altrom.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                                                                                ;             ;
; altram.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altram.inc                                                                                                                                ;             ;
; altdpram.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                                                                              ;             ;
; db/altsyncram_jqe4.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_jqe4.tdf                                             ;             ;
; db/altsyncram_f4d3.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf                                             ;             ;
; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/program.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/program.hex                                                   ;             ;
; sld_mod_ram_rom.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                         ;             ;
; sld_rom_sr.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                            ;             ;
; db/altsyncram_1ug4.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_1ug4.tdf                                             ;             ;
; db/altsyncram_ade3.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_ade3.tdf                                             ;             ;
; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex                                                   ;             ;
; sld_signaltap.vhd                                                                                                                          ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                         ;             ;
; sld_signaltap_impl.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                    ;             ;
; sld_ela_control.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                       ;             ;
; lpm_shiftreg.tdf                                                                                                                           ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                          ;             ;
; lpm_constant.inc                                                                                                                           ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                          ;             ;
; dffeea.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                ;             ;
; sld_mbpmg.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                              ;             ;
; sld_buffer_manager.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                    ;             ;
; db/altsyncram_dl84.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_dl84.tdf                                             ;             ;
; altdpram.tdf                                                                                                                               ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                              ;             ;
; memmodes.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                            ;             ;
; a_hdffe.inc                                                                                                                                ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                               ;             ;
; alt_le_rden_reg.inc                                                                                                                        ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                       ;             ;
; altsyncram.inc                                                                                                                             ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                            ;             ;
; lpm_mux.tdf                                                                                                                                ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                               ;             ;
; muxlut.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                ;             ;
; bypassff.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/bypassff.inc                                                                                                                              ;             ;
; altshift.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altshift.inc                                                                                                                              ;             ;
; db/mux_flc.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                                             ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                            ;             ;
; declut.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/declut.inc                                                                                                                                ;             ;
; lpm_compare.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                           ;             ;
; db/decode_vnf.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                                            ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                           ;             ;
; lpm_add_sub.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                           ;             ;
; cmpconst.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                              ;             ;
; lpm_counter.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                           ;             ;
; alt_counter_stratix.inc                                                                                                                    ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                   ;             ;
; db/cntr_0bi.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_0bi.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                               ; altera_sld  ;
; db/ip/sld42afd3ef/alt_sld_fab.v                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                          ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3616           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2429           ;
;     -- 7 input functions                    ; 38             ;
;     -- 6 input functions                    ; 1103           ;
;     -- 5 input functions                    ; 687            ;
;     -- 4 input functions                    ; 206            ;
;     -- <=3 input functions                  ; 395            ;
;                                             ;                ;
; Dedicated logic registers                   ; 5816           ;
;                                             ;                ;
; I/O pins                                    ; 264            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1490944        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; PIN_AF14~input ;
; Maximum fan-out                             ; 4352           ;
; Total fan-out                               ; 42438          ;
; Average fan-out                             ; 4.61           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MCU                                                                                                                                    ; 2429 (71)           ; 5816 (0)                  ; 1490944           ; 2          ; 264  ; 0            ; |MCU                                                                                                                                                                                                                                                                                                                                            ; MCU                               ; work         ;
;    |GPIO_handler:GPIO|                                                                                                                  ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO                                                                                                                                                                                                                                                                                                                          ; GPIO_handler                      ; work         ;
;       |GPI:SW_inst|                                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPI:SW_inst                                                                                                                                                                                                                                                                                                              ; GPI                               ; work         ;
;       |GPO:HEX0_inst|                                                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX0_inst                                                                                                                                                                                                                                                                                                            ; GPO                               ; work         ;
;       |GPO:HEX2_inst|                                                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX2_inst                                                                                                                                                                                                                                                                                                            ; GPO                               ; work         ;
;       |GPO:HEX3_inst|                                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX3_inst                                                                                                                                                                                                                                                                                                            ; GPO                               ; work         ;
;       |GPO:HEX4_inst|                                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX4_inst                                                                                                                                                                                                                                                                                                            ; GPO                               ; work         ;
;       |GPO:HEX5_inst|                                                                                                                   ; 13 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX5_inst                                                                                                                                                                                                                                                                                                            ; GPO                               ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX5_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                     ; segDecoder                        ; work         ;
;       |GPO:LEDR_inst|                                                                                                                   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:LEDR_inst                                                                                                                                                                                                                                                                                                            ; GPO                               ; work         ;
;    |MIPS:cpu|                                                                                                                           ; 1511 (2)            ; 1132 (0)                  ; 65536             ; 2          ; 0    ; 0            ; |MCU|MIPS:cpu                                                                                                                                                                                                                                                                                                                                   ; MIPS                              ; work         ;
;       |Execute:EXE|                                                                                                                     ; 552 (552)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |MCU|MIPS:cpu|Execute:EXE                                                                                                                                                                                                                                                                                                                       ; Execute                           ; work         ;
;       |Idecode:ID|                                                                                                                      ; 814 (814)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Idecode:ID                                                                                                                                                                                                                                                                                                                        ; Idecode                           ; work         ;
;       |Ifetch:IFE|                                                                                                                      ; 78 (28)             ; 74 (8)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE                                                                                                                                                                                                                                                                                                                        ; Ifetch                            ; work         ;
;          |altsyncram:inst_memory|                                                                                                       ; 50 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_jqe4:auto_generated|                                                                                            ; 50 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_jqe4                   ; work         ;
;                |altsyncram_f4d3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_f4d3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;       |control:CTL|                                                                                                                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|control:CTL                                                                                                                                                                                                                                                                                                                       ; control                           ; work         ;
;       |dmemory:MEM|                                                                                                                     ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM                                                                                                                                                                                                                                                                                                                       ; dmemory                           ; work         ;
;          |altsyncram:data_memory|                                                                                                       ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_1ug4:auto_generated|                                                                                            ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_1ug4                   ; work         ;
;                |altsyncram_ade3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|altsyncram_ade3:altsyncram1                                                                                                                                                                                                                                     ; altsyncram_ade3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 136 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (84)            ; 129 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 666 (2)             ; 4548 (696)                ; 1425408           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 664 (0)             ; 3852 (0)                  ; 1425408           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 664 (67)            ; 3852 (1476)               ; 1425408           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1425408           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_dl84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1425408           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dl84:auto_generated                                                                                                                                                 ; altsyncram_dl84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 424 (1)             ; 1756 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 348 (0)             ; 1740 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1044 (1044)               ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 348 (0)             ; 696 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 75 (75)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 47 (12)             ; 425 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_0bi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0bi:auto_generated                                                             ; cntr_0bi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 348 (348)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\program.hex ;
; MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|altsyncram_ade3:altsyncram1|ALTSYNCRAM                                                                                     ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dl84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 348          ; 4096         ; 348          ; 1425408 ; None                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; Number of user-specified and inferred latches = 56  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; MIPS:cpu|Idecode:ID|register_array[0][31] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][30] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][29] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][28] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][27] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][26] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][25] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][24] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][23] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][22] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][21] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][20] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][19] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][18] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][17] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][16] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][15] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][14] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][13] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][12] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][11] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][10] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][9]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][8]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][7]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][6]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][5]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][4]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][3]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][2]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][1]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][0]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32    ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5816  ;
; Number of registers using Synchronous Clear  ; 1040  ;
; Number of registers using Synchronous Load   ; 622   ;
; Number of registers using Asynchronous Clear ; 1660  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2524  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[16][22]                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[8][2]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[24][3]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[24][22]                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[4][15]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[20][2]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[20][7]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[12][2]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[12][16]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[28][2]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[28][27]                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[2][25]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[18][1]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[18][31]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[10][3]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[10][20]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[26][3]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[26][5]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[6][2]                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[6][27]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[22][4]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[22][21]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[14][1]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[14][16]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[30][1]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[30][27]                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[1][11]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[17][0]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[17][18]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[9][3]                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[9][26]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[25][0]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[25][5]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[5][0]                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[5][17]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[21][4]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[21][14]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[13][0]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[13][5]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[29][3]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[29][15]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[3][1]                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[3][12]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[19][1]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[19][11]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[11][0]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[11][8]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[27][0]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[27][8]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[7][1]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[7][7]                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[23][0]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[23][28]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[15][3]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[15][5]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[31][2]                                                                                                                               ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[31][6]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0                                                                                                                                        ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_register_address[1]                                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[29]                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[4]                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Ifetch:IFE|Next_PC_out[3]                                                                                                                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|Mux51                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|Mux1                                                                                                                                                ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux22                                                                                                                                              ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux10                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 48 LEs               ; -8 LEs                 ; No         ; |MCU|DataBus[3]                                                                                                                                                              ;
; 24:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux31                                                                                                                                              ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux4                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|altsyncram_ade3:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MemWidth       ; 10    ; Signed Integer                             ;
; SIM            ; false ; Enumerated                                 ;
; ControlBusSize ; 2     ; Signed Integer                             ;
; AddrBusSize    ; 32    ; Signed Integer                             ;
; DataBusSize    ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; memwidth       ; 10    ; Signed Integer               ;
; sim            ; false ; Enumerated                   ;
; controlbussize ; 2     ; Signed Integer               ;
; addrbussize    ; 32    ; Signed Integer               ;
; databussize    ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; memwidth       ; 10    ; Signed Integer                          ;
; sim            ; false ; Enumerated                              ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory                                                                                                          ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                      ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                                                                                         ; Signed Integer ;
; NUMWORDS_A                         ; 1024                                                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                                                          ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                                                          ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                          ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                          ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; INIT_FILE                          ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\program.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                          ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                          ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jqe4                                                                                                                            ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; memwidth       ; 10    ; Signed Integer                           ;
; sim            ; false ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM|altsyncram:data_memory                                                                                                         ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                      ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                                                                                         ; Signed Integer ;
; NUMWORDS_A                         ; 1024                                                                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                                                          ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                                                          ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                          ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                          ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; INIT_FILE                          ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                          ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                          ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1ug4                                                                                                                            ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; addrbussize    ; 32    ; Signed Integer                        ;
; databussize    ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX0_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX1_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX2_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX3_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX4_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX5_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:LEDR_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; false ; Enumerated                                          ;
; iowidth        ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPI:SW_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; databussize    ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 348                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 348                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 1070                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 348                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; MIPS:cpu|dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_handler:GPIO|OptAddrDecoder:ADecoder"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cs_key ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_handler:GPIO"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; hex0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MIPS:cpu|dmemory:MEM" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; address[1..0] ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 348                 ; 348              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 1024  ; Read/Write ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated  ;
; 1              ; DTCM        ; 32    ; 1024  ; Read/Write ; MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1132                        ;
;     CLR               ; 16                          ;
;     ENA               ; 93                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SCLR          ; 912                         ;
;     ENA SLD           ; 64                          ;
;     SLD               ; 5                           ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 1634                        ;
;     arith             ; 115                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 22                          ;
;         5 data inputs ; 64                          ;
;     extend            ; 37                          ;
;         7 data inputs ; 37                          ;
;     normal            ; 1482                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 127                         ;
;         4 data inputs ; 154                         ;
;         5 data inputs ; 190                         ;
;         6 data inputs ; 968                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 419                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 11.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                       ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                             ; Details ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+---------+
; ALU_result_out[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[0]~4                                                                          ; N/A     ;
; ALU_result_out[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[0]~4                                                                          ; N/A     ;
; ALU_result_out[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[10]~14                                                                        ; N/A     ;
; ALU_result_out[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[10]~14                                                                        ; N/A     ;
; ALU_result_out[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[11]~15_wirecell                                                               ; N/A     ;
; ALU_result_out[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[11]~15_wirecell                                                               ; N/A     ;
; ALU_result_out[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[12]~16                                                                        ; N/A     ;
; ALU_result_out[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[12]~16                                                                        ; N/A     ;
; ALU_result_out[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[13]~17                                                                        ; N/A     ;
; ALU_result_out[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[13]~17                                                                        ; N/A     ;
; ALU_result_out[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[14]~18                                                                        ; N/A     ;
; ALU_result_out[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[14]~18                                                                        ; N/A     ;
; ALU_result_out[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[15]~19                                                                        ; N/A     ;
; ALU_result_out[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[15]~19                                                                        ; N/A     ;
; ALU_result_out[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[16]~20                                                                        ; N/A     ;
; ALU_result_out[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[16]~20                                                                        ; N/A     ;
; ALU_result_out[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[17]~21                                                                        ; N/A     ;
; ALU_result_out[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[17]~21                                                                        ; N/A     ;
; ALU_result_out[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[18]~22                                                                        ; N/A     ;
; ALU_result_out[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[18]~22                                                                        ; N/A     ;
; ALU_result_out[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[19]~23                                                                        ; N/A     ;
; ALU_result_out[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[19]~23                                                                        ; N/A     ;
; ALU_result_out[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[1]~5                                                                          ; N/A     ;
; ALU_result_out[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[1]~5                                                                          ; N/A     ;
; ALU_result_out[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[20]~24                                                                        ; N/A     ;
; ALU_result_out[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[20]~24                                                                        ; N/A     ;
; ALU_result_out[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[21]~25                                                                        ; N/A     ;
; ALU_result_out[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[21]~25                                                                        ; N/A     ;
; ALU_result_out[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[22]~26                                                                        ; N/A     ;
; ALU_result_out[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[22]~26                                                                        ; N/A     ;
; ALU_result_out[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[23]~27                                                                        ; N/A     ;
; ALU_result_out[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[23]~27                                                                        ; N/A     ;
; ALU_result_out[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[24]~28                                                                        ; N/A     ;
; ALU_result_out[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[24]~28                                                                        ; N/A     ;
; ALU_result_out[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[25]~29                                                                        ; N/A     ;
; ALU_result_out[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[25]~29                                                                        ; N/A     ;
; ALU_result_out[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[26]~30                                                                        ; N/A     ;
; ALU_result_out[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[26]~30                                                                        ; N/A     ;
; ALU_result_out[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[27]~35                                                                        ; N/A     ;
; ALU_result_out[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[27]~35                                                                        ; N/A     ;
; ALU_result_out[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[28]~31                                                                        ; N/A     ;
; ALU_result_out[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[28]~31                                                                        ; N/A     ;
; ALU_result_out[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[29]~32                                                                        ; N/A     ;
; ALU_result_out[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[29]~32                                                                        ; N/A     ;
; ALU_result_out[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[2]~6                                                                          ; N/A     ;
; ALU_result_out[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[2]~6                                                                          ; N/A     ;
; ALU_result_out[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[30]~33                                                                        ; N/A     ;
; ALU_result_out[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[30]~33                                                                        ; N/A     ;
; ALU_result_out[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[31]~34                                                                        ; N/A     ;
; ALU_result_out[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[31]~34                                                                        ; N/A     ;
; ALU_result_out[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[3]~7                                                                          ; N/A     ;
; ALU_result_out[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[3]~7                                                                          ; N/A     ;
; ALU_result_out[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[4]~8                                                                          ; N/A     ;
; ALU_result_out[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[4]~8                                                                          ; N/A     ;
; ALU_result_out[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[5]~9                                                                          ; N/A     ;
; ALU_result_out[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[5]~9                                                                          ; N/A     ;
; ALU_result_out[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[6]~10                                                                         ; N/A     ;
; ALU_result_out[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[6]~10                                                                         ; N/A     ;
; ALU_result_out[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[7]~11                                                                         ; N/A     ;
; ALU_result_out[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[7]~11                                                                         ; N/A     ;
; ALU_result_out[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[8]~12                                                                         ; N/A     ;
; ALU_result_out[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[8]~12                                                                         ; N/A     ;
; ALU_result_out[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[9]~13                                                                         ; N/A     ;
; ALU_result_out[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|ALU_Result[9]~13                                                                         ; N/A     ;
; Ainput_out[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[0]~18                                                                         ; N/A     ;
; Ainput_out[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[0]~18                                                                         ; N/A     ;
; Ainput_out[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[10]~8                                                                         ; N/A     ;
; Ainput_out[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[10]~8                                                                         ; N/A     ;
; Ainput_out[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[11]~7                                                                         ; N/A     ;
; Ainput_out[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[11]~7                                                                         ; N/A     ;
; Ainput_out[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[12]~6                                                                         ; N/A     ;
; Ainput_out[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[12]~6                                                                         ; N/A     ;
; Ainput_out[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[13]~5                                                                         ; N/A     ;
; Ainput_out[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[13]~5                                                                         ; N/A     ;
; Ainput_out[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[14]~4                                                                         ; N/A     ;
; Ainput_out[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[14]~4                                                                         ; N/A     ;
; Ainput_out[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[15]~3                                                                         ; N/A     ;
; Ainput_out[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[15]~3                                                                         ; N/A     ;
; Ainput_out[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[16]~35                                                                        ; N/A     ;
; Ainput_out[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[16]~35                                                                        ; N/A     ;
; Ainput_out[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[17]~34                                                                        ; N/A     ;
; Ainput_out[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[17]~34                                                                        ; N/A     ;
; Ainput_out[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[18]~33                                                                        ; N/A     ;
; Ainput_out[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[18]~33                                                                        ; N/A     ;
; Ainput_out[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[19]~32                                                                        ; N/A     ;
; Ainput_out[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[19]~32                                                                        ; N/A     ;
; Ainput_out[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[1]~17                                                                         ; N/A     ;
; Ainput_out[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[1]~17                                                                         ; N/A     ;
; Ainput_out[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[20]~31                                                                        ; N/A     ;
; Ainput_out[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[20]~31                                                                        ; N/A     ;
; Ainput_out[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[21]~30                                                                        ; N/A     ;
; Ainput_out[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[21]~30                                                                        ; N/A     ;
; Ainput_out[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[22]~29                                                                        ; N/A     ;
; Ainput_out[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[22]~29                                                                        ; N/A     ;
; Ainput_out[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[23]~28                                                                        ; N/A     ;
; Ainput_out[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[23]~28                                                                        ; N/A     ;
; Ainput_out[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[24]~27                                                                        ; N/A     ;
; Ainput_out[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[24]~27                                                                        ; N/A     ;
; Ainput_out[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[25]~26                                                                        ; N/A     ;
; Ainput_out[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[25]~26                                                                        ; N/A     ;
; Ainput_out[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[26]~25                                                                        ; N/A     ;
; Ainput_out[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[26]~25                                                                        ; N/A     ;
; Ainput_out[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[27]~24                                                                        ; N/A     ;
; Ainput_out[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[27]~24                                                                        ; N/A     ;
; Ainput_out[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[28]~23                                                                        ; N/A     ;
; Ainput_out[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[28]~23                                                                        ; N/A     ;
; Ainput_out[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[29]~22                                                                        ; N/A     ;
; Ainput_out[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[29]~22                                                                        ; N/A     ;
; Ainput_out[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[2]~16                                                                         ; N/A     ;
; Ainput_out[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[2]~16                                                                         ; N/A     ;
; Ainput_out[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[30]~21                                                                        ; N/A     ;
; Ainput_out[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[30]~21                                                                        ; N/A     ;
; Ainput_out[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[31]~2                                                                         ; N/A     ;
; Ainput_out[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[31]~2                                                                         ; N/A     ;
; Ainput_out[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[3]~15                                                                         ; N/A     ;
; Ainput_out[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[3]~15                                                                         ; N/A     ;
; Ainput_out[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[4]~14                                                                         ; N/A     ;
; Ainput_out[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[4]~14                                                                         ; N/A     ;
; Ainput_out[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[5]~13                                                                         ; N/A     ;
; Ainput_out[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[5]~13                                                                         ; N/A     ;
; Ainput_out[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[6]~12                                                                         ; N/A     ;
; Ainput_out[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[6]~12                                                                         ; N/A     ;
; Ainput_out[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[7]~11                                                                         ; N/A     ;
; Ainput_out[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[7]~11                                                                         ; N/A     ;
; Ainput_out[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[8]~10                                                                         ; N/A     ;
; Ainput_out[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[8]~10                                                                         ; N/A     ;
; Ainput_out[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[9]~9                                                                          ; N/A     ;
; Ainput_out[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[9]~9                                                                          ; N/A     ;
; Binput_out[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[0]~21                                                                         ; N/A     ;
; Binput_out[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[0]~21                                                                         ; N/A     ;
; Binput_out[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[10]~1                                                                         ; N/A     ;
; Binput_out[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[10]~1                                                                         ; N/A     ;
; Binput_out[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[11]~16                                                                        ; N/A     ;
; Binput_out[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[11]~16                                                                        ; N/A     ;
; Binput_out[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[12]~17                                                                        ; N/A     ;
; Binput_out[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[12]~17                                                                        ; N/A     ;
; Binput_out[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[13]~18                                                                        ; N/A     ;
; Binput_out[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[13]~18                                                                        ; N/A     ;
; Binput_out[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[14]~19                                                                        ; N/A     ;
; Binput_out[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[14]~19                                                                        ; N/A     ;
; Binput_out[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[15]~10                                                                        ; N/A     ;
; Binput_out[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[15]~10                                                                        ; N/A     ;
; Binput_out[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[16]~20                                                                        ; N/A     ;
; Binput_out[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[16]~20                                                                        ; N/A     ;
; Binput_out[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[17]~22                                                                        ; N/A     ;
; Binput_out[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[17]~22                                                                        ; N/A     ;
; Binput_out[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[18]~23                                                                        ; N/A     ;
; Binput_out[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[18]~23                                                                        ; N/A     ;
; Binput_out[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[19]~24                                                                        ; N/A     ;
; Binput_out[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[19]~24                                                                        ; N/A     ;
; Binput_out[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[1]~11                                                                         ; N/A     ;
; Binput_out[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[1]~11                                                                         ; N/A     ;
; Binput_out[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[20]~25                                                                        ; N/A     ;
; Binput_out[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[20]~25                                                                        ; N/A     ;
; Binput_out[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[21]~26                                                                        ; N/A     ;
; Binput_out[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[21]~26                                                                        ; N/A     ;
; Binput_out[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[22]~27                                                                        ; N/A     ;
; Binput_out[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[22]~27                                                                        ; N/A     ;
; Binput_out[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[23]~28                                                                        ; N/A     ;
; Binput_out[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[23]~28                                                                        ; N/A     ;
; Binput_out[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[24]~29                                                                        ; N/A     ;
; Binput_out[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[24]~29                                                                        ; N/A     ;
; Binput_out[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[25]~30                                                                        ; N/A     ;
; Binput_out[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[25]~30                                                                        ; N/A     ;
; Binput_out[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[26]~31                                                                        ; N/A     ;
; Binput_out[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[26]~31                                                                        ; N/A     ;
; Binput_out[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[27]~32                                                                        ; N/A     ;
; Binput_out[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[27]~32                                                                        ; N/A     ;
; Binput_out[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[28]~33                                                                        ; N/A     ;
; Binput_out[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[28]~33                                                                        ; N/A     ;
; Binput_out[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[29]~34                                                                        ; N/A     ;
; Binput_out[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[29]~34                                                                        ; N/A     ;
; Binput_out[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[2]~12                                                                         ; N/A     ;
; Binput_out[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[2]~12                                                                         ; N/A     ;
; Binput_out[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[30]~35                                                                        ; N/A     ;
; Binput_out[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[30]~35                                                                        ; N/A     ;
; Binput_out[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[31]~0                                                                         ; N/A     ;
; Binput_out[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[31]~0                                                                         ; N/A     ;
; Binput_out[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[3]~13                                                                         ; N/A     ;
; Binput_out[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[3]~13                                                                         ; N/A     ;
; Binput_out[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[4]~14                                                                         ; N/A     ;
; Binput_out[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[4]~14                                                                         ; N/A     ;
; Binput_out[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[5]~15                                                                         ; N/A     ;
; Binput_out[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[5]~15                                                                         ; N/A     ;
; Binput_out[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[6]~6                                                                          ; N/A     ;
; Binput_out[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[6]~6                                                                          ; N/A     ;
; Binput_out[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[7]~7                                                                          ; N/A     ;
; Binput_out[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[7]~7                                                                          ; N/A     ;
; Binput_out[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[8]~8                                                                          ; N/A     ;
; Binput_out[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[8]~8                                                                          ; N/A     ;
; Binput_out[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[9]~9                                                                          ; N/A     ;
; Binput_out[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[9]~9                                                                          ; N/A     ;
; Branch_out                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Branch_out                                                                                           ; N/A     ;
; Branch_out                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Branch_out                                                                                           ; N/A     ;
; Instruction_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[0]  ; N/A     ;
; Instruction_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[0]  ; N/A     ;
; Instruction_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[10] ; N/A     ;
; Instruction_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[10] ; N/A     ;
; Instruction_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[11] ; N/A     ;
; Instruction_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[11] ; N/A     ;
; Instruction_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[12] ; N/A     ;
; Instruction_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[12] ; N/A     ;
; Instruction_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[13] ; N/A     ;
; Instruction_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[13] ; N/A     ;
; Instruction_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[14] ; N/A     ;
; Instruction_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[14] ; N/A     ;
; Instruction_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[15] ; N/A     ;
; Instruction_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[15] ; N/A     ;
; Instruction_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[16] ; N/A     ;
; Instruction_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[16] ; N/A     ;
; Instruction_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[17] ; N/A     ;
; Instruction_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[17] ; N/A     ;
; Instruction_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[18] ; N/A     ;
; Instruction_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[18] ; N/A     ;
; Instruction_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[19] ; N/A     ;
; Instruction_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[19] ; N/A     ;
; Instruction_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[1]  ; N/A     ;
; Instruction_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[1]  ; N/A     ;
; Instruction_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[20] ; N/A     ;
; Instruction_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[20] ; N/A     ;
; Instruction_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[21] ; N/A     ;
; Instruction_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[21] ; N/A     ;
; Instruction_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[22] ; N/A     ;
; Instruction_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[22] ; N/A     ;
; Instruction_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[23] ; N/A     ;
; Instruction_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[23] ; N/A     ;
; Instruction_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[24] ; N/A     ;
; Instruction_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[24] ; N/A     ;
; Instruction_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[25] ; N/A     ;
; Instruction_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[25] ; N/A     ;
; Instruction_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] ; N/A     ;
; Instruction_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] ; N/A     ;
; Instruction_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[27] ; N/A     ;
; Instruction_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[27] ; N/A     ;
; Instruction_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[28] ; N/A     ;
; Instruction_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[28] ; N/A     ;
; Instruction_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[29] ; N/A     ;
; Instruction_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[29] ; N/A     ;
; Instruction_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[2]  ; N/A     ;
; Instruction_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[2]  ; N/A     ;
; Instruction_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[30] ; N/A     ;
; Instruction_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[30] ; N/A     ;
; Instruction_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[31] ; N/A     ;
; Instruction_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[31] ; N/A     ;
; Instruction_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[3]  ; N/A     ;
; Instruction_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[3]  ; N/A     ;
; Instruction_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[4]  ; N/A     ;
; Instruction_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[4]  ; N/A     ;
; Instruction_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[5]  ; N/A     ;
; Instruction_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[5]  ; N/A     ;
; Instruction_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[6]  ; N/A     ;
; Instruction_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[6]  ; N/A     ;
; Instruction_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[7]  ; N/A     ;
; Instruction_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[7]  ; N/A     ;
; Instruction_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[8]  ; N/A     ;
; Instruction_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[8]  ; N/A     ;
; Instruction_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[9]  ; N/A     ;
; Instruction_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[9]  ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][0]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][0]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][10]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][10]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][11]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][11]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][12]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][12]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][13]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][13]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][14]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][14]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][15]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][15]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][16]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][16]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][17]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][17]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][18]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][18]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][19]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][19]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][1]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][1]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][20]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][20]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][21]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][21]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][22]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][22]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][23]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][23]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][24]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][24]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][25]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][25]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][26]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][26]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][27]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][27]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][28]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][28]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][29]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][29]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][2]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][2]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][30]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][30]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][31]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][31]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][3]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][3]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][4]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][4]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][5]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][5]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][6]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][6]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][7]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][7]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][8]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][8]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][9]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[8][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[8][9]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][0]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][0]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][10]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][10]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][11]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][11]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][12]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][12]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][13]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][13]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][14]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][14]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][15]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][15]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][16]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][16]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][17]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][17]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][18]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][18]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][19]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][19]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][1]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][1]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][20]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][20]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][21]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][21]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][22]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][22]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][23]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][23]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][24]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][24]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][25]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][25]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][26]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][26]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][27]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][27]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][28]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][28]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][29]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][29]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][2]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][2]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][30]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][30]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][31]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][31]                                                                     ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][3]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][3]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][4]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][4]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][5]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][5]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][6]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][6]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][7]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][7]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][8]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][8]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][9]                                                                      ; N/A     ;
; MIPS:cpu|Idecode:ID|register_array[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[9][9]                                                                      ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~1                                                                                    ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~1                                                                                    ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~5                                                                                    ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~5                                                                                    ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~9                                                                                    ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~9                                                                                    ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~13                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~13                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~17                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~17                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~21                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~21                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~25                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~25                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~29                                                                                   ; N/A     ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~29                                                                                   ; N/A     ;
; MIPS:cpu|control:CTL|ALUSrc               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|ALUSrc                                                                                   ; N/A     ;
; MIPS:cpu|control:CTL|ALUSrc               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|ALUSrc                                                                                   ; N/A     ;
; MIPS:cpu|control:CTL|BranchEq             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal10~1                                                                                ; N/A     ;
; MIPS:cpu|control:CTL|BranchEq             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal10~1                                                                                ; N/A     ;
; MIPS:cpu|control:CTL|BranchNe             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal11~0                                                                                ; N/A     ;
; MIPS:cpu|control:CTL|BranchNe             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal11~0                                                                                ; N/A     ;
; MIPS:cpu|control:CTL|Funct[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[0]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[0]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[1]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[1]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[2]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[2]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[3]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[3]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[4]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[4]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[5]  ; N/A     ;
; MIPS:cpu|control:CTL|Funct[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[5]  ; N/A     ;
; MIPS:cpu|control:CTL|Jr                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jr                                                                                       ; N/A     ;
; MIPS:cpu|control:CTL|Jr                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jr                                                                                       ; N/A     ;
; MIPS:cpu|control:CTL|Jump                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jump                                                                                     ; N/A     ;
; MIPS:cpu|control:CTL|Jump                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jump                                                                                     ; N/A     ;
; MIPS:cpu|control:CTL|MemRead              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal2~0                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|MemRead              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal2~0                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|MemWrite             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal3~0                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|MemWrite             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal3~0                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|MemtoReg[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal2~0                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|MemtoReg[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal2~0                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|MemtoReg[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal12~0_wirecell                                                                       ; N/A     ;
; MIPS:cpu|control:CTL|MemtoReg[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal12~0_wirecell                                                                       ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[27] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[27] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[28] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[28] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[29] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[29] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[30] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[30] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[31] ; N/A     ;
; MIPS:cpu|control:CTL|Opcode[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[31] ; N/A     ;
; MIPS:cpu|control:CTL|RegDst[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegDst[0]                                                                                ; N/A     ;
; MIPS:cpu|control:CTL|RegDst[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegDst[0]                                                                                ; N/A     ;
; MIPS:cpu|control:CTL|RegDst[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal12~0_wirecell                                                                       ; N/A     ;
; MIPS:cpu|control:CTL|RegDst[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal12~0_wirecell                                                                       ; N/A     ;
; MIPS:cpu|control:CTL|RegWrite             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|RegWrite             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A     ;
; MIPS:cpu|control:CTL|clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIN_AF14                                                                                                      ; N/A     ;
; MIPS:cpu|control:CTL|clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIN_AF14                                                                                                      ; N/A     ;
; MIPS:cpu|control:CTL|reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                         ; N/A     ;
; MIPS:cpu|control:CTL|reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                         ; N/A     ;
; MIPS:cpu|control:CTL|shift                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|shift~0                                                                                  ; N/A     ;
; MIPS:cpu|control:CTL|shift                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|shift~0                                                                                  ; N/A     ;
; Memwrite_out                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal3~0                                                                                 ; N/A     ;
; Memwrite_out                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal3~0                                                                                 ; N/A     ;
; Next_PC_out[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[0]~5                                                                          ; N/A     ;
; Next_PC_out[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[0]~5                                                                          ; N/A     ;
; Next_PC_out[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[1]~7                                                                          ; N/A     ;
; Next_PC_out[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[1]~7                                                                          ; N/A     ;
; Next_PC_out[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[2]~9                                                                          ; N/A     ;
; Next_PC_out[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[2]~9                                                                          ; N/A     ;
; Next_PC_out[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[3]~11                                                                         ; N/A     ;
; Next_PC_out[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[3]~11                                                                         ; N/A     ;
; Next_PC_out[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[4]~13                                                                         ; N/A     ;
; Next_PC_out[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[4]~13                                                                         ; N/A     ;
; Next_PC_out[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[5]~15                                                                         ; N/A     ;
; Next_PC_out[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[5]~15                                                                         ; N/A     ;
; Next_PC_out[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[6]~17                                                                         ; N/A     ;
; Next_PC_out[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[6]~17                                                                         ; N/A     ;
; Next_PC_out[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[7]~19                                                                         ; N/A     ;
; Next_PC_out[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[7]~19                                                                         ; N/A     ;
; PC[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A     ;
; PC[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A     ;
; PC[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A     ;
; PC[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A     ;
; PC[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[2]                                                                                     ; N/A     ;
; PC[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[2]                                                                                     ; N/A     ;
; PC[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[3]                                                                                     ; N/A     ;
; PC[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[3]                                                                                     ; N/A     ;
; PC[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[4]                                                                                     ; N/A     ;
; PC[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[4]                                                                                     ; N/A     ;
; PC[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[5]                                                                                     ; N/A     ;
; PC[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[5]                                                                                     ; N/A     ;
; PC[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[6]                                                                                     ; N/A     ;
; PC[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[6]                                                                                     ; N/A     ;
; PC[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[7]                                                                                     ; N/A     ;
; PC[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[7]                                                                                     ; N/A     ;
; PC[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[8]                                                                                     ; N/A     ;
; PC[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[8]                                                                                     ; N/A     ;
; PC[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[9]                                                                                     ; N/A     ;
; PC[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[9]                                                                                     ; N/A     ;
; PIN_AF14                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIN_AF14                                                                                                      ; N/A     ;
; Regwrite_out                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A     ;
; Regwrite_out                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A     ;
; Zero_out                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal14~11                                                                               ; N/A     ;
; Zero_out                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal14~11                                                                               ; N/A     ;
; read_data_1_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux31~13                                                                                  ; N/A     ;
; read_data_1_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux31~13                                                                                  ; N/A     ;
; read_data_1_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux21~8                                                                                   ; N/A     ;
; read_data_1_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux21~8                                                                                   ; N/A     ;
; read_data_1_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux20~8                                                                                   ; N/A     ;
; read_data_1_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux20~8                                                                                   ; N/A     ;
; read_data_1_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux19~8                                                                                   ; N/A     ;
; read_data_1_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux19~8                                                                                   ; N/A     ;
; read_data_1_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux18~10                                                                                  ; N/A     ;
; read_data_1_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux18~10                                                                                  ; N/A     ;
; read_data_1_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux17~10                                                                                  ; N/A     ;
; read_data_1_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux17~10                                                                                  ; N/A     ;
; read_data_1_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux16~10                                                                                  ; N/A     ;
; read_data_1_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux16~10                                                                                  ; N/A     ;
; read_data_1_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux15~10                                                                                  ; N/A     ;
; read_data_1_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux15~10                                                                                  ; N/A     ;
; read_data_1_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux14~10                                                                                  ; N/A     ;
; read_data_1_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux14~10                                                                                  ; N/A     ;
; read_data_1_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux13~10                                                                                  ; N/A     ;
; read_data_1_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux13~10                                                                                  ; N/A     ;
; read_data_1_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux12~10                                                                                  ; N/A     ;
; read_data_1_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux12~10                                                                                  ; N/A     ;
; read_data_1_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux30~11                                                                                  ; N/A     ;
; read_data_1_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux30~11                                                                                  ; N/A     ;
; read_data_1_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux11~10                                                                                  ; N/A     ;
; read_data_1_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux11~10                                                                                  ; N/A     ;
; read_data_1_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux10~10                                                                                  ; N/A     ;
; read_data_1_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux10~10                                                                                  ; N/A     ;
; read_data_1_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux9~10                                                                                   ; N/A     ;
; read_data_1_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux9~10                                                                                   ; N/A     ;
; read_data_1_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux8~10                                                                                   ; N/A     ;
; read_data_1_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux8~10                                                                                   ; N/A     ;
; read_data_1_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux7~10                                                                                   ; N/A     ;
; read_data_1_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux7~10                                                                                   ; N/A     ;
; read_data_1_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux6~10                                                                                   ; N/A     ;
; read_data_1_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux6~10                                                                                   ; N/A     ;
; read_data_1_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux5~10                                                                                   ; N/A     ;
; read_data_1_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux5~10                                                                                   ; N/A     ;
; read_data_1_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux4~10                                                                                   ; N/A     ;
; read_data_1_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux4~10                                                                                   ; N/A     ;
; read_data_1_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux3~10                                                                                   ; N/A     ;
; read_data_1_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux3~10                                                                                   ; N/A     ;
; read_data_1_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux2~10                                                                                   ; N/A     ;
; read_data_1_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux2~10                                                                                   ; N/A     ;
; read_data_1_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux29~8                                                                                   ; N/A     ;
; read_data_1_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux29~8                                                                                   ; N/A     ;
; read_data_1_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux1~10                                                                                   ; N/A     ;
; read_data_1_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux1~10                                                                                   ; N/A     ;
; read_data_1_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux0~10                                                                                   ; N/A     ;
; read_data_1_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux0~10                                                                                   ; N/A     ;
; read_data_1_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux28~8                                                                                   ; N/A     ;
; read_data_1_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux28~8                                                                                   ; N/A     ;
; read_data_1_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux27~8                                                                                   ; N/A     ;
; read_data_1_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux27~8                                                                                   ; N/A     ;
; read_data_1_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux26~8                                                                                   ; N/A     ;
; read_data_1_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux26~8                                                                                   ; N/A     ;
; read_data_1_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux25~8                                                                                   ; N/A     ;
; read_data_1_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux25~8                                                                                   ; N/A     ;
; read_data_1_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux24~8                                                                                   ; N/A     ;
; read_data_1_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux24~8                                                                                   ; N/A     ;
; read_data_1_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux23~8                                                                                   ; N/A     ;
; read_data_1_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux23~8                                                                                   ; N/A     ;
; read_data_1_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux22~8                                                                                   ; N/A     ;
; read_data_1_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux22~8                                                                                   ; N/A     ;
; read_data_2_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux63~9                                                                                   ; N/A     ;
; read_data_2_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux63~9                                                                                   ; N/A     ;
; read_data_2_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux53~13                                                                                  ; N/A     ;
; read_data_2_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux53~13                                                                                  ; N/A     ;
; read_data_2_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux52~11                                                                                  ; N/A     ;
; read_data_2_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux52~11                                                                                  ; N/A     ;
; read_data_2_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux51~8                                                                                   ; N/A     ;
; read_data_2_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux51~8                                                                                   ; N/A     ;
; read_data_2_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux50~10                                                                                  ; N/A     ;
; read_data_2_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux50~10                                                                                  ; N/A     ;
; read_data_2_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux49~10                                                                                  ; N/A     ;
; read_data_2_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux49~10                                                                                  ; N/A     ;
; read_data_2_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux48~10                                                                                  ; N/A     ;
; read_data_2_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux48~10                                                                                  ; N/A     ;
; read_data_2_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux47~10                                                                                  ; N/A     ;
; read_data_2_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux47~10                                                                                  ; N/A     ;
; read_data_2_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux46~10                                                                                  ; N/A     ;
; read_data_2_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux46~10                                                                                  ; N/A     ;
; read_data_2_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux45~10                                                                                  ; N/A     ;
; read_data_2_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux45~10                                                                                  ; N/A     ;
; read_data_2_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux44~10                                                                                  ; N/A     ;
; read_data_2_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux44~10                                                                                  ; N/A     ;
; read_data_2_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux62~11                                                                                  ; N/A     ;
; read_data_2_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux62~11                                                                                  ; N/A     ;
; read_data_2_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux43~10                                                                                  ; N/A     ;
; read_data_2_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux43~10                                                                                  ; N/A     ;
; read_data_2_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux42~10                                                                                  ; N/A     ;
; read_data_2_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux42~10                                                                                  ; N/A     ;
; read_data_2_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux41~10                                                                                  ; N/A     ;
; read_data_2_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux41~10                                                                                  ; N/A     ;
; read_data_2_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux40~10                                                                                  ; N/A     ;
; read_data_2_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux40~10                                                                                  ; N/A     ;
; read_data_2_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux39~10                                                                                  ; N/A     ;
; read_data_2_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux39~10                                                                                  ; N/A     ;
; read_data_2_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux38~10                                                                                  ; N/A     ;
; read_data_2_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux38~10                                                                                  ; N/A     ;
; read_data_2_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux37~10                                                                                  ; N/A     ;
; read_data_2_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux37~10                                                                                  ; N/A     ;
; read_data_2_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux36~10                                                                                  ; N/A     ;
; read_data_2_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux36~10                                                                                  ; N/A     ;
; read_data_2_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux35~10                                                                                  ; N/A     ;
; read_data_2_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux35~10                                                                                  ; N/A     ;
; read_data_2_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux34~10                                                                                  ; N/A     ;
; read_data_2_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux34~10                                                                                  ; N/A     ;
; read_data_2_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux61~11                                                                                  ; N/A     ;
; read_data_2_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux61~11                                                                                  ; N/A     ;
; read_data_2_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux33~10                                                                                  ; N/A     ;
; read_data_2_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux33~10                                                                                  ; N/A     ;
; read_data_2_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux32~10                                                                                  ; N/A     ;
; read_data_2_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux32~10                                                                                  ; N/A     ;
; read_data_2_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux60~11                                                                                  ; N/A     ;
; read_data_2_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux60~11                                                                                  ; N/A     ;
; read_data_2_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux59~11                                                                                  ; N/A     ;
; read_data_2_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux59~11                                                                                  ; N/A     ;
; read_data_2_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux58~11                                                                                  ; N/A     ;
; read_data_2_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux58~11                                                                                  ; N/A     ;
; read_data_2_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux57~11                                                                                  ; N/A     ;
; read_data_2_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux57~11                                                                                  ; N/A     ;
; read_data_2_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux56~11                                                                                  ; N/A     ;
; read_data_2_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux56~11                                                                                  ; N/A     ;
; read_data_2_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux55~11                                                                                  ; N/A     ;
; read_data_2_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux55~11                                                                                  ; N/A     ;
; read_data_2_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux54~11                                                                                  ; N/A     ;
; read_data_2_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|Mux54~11                                                                                  ; N/A     ;
; reset                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                         ; N/A     ;
; reset                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                         ; N/A     ;
; write_data_out[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[0]~7                                                                       ; N/A     ;
; write_data_out[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[0]~7                                                                       ; N/A     ;
; write_data_out[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[10]~22                                                                     ; N/A     ;
; write_data_out[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[10]~22                                                                     ; N/A     ;
; write_data_out[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[11]~23                                                                     ; N/A     ;
; write_data_out[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[11]~23                                                                     ; N/A     ;
; write_data_out[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[12]~24                                                                     ; N/A     ;
; write_data_out[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[12]~24                                                                     ; N/A     ;
; write_data_out[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[13]~25                                                                     ; N/A     ;
; write_data_out[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[13]~25                                                                     ; N/A     ;
; write_data_out[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[14]~26                                                                     ; N/A     ;
; write_data_out[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[14]~26                                                                     ; N/A     ;
; write_data_out[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[15]~27                                                                     ; N/A     ;
; write_data_out[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[15]~27                                                                     ; N/A     ;
; write_data_out[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[16]~28                                                                     ; N/A     ;
; write_data_out[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[16]~28                                                                     ; N/A     ;
; write_data_out[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[17]~29                                                                     ; N/A     ;
; write_data_out[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[17]~29                                                                     ; N/A     ;
; write_data_out[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[18]~30                                                                     ; N/A     ;
; write_data_out[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[18]~30                                                                     ; N/A     ;
; write_data_out[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[19]~31                                                                     ; N/A     ;
; write_data_out[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[19]~31                                                                     ; N/A     ;
; write_data_out[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[1]~12                                                                      ; N/A     ;
; write_data_out[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[1]~12                                                                      ; N/A     ;
; write_data_out[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[20]~32                                                                     ; N/A     ;
; write_data_out[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[20]~32                                                                     ; N/A     ;
; write_data_out[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[21]~33                                                                     ; N/A     ;
; write_data_out[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[21]~33                                                                     ; N/A     ;
; write_data_out[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[22]~34                                                                     ; N/A     ;
; write_data_out[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[22]~34                                                                     ; N/A     ;
; write_data_out[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[23]~35                                                                     ; N/A     ;
; write_data_out[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[23]~35                                                                     ; N/A     ;
; write_data_out[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[24]~36                                                                     ; N/A     ;
; write_data_out[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[24]~36                                                                     ; N/A     ;
; write_data_out[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[25]~37                                                                     ; N/A     ;
; write_data_out[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[25]~37                                                                     ; N/A     ;
; write_data_out[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[26]~38                                                                     ; N/A     ;
; write_data_out[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[26]~38                                                                     ; N/A     ;
; write_data_out[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[27]~39                                                                     ; N/A     ;
; write_data_out[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[27]~39                                                                     ; N/A     ;
; write_data_out[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[28]~40                                                                     ; N/A     ;
; write_data_out[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[28]~40                                                                     ; N/A     ;
; write_data_out[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[29]~41                                                                     ; N/A     ;
; write_data_out[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[29]~41                                                                     ; N/A     ;
; write_data_out[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[2]~13                                                                      ; N/A     ;
; write_data_out[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[2]~13                                                                      ; N/A     ;
; write_data_out[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[30]~42                                                                     ; N/A     ;
; write_data_out[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[30]~42                                                                     ; N/A     ;
; write_data_out[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[31]~43                                                                     ; N/A     ;
; write_data_out[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[31]~43                                                                     ; N/A     ;
; write_data_out[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[3]~14                                                                      ; N/A     ;
; write_data_out[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[3]~14                                                                      ; N/A     ;
; write_data_out[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[4]~15                                                                      ; N/A     ;
; write_data_out[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[4]~15                                                                      ; N/A     ;
; write_data_out[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[5]~16                                                                      ; N/A     ;
; write_data_out[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[5]~16                                                                      ; N/A     ;
; write_data_out[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[6]~17                                                                      ; N/A     ;
; write_data_out[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[6]~17                                                                      ; N/A     ;
; write_data_out[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[7]~18                                                                      ; N/A     ;
; write_data_out[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[7]~18                                                                      ; N/A     ;
; write_data_out[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[8]~19                                                                      ; N/A     ;
; write_data_out[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[8]~19                                                                      ; N/A     ;
; write_data_out[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[9]~20                                                                      ; N/A     ;
; write_data_out[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[9]~20                                                                      ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Aug 31 17:26:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/pll50_25/synthesis/pll50_25.vhd
    Info (12022): Found design unit 1: pll50_25-rtl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/pll50_25/synthesis/pll50_25.vhd Line: 18
    Info (12023): Found entity 1: pll50_25 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/pll50_25/synthesis/pll50_25.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/pll50_25/synthesis/pll50_25.vhd
    Info (12022): Found design unit 1: pll50_25-rtl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/pll50_25/synthesis/pll50_25.vhd Line: 18
    Info (12023): Found entity 1: pll50_25 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/pll50_25/synthesis/pll50_25.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/quartus/pll50_25/synthesis/submodules/pll50_25_pll_0.v
    Info (12023): Found entity 1: pll50_25_pll_0 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/pll50_25/synthesis/submodules/pll50_25_pll_0.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd
    Info (12022): Found design unit 1: segDecoder-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd Line: 12
    Info (12023): Found entity 1: segDecoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd
    Info (12022): Found design unit 1: GPI-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd Line: 17
    Info (12023): Found entity 1: GPI File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd
    Info (12022): Found design unit 1: OptAddrDecoder-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd Line: 22
    Info (12023): Found entity 1: OptAddrDecoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd
    Info (12022): Found design unit 1: GPO-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 20
    Info (12023): Found entity 1: GPO File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd
    Info (12022): Found design unit 1: GPIO_handler-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 32
    Info (12023): Found entity 1: GPIO_handler File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd
    Info (12022): Found design unit 1: MCU-arch File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 34
    Info (12023): Found entity 1: MCU File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd
    Info (12022): Found design unit 1: Divider-Behavioral File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD Line: 18
    Info (12023): Found entity 1: Divider File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 29
    Info (12023): Found entity 1: MIPS File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 34
    Info (12023): Found entity 1: Ifetch File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD Line: 25
    Info (12023): Found entity 1: Idecode File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD Line: 24
    Info (12023): Found entity 1: Execute File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 22
    Info (12023): Found entity 1: dmemory File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd
    Info (12022): Found design unit 1: control-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 29
    Info (12023): Found entity 1: control File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 10
Info (12127): Elaborating entity "MCU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(39): object "HEX0" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(39): object "HEX1" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(39): object "HEX2" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(39): object "HEX3" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(39): object "HEX4" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at MCU.vhd(40): used implicit default value for signal "SW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 40
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:cpu" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 68
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPS:cpu|Ifetch:IFE" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 58
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 58
Info (12133): Instantiated megafunction "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 58
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jqe4.tdf
    Info (12023): Found entity 1: altsyncram_jqe4 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_jqe4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jqe4" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f4d3.tdf
    Info (12023): Found entity 1: altsyncram_f4d3 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f4d3" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_jqe4.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "program.hex" was read in the word-addressed format File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/program.hex Line: 1
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (177) in the Memory Initialization File "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/program.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 58
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_jqe4.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_jqe4.tdf Line: 36
Info (12133): Instantiated megafunction "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_jqe4.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPS:cpu|Idecode:ID" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 97
Info (12128): Elaborating entity "control" for hierarchy "MIPS:cpu|control:CTL" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 113
Info (12128): Elaborating entity "Execute" for hierarchy "MIPS:cpu|Execute:EXE" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 129
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPS:cpu|dmemory:MEM" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
Info (12133): Instantiated megafunction "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ug4.tdf
    Info (12023): Found entity 1: altsyncram_1ug4 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_1ug4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ug4" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ade3.tdf
    Info (12023): Found entity 1: altsyncram_ade3 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_ade3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ade3" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|altsyncram_ade3:altsyncram1" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_1ug4.tdf Line: 37
Warning (113007): Byte addressed memory initialization file "dmemory.hex" was read in the word-addressed format File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex Line: 1
Critical Warning (127004): Memory depth (1024) in the design file differs from memory depth (4093) in the Memory Initialization File "C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_1ug4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_1ug4.tdf Line: 38
Info (12133): Instantiated megafunction "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_1ug4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_1ug4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "GPIO_handler" for hierarchy "GPIO_handler:GPIO" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at GPIO_handler.vhd(37): object "CS_KEY" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 37
Info (12128): Elaborating entity "OptAddrDecoder" for hierarchy "GPIO_handler:GPIO|OptAddrDecoder:ADecoder" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 54
Info (12128): Elaborating entity "GPO" for hierarchy "GPIO_handler:GPIO|GPO:HEX0_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 69
Warning (10492): VHDL Process Statement warning at GPO.vhd(33): signal "Latch_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 33
Warning (10492): VHDL Process Statement warning at GPO.vhd(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 34
Warning (10631): VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable "Latch_IO", which holds its previous value in one or more paths through the process File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[0]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[1]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[2]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[3]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[4]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[5]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[6]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[7]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (12128): Elaborating entity "segDecoder" for hierarchy "GPIO_handler:GPIO|GPO:HEX0_inst|segDecoder:\SEG:segDec" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 48
Info (12128): Elaborating entity "GPO" for hierarchy "GPIO_handler:GPIO|GPO:LEDR_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 135
Warning (10492): VHDL Process Statement warning at GPO.vhd(33): signal "Latch_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 33
Warning (10492): VHDL Process Statement warning at GPO.vhd(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 34
Warning (10631): VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable "Latch_IO", which holds its previous value in one or more paths through the process File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[0]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[1]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[2]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[3]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[4]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[5]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[6]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[7]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (12128): Elaborating entity "GPI" for hierarchy "GPIO_handler:GPIO|GPI:SW_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dl84.tdf
    Info (12023): Found entity 1: altsyncram_dl84 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_dl84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/mux_flc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0bi.tdf
    Info (12023): Found entity 1: cntr_0bi File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_0bi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_82j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.08.31.17:26:20 Progress: Loading sld42afd3ef/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "DataBus[31]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[30]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[29]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[28]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[27]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[26]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[25]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[24]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[23]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[22]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[21]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[20]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[19]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[18]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[17]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[16]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[15]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[14]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[13]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[12]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[11]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[10]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[9]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[8]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 40
    Warning (13048): Converted tri-state node "DataBus[7]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[6]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[5]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[4]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[3]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[2]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[1]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[0]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[1]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[1]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[0]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[0]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[2]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[2]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[3]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[3]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[0]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[0]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[1]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[1]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[2]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[2]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[3]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[3]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[4]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[4]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[4]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[5]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[5]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[5]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[6]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[6]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[6]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[7]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[7]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[7]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_jqe4:auto_generated|altsyncram_f4d3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_f4d3.tdf Line: 35
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 23
    Warning (13410): Pin "PC[1]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 19 assignments for entity "pll50_25" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "pll50_25_pll_0" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 729 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8329 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 263 output pins
    Info (21061): Implemented 7646 logic cells
    Info (21064): Implemented 412 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Sat Aug 31 17:26:43 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:10


