

================================================================
== Vitis HLS Report for 'merge_matches'
================================================================
* Date:           Sat Jan 17 14:12:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.100 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109  |merge_matches_Pipeline_VITIS_LOOP_146_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_count_loc = alloca i64 1"   --->   Operation 7 'alloca' 'out_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_keep_6_loc = alloca i64 1"   --->   Operation 8 'alloca' 'out_keep_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_data_6_loc = alloca i64 1"   --->   Operation 9 'alloca' 'out_data_6_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @merge_matches_Pipeline_VITIS_LOOP_146_1, i33 %short_matches, i33 %long_matches, i16 %p_read_2, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_6_loc, i64 %out_keep_6_loc, i32 %out_count_loc"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @merge_matches_Pipeline_VITIS_LOOP_146_1, i33 %short_matches, i33 %long_matches, i16 %p_read_2, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_6_loc, i64 %out_keep_6_loc, i32 %out_count_loc"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_11"   --->   Operation 13 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %long_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %short_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_stream_V_dest_V, i1 %output_stream_V_id_V, i1 %output_stream_V_last_V, i1 %output_stream_V_user_V, i64 %output_stream_V_strb_V, i64 %output_stream_V_keep_V, i512 %output_stream_V_data_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%out_data_6_loc_load = load i512 %out_data_6_loc"   --->   Operation 17 'load' 'out_data_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%out_keep_6_loc_load = load i64 %out_keep_6_loc"   --->   Operation 18 'load' 'out_keep_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%out_count_loc_load = load i32 %out_count_loc"   --->   Operation 19 'load' 'out_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty_27 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln184 = icmp_sgt  i32 %out_count_loc_load, i32 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:184->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 21 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %if.else46.i, void %if.then42.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:184->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 22 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 0, i64 0, i64 0, i1 0, i1 1, i1 0, i16 %p_read_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:187->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 23 'write' 'write_ln26' <Predicate = (!icmp_ln184)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 24 [2/2] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_6_loc_load, i64 %out_keep_6_loc_load, i64 0, i1 0, i1 1, i1 0, i16 %p_read_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:185->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 24 'write' 'write_ln26' <Predicate = (icmp_ln184)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 25 [1/2] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 0, i64 0, i64 0, i1 0, i1 1, i1 0, i16 %p_read_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:187->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 25 'write' 'write_ln26' <Predicate = (!icmp_ln184)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %merge_matches.exit"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_6_loc_load, i64 %out_keep_6_loc_load, i64 0, i1 0, i1 1, i1 0, i16 %p_read_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:185->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 27 'write' 'write_ln26' <Predicate = (icmp_ln184)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln186 = br void %merge_matches.exit" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:186->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 28 'br' 'br_ln186' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln220 = ret" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 29 'ret' 'ret_ln220' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ short_matches]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ long_matches]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2                (read               ) [ 001111]
out_count_loc           (alloca             ) [ 001110]
out_keep_6_loc          (alloca             ) [ 001110]
out_data_6_loc          (alloca             ) [ 001110]
empty                   (wait               ) [ 000000]
call_ln0                (call               ) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
out_data_6_loc_load     (load               ) [ 000001]
out_keep_6_loc_load     (load               ) [ 000001]
out_count_loc_load      (load               ) [ 000000]
empty_27                (wait               ) [ 000000]
icmp_ln184              (icmp               ) [ 000011]
br_ln184                (br                 ) [ 000000]
write_ln26              (write              ) [ 000000]
br_ln0                  (br                 ) [ 000000]
write_ln26              (write              ) [ 000000]
br_ln186                (br                 ) [ 000000]
ret_ln220               (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="short_matches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="short_matches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="long_matches">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_matches"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_matches_Pipeline_VITIS_LOOP_146_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="out_count_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_count_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="out_keep_6_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_keep_6_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_data_6_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data_6_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="0" index="3" bw="64" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="1" slack="0"/>
<pin id="86" dir="0" index="7" bw="16" slack="0"/>
<pin id="87" dir="0" index="8" bw="512" slack="0"/>
<pin id="88" dir="0" index="9" bw="64" slack="0"/>
<pin id="89" dir="0" index="10" bw="1" slack="0"/>
<pin id="90" dir="0" index="11" bw="1" slack="0"/>
<pin id="91" dir="0" index="12" bw="1" slack="0"/>
<pin id="92" dir="0" index="13" bw="1" slack="0"/>
<pin id="93" dir="0" index="14" bw="16" slack="3"/>
<pin id="94" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/4 write_ln26/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="33" slack="0"/>
<pin id="112" dir="0" index="2" bw="33" slack="0"/>
<pin id="113" dir="0" index="3" bw="16" slack="1"/>
<pin id="114" dir="0" index="4" bw="512" slack="0"/>
<pin id="115" dir="0" index="5" bw="64" slack="0"/>
<pin id="116" dir="0" index="6" bw="64" slack="0"/>
<pin id="117" dir="0" index="7" bw="1" slack="0"/>
<pin id="118" dir="0" index="8" bw="1" slack="0"/>
<pin id="119" dir="0" index="9" bw="1" slack="0"/>
<pin id="120" dir="0" index="10" bw="16" slack="0"/>
<pin id="121" dir="0" index="11" bw="512" slack="1"/>
<pin id="122" dir="0" index="12" bw="64" slack="1"/>
<pin id="123" dir="0" index="13" bw="32" slack="1"/>
<pin id="124" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="out_data_6_loc_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="512" slack="3"/>
<pin id="137" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_6_loc_load/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_keep_6_loc_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="3"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_keep_6_loc_load/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="out_count_loc_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="3"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_count_loc_load/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln184_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_read_2_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="out_count_loc_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_count_loc "/>
</bind>
</comp>

<comp id="164" class="1005" name="out_keep_6_loc_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_keep_6_loc "/>
</bind>
</comp>

<comp id="170" class="1005" name="out_data_6_loc_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="512" slack="1"/>
<pin id="172" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_6_loc "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln184_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln184 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="78" pin=12"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="109" pin=8"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="109" pin=9"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="109" pin=10"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="78" pin=8"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="78" pin=9"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="72" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="109" pin=3"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="78" pin=14"/></net>

<net id="161"><net_src comp="60" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="109" pin=13"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="167"><net_src comp="64" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="109" pin=12"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="173"><net_src comp="68" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="109" pin=11"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="185"><net_src comp="146" pin="2"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {2 3 5 }
	Port: output_stream_V_keep_V | {2 3 5 }
	Port: output_stream_V_strb_V | {2 3 5 }
	Port: output_stream_V_user_V | {2 3 5 }
	Port: output_stream_V_last_V | {2 3 5 }
	Port: output_stream_V_id_V | {2 3 5 }
	Port: output_stream_V_dest_V | {2 3 5 }
 - Input state : 
	Port: merge_matches : short_matches | {2 3 }
	Port: merge_matches : long_matches | {2 3 }
	Port: merge_matches : p_read | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		icmp_ln184 : 1
		br_ln184 : 2
		write_ln26 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109 |  0.774  |   4346  |   4009  |
|----------|----------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln184_fu_146                 |    0    |    0    |    39   |
|----------|----------------------------------------------------|---------|---------|---------|
|   read   |                 p_read_2_read_fu_72                |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   write  |                   grp_write_fu_78                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  0.774  |   4346  |   4048  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln184_reg_182  |    1   |
| out_count_loc_reg_158|   32   |
|out_data_6_loc_reg_170|   512  |
|out_keep_6_loc_reg_164|   64   |
|   p_read_2_reg_152   |   16   |
+----------------------+--------+
|         Total        |   625  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_78 |  p8  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_78 |  p9  |   2  |  64  |   128  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1152  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  4346  |  4048  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   625  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  4971  |  4066  |
+-----------+--------+--------+--------+
