// Seed: 1445800325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      .id_0(id_4), .id_1(id_5), .id_2(id_3 ? 1 & "" : 1 ? id_2 : 1 ? id_5 : 1), .id_3(id_1)
  );
  assign id_5 = 1;
  initial
    @(posedge 1) begin : LABEL_0
      if (1) id_1 = 1;
    end
  assign id_5 = 1;
  wire id_7, id_8;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
