

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'
================================================================
* Date:           Thu Jun 22 09:34:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.078 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      228|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|      228|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_10_fu_160_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_11_fu_178_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_7_fu_106_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_8_fu_124_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_9_fu_142_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_fu_88_p2      |      icmp|   0|  0|  23|          16|           1|
    |datareg_10_fu_166_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_11_fu_184_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_7_fu_112_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_8_fu_130_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_9_fu_148_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_fu_94_p3        |    select|   0|  0|  15|           1|          15|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 228|         102|          96|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                              data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                              data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                              data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                              data_3_val|        scalar|
|data_4_val   |   in|   16|     ap_none|                                                              data_4_val|        scalar|
|data_5_val   |   in|   16|     ap_none|                                                              data_5_val|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 2 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 3 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 4 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 5 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 6 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 7 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 8 'trunc' 'trunc_ln43' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln43_7 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 9 'trunc' 'trunc_ln43_7' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln43_8 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 10 'trunc' 'trunc_ln43_8' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln43_9 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 11 'trunc' 'trunc_ln43_9' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln43_10 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 12 'trunc' 'trunc_ln43_10' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln43_11 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 13 'trunc' 'trunc_ln43_11' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 14 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.29ns)   --->   "%datareg = select i1 %icmp_ln45, i15 %trunc_ln43_11, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'select' 'datareg' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %datareg" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%icmp_ln45_7 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.29ns)   --->   "%datareg_7 = select i1 %icmp_ln45_7, i15 %trunc_ln43_10, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'select' 'datareg_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i15 %datareg_7" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'zext' 'zext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln45_8 = icmp_sgt  i16 %data_2_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.29ns)   --->   "%datareg_8 = select i1 %icmp_ln45_8, i15 %trunc_ln43_9, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'select' 'datareg_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i15 %datareg_8" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'zext' 'zext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln45_9 = icmp_sgt  i16 %data_3_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.29ns)   --->   "%datareg_9 = select i1 %icmp_ln45_9, i15 %trunc_ln43_8, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 25 'select' 'datareg_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln45_9 = zext i15 %datareg_9" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'zext' 'zext_ln45_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln45_10 = icmp_sgt  i16 %data_4_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 27 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.29ns)   --->   "%datareg_10 = select i1 %icmp_ln45_10, i15 %trunc_ln43_7, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'select' 'datareg_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln45_10 = zext i15 %datareg_10" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 29 'zext' 'zext_ln45_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln45_11 = icmp_sgt  i16 %data_5_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.29ns)   --->   "%datareg_11 = select i1 %icmp_ln45_11, i15 %trunc_ln43, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 31 'select' 'datareg_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln45_11 = zext i15 %datareg_11" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'zext' 'zext_ln45_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%newret = insertvalue i96 <undef>, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 33 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i96 %newret, i16 %zext_ln45_7" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 34 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i96 %newret2, i16 %zext_ln45_8" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i96 %newret4, i16 %zext_ln45_9" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i96 %newret6, i16 %zext_ln45_10" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i96 %newret8, i16 %zext_ln45_11" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i96 %newret5" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_5_val_read   (read        ) [ 00]
data_4_val_read   (read        ) [ 00]
data_3_val_read   (read        ) [ 00]
data_2_val_read   (read        ) [ 00]
data_1_val_read   (read        ) [ 00]
data_0_val_read   (read        ) [ 00]
trunc_ln43        (trunc       ) [ 00]
trunc_ln43_7      (trunc       ) [ 00]
trunc_ln43_8      (trunc       ) [ 00]
trunc_ln43_9      (trunc       ) [ 00]
trunc_ln43_10     (trunc       ) [ 00]
trunc_ln43_11     (trunc       ) [ 00]
specpipeline_ln43 (specpipeline) [ 00]
icmp_ln45         (icmp        ) [ 01]
datareg           (select      ) [ 00]
zext_ln45         (zext        ) [ 00]
icmp_ln45_7       (icmp        ) [ 01]
datareg_7         (select      ) [ 00]
zext_ln45_7       (zext        ) [ 00]
icmp_ln45_8       (icmp        ) [ 01]
datareg_8         (select      ) [ 00]
zext_ln45_8       (zext        ) [ 00]
icmp_ln45_9       (icmp        ) [ 01]
datareg_9         (select      ) [ 00]
zext_ln45_9       (zext        ) [ 00]
icmp_ln45_10      (icmp        ) [ 01]
datareg_10        (select      ) [ 00]
zext_ln45_10      (zext        ) [ 00]
icmp_ln45_11      (icmp        ) [ 01]
datareg_11        (select      ) [ 00]
zext_ln45_11      (zext        ) [ 00]
newret            (insertvalue ) [ 00]
newret2           (insertvalue ) [ 00]
newret4           (insertvalue ) [ 00]
newret6           (insertvalue ) [ 00]
newret8           (insertvalue ) [ 00]
newret5           (insertvalue ) [ 00]
ret_ln45          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="data_5_val_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="data_4_val_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="data_3_val_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_2_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_1_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_0_val_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln43_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln43_7_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_7/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln43_8_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln43_9_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_9/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln43_10_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_10/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln43_11_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln45_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="datareg_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="0"/>
<pin id="97" dir="0" index="2" bw="15" slack="0"/>
<pin id="98" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln45_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln45_7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="datareg_7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="15" slack="0"/>
<pin id="115" dir="0" index="2" bw="15" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln45_7_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_7/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln45_8_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="datareg_8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="15" slack="0"/>
<pin id="133" dir="0" index="2" bw="15" slack="0"/>
<pin id="134" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_8/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln45_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln45_9_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_9/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="datareg_9_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="15" slack="0"/>
<pin id="151" dir="0" index="2" bw="15" slack="0"/>
<pin id="152" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_9/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln45_9_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_9/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln45_10_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_10/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="datareg_10_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="15" slack="0"/>
<pin id="169" dir="0" index="2" bw="15" slack="0"/>
<pin id="170" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_10/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln45_10_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_10/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln45_11_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_11/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="datareg_11_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="0"/>
<pin id="187" dir="0" index="2" bw="15" slack="0"/>
<pin id="188" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_11/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln45_11_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_11/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="newret_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="96" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="0"/>
<pin id="199" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="newret2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="96" slack="0"/>
<pin id="204" dir="0" index="1" bw="15" slack="0"/>
<pin id="205" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="newret4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="96" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="0"/>
<pin id="211" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="newret6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="96" slack="0"/>
<pin id="216" dir="0" index="1" bw="15" slack="0"/>
<pin id="217" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="newret8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="96" slack="0"/>
<pin id="222" dir="0" index="1" bw="15" slack="0"/>
<pin id="223" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="newret5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="96" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="0"/>
<pin id="229" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="10" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="28" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="34" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="40" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="46" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="52" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="58" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="84" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="52" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="80" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="46" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="76" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="40" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="72" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="34" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="28" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="64" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="102" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="120" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="138" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="156" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="174" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="192" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_0_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_1_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_2_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_3_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_4_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> : data_5_val | {1 }
  - Chain level:
	State 1
		datareg : 1
		zext_ln45 : 2
		datareg_7 : 1
		zext_ln45_7 : 2
		datareg_8 : 1
		zext_ln45_8 : 2
		datareg_9 : 1
		zext_ln45_9 : 2
		datareg_10 : 1
		zext_ln45_10 : 2
		datareg_11 : 1
		zext_ln45_11 : 2
		newret : 3
		newret2 : 4
		newret4 : 5
		newret6 : 6
		newret8 : 7
		newret5 : 8
		ret_ln45 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln45_fu_88      |    0    |    23   |
|          |     icmp_ln45_7_fu_106     |    0    |    23   |
|   icmp   |     icmp_ln45_8_fu_124     |    0    |    23   |
|          |     icmp_ln45_9_fu_142     |    0    |    23   |
|          |     icmp_ln45_10_fu_160    |    0    |    23   |
|          |     icmp_ln45_11_fu_178    |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |        datareg_fu_94       |    0    |    15   |
|          |      datareg_7_fu_112      |    0    |    15   |
|  select  |      datareg_8_fu_130      |    0    |    15   |
|          |      datareg_9_fu_148      |    0    |    15   |
|          |      datareg_10_fu_166     |    0    |    15   |
|          |      datareg_11_fu_184     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          | data_5_val_read_read_fu_28 |    0    |    0    |
|          | data_4_val_read_read_fu_34 |    0    |    0    |
|   read   | data_3_val_read_read_fu_40 |    0    |    0    |
|          | data_2_val_read_read_fu_46 |    0    |    0    |
|          | data_1_val_read_read_fu_52 |    0    |    0    |
|          | data_0_val_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln43_fu_64      |    0    |    0    |
|          |     trunc_ln43_7_fu_68     |    0    |    0    |
|   trunc  |     trunc_ln43_8_fu_72     |    0    |    0    |
|          |     trunc_ln43_9_fu_76     |    0    |    0    |
|          |     trunc_ln43_10_fu_80    |    0    |    0    |
|          |     trunc_ln43_11_fu_84    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln45_fu_102      |    0    |    0    |
|          |     zext_ln45_7_fu_120     |    0    |    0    |
|   zext   |     zext_ln45_8_fu_138     |    0    |    0    |
|          |     zext_ln45_9_fu_156     |    0    |    0    |
|          |     zext_ln45_10_fu_174    |    0    |    0    |
|          |     zext_ln45_11_fu_192    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        newret_fu_196       |    0    |    0    |
|          |       newret2_fu_202       |    0    |    0    |
|insertvalue|       newret4_fu_208       |    0    |    0    |
|          |       newret6_fu_214       |    0    |    0    |
|          |       newret8_fu_220       |    0    |    0    |
|          |       newret5_fu_226       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   228   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   228  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   228  |
+-----------+--------+--------+
