`timescale 1ns/1ps

module xs_bugcase_tb (
    input  logic clk,
    input  logic rst_n
    // TODO: add stimulus inputs/outputs here
);

    // TODO: declare wires/regs used for stimulus or observation.

    // Replace __DUT_TOP__ and port connections.
    __DUT_TOP__ dut (
        // Example:
        // .clock(clk),
        // .reset(!rst_n)
    );

    // TODO: export internal signals via XMR for tb.cpp comparison.
    // Example:
    // wire [31:0] xmr_state = dut.u_sub.state_reg;
    // assign xmr_state_o = xmr_state;

endmodule
