// Seed: 2561989765
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2
);
  logic id_4;
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input supply1 id_6,
    output supply1 void id_7,
    input wire id_8,
    output tri0 id_9,
    output tri id_10
);
  logic id_12;
  nand primCall (id_9, id_4, id_6, id_12, id_1);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9
  );
endmodule
module module_2 (
    output supply0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri1 id_3
);
  assign id_0 = id_3;
  wire id_5, id_6;
  or primCall (id_0, id_3, id_6, id_5);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
