
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FINALPROJECT_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FINALPROJECT_impl_1.udb 
// Netlist created on Tue Dec  5 00:42:18 2023
// Netlist written on Tue Dec  5 00:42:27 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( nes_data, clk, leds, nes_clk, nes_latch, rgb, VSYNC, HSYNC, 
             output_freq );
  input  nes_data, clk;
  output [7:0] leds;
  output nes_clk, nes_latch;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq;
  wire   \gravity_1.birdpos_9__N_106[7] , \gravity_1.birdpos_9__N_106[6] , 
         \gravity_1.n6334 , \gravity_1.n15 , \gravity_1.dt[7] , 
         \gravity_1.n3212 , \gravity_1.n16 , \gravity_1.dt[6] , s, VSYNC_c, 
         \gravity_1.n3214 , \gravity_1.birdpos_9__N_106[5] , 
         \gravity_1.birdpos_9__N_106[4] , \gravity_1.n6331 , \gravity_1.n17 , 
         \gravity_1.dt[5] , \gravity_1.n3210 , \gravity_1.n18 , 
         \gravity_1.dt[4] , \gravity_1.n6283 , \gravity_1.velocity[15] , 
         \gravity_1.n3293 , \gravity_1.velocity[14] , 
         \gravity_1.velocity_8__N_130[9] , \gravity_1.velocity_8__N_130[10] , 
         \gravity_1.birdpos_9__N_106[3] , \gravity_1.birdpos_9__N_106[2] , 
         \gravity_1.n6328 , \gravity_1.n19 , \gravity_1.dt[3] , 
         \gravity_1.n3208 , \gravity_1.n20 , \gravity_1.dt[2] , 
         \gravity_1.birdpos_9__N_106[1] , \gravity_1.n6325 , \gravity_1.n21 , 
         \gravity_1.dt[1] , \gravity_1.n6280 , \gravity_1.velocity[13] , 
         \gravity_1.n3291 , \gravity_1.velocity[12] , 
         \gravity_1.velocity_8__N_130[7] , \gravity_1.velocity_8__N_130[8] , 
         \gravity_1.n6277 , \gravity_1.velocity[11] , \gravity_1.n3289 , 
         \gravity_1.velocity[10] , \gravity_1.velocity_8__N_130[5] , 
         \gravity_1.velocity_8__N_130[6] , \gravity_1.velocity_8__N_130[3] , 
         \gravity_1.n6274 , \gravity_1.velocity[9] , \gravity_1.n3287 , 
         \gravity_1.velocity[8] , \gravity_1.velocity_5__N_137 , 
         \gravity_1.velocity_8__N_130[4] , \gravity_1.birdpos_9__N_106[21] , 
         \gravity_1.birdpos_9__N_106[20] , \gravity_1.n6355 , \birdpos[9] , 
         \gravity_1.dt[21] , \gravity_1.n3226 , \birdpos[8] , 
         \gravity_1.dt[20] , \gravity_1.velocity_8__N_130[2] , 
         \gravity_1.velocity_8__N_130[1] , \gravity_1.n6271 , 
         \gravity_1.velocity[7] , \gravity_1.n3285 , \gravity_1.velocity[6] , 
         \gravity_1.velocity_8__N_130[0] , \gravity_1.n6268 , VCC_net, 
         \gravity_1.velocity[5] , \gravity_1.birdpos_9__N_106[19] , 
         \gravity_1.birdpos_9__N_106[18] , \gravity_1.n6352 , \birdpos[7] , 
         \gravity_1.dt[19] , \gravity_1.n3224 , \birdpos[6] , 
         \gravity_1.dt[18] , \gravity_1.birdpos_9__N_106[17] , 
         \gravity_1.birdpos_9__N_106[16] , \gravity_1.n6349 , \birdpos[5] , 
         \gravity_1.dt[17] , \gravity_1.n3222 , \birdpos[4] , 
         \gravity_1.dt[16] , \gravity_1.birdpos_9__N_106[15] , 
         \gravity_1.birdpos_9__N_106[14] , \gravity_1.n6346 , \birdpos[3] , 
         \gravity_1.dt[15] , \gravity_1.n3220 , \birdpos[2] , 
         \gravity_1.dt[14] , \gravity_1.birdpos_9__N_106[13] , 
         \gravity_1.birdpos_9__N_106[12] , \gravity_1.n6343 , \birdpos[1] , 
         \gravity_1.dt[13] , \gravity_1.n3218 , \birdpos[0] , 
         \gravity_1.dt[12] , \gravity_1.birdpos_9__N_106[11] , 
         \gravity_1.birdpos_9__N_106[10] , \gravity_1.n6340 , \gravity_1.n11 , 
         \gravity_1.dt[11] , \gravity_1.n3216 , \gravity_1.n12 , 
         \gravity_1.dt[10] , \gravity_1.birdpos_9__N_106[9] , 
         \gravity_1.birdpos_9__N_106[8] , \gravity_1.n6337 , \gravity_1.n13 , 
         \gravity_1.dt[9] , \gravity_1.n14 , \gravity_1.dt[8] , 
         \vga_1.row_9__N_1[0] , \vga_1.n6211 , \row[0] , 
         \vga_1.column_0__N_49 , vga_clk, \vga_1.n3307 , 
         \vga_1.column_9__N_21[9] , \vga_1.n6400 , \vga_1.n3254 , \column[9] , 
         \vga_1.column_0__N_50 , \vga_1.column_9__N_21[8] , 
         \vga_1.column_9__N_21[7] , \vga_1.n6397 , \column[8] , \vga_1.n3252 , 
         \column[7] , \vga_1.column_9__N_21[6] , \vga_1.column_9__N_21[5] , 
         \vga_1.n6394 , \column[6] , \vga_1.n3250 , \column[5] , 
         \vga_1.column_9__N_21[4] , \vga_1.column_9__N_21[3] , \vga_1.n6391 , 
         \column[4] , \vga_1.n3248 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n6388 , \column[2] , \vga_1.n3246 , 
         \column[1] , \vga_1.column_9__N_21[0] , \vga_1.n6226 , \column[0] , 
         \vga_1.row_9__N_1[9] , \vga_1.n6370 , \vga_1.n3315 , \row[9] , 
         \vga_1.row_9__N_1[8] , \vga_1.row_9__N_1[7] , \vga_1.n6367 , \row[8] , 
         \vga_1.n3313 , \row[7] , \vga_1.row_9__N_1[6] , \vga_1.row_9__N_1[5] , 
         \vga_1.n6364 , \row[6] , \vga_1.n3311 , \row[5] , 
         \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n6361 , \row[4] , 
         \vga_1.n3309 , \row[3] , \vga_1.row_9__N_1[2] , \vga_1.row_9__N_1[1] , 
         \vga_1.n6358 , \row[2] , \row[1] , \nes_1.counter_8__N_168[0] , 
         \nes_1.n6205 , \nes_1.n17 , \nes_1.clk , \nes_1.n3267 , 
         \nes_1.counter_8__N_168[16] , \nes_1.counter_8__N_168[15] , 
         \nes_1.n6307 , \nes_1.NEScount[7] , \nes_1.n3281 , 
         \nes_1.NEScount[6] , \nes_1.counter_8__N_168[14] , 
         \nes_1.counter_8__N_168[13] , \nes_1.n6304 , \nes_1.NEScount[5] , 
         \nes_1.n3279 , \nes_1.NEScount[4] , \nes_1.counter_8__N_168[12] , 
         \nes_1.counter_8__N_168[11] , \nes_1.n6301 , \nes_1.NEScount[3] , 
         \nes_1.n3277 , \nes_1.NEScount[2] , \nes_1.counter_8__N_168[10] , 
         \nes_1.counter_8__N_168[9] , \nes_1.n6298 , \nes_1.NEScount[1] , 
         \nes_1.n3275 , \nes_1.NEScount[0] , \nes_1.counter_8__N_168[8] , 
         \nes_1.counter_8__N_168[7] , \nes_1.n6295 , \nes_1.counter[8] , 
         \nes_1.n3273 , \nes_1.n10 , \nes_1.counter_8__N_168[6] , 
         \nes_1.counter_8__N_168[5] , \nes_1.n6292 , \nes_1.n11 , 
         \nes_1.n3271 , \nes_1.n12 , \nes_1.counter_8__N_168[4] , 
         \nes_1.counter_8__N_168[3] , \nes_1.n6289 , \nes_1.n13 , 
         \nes_1.n3269 , \nes_1.n14 , \nes_1.counter_8__N_168[2] , 
         \nes_1.counter_8__N_168[1] , \nes_1.n6286 , \nes_1.n15 , \nes_1.n16 , 
         \tower_1.n6169 , \tower_1.towerypos_9__N_61[5] , 
         \tower_1.towerypos_4__N_90 , \tower_1.towerypos_9__N_61[4] , 
         \towerypos[4] , \towerypos[5] , \tower_1.towerypos_6__N_78 , 
         \tower_1.n6196 , \tower_1.n3349 , \tower_1.n457 , \tower_1.n1308[8] , 
         \tower_1.n6193 , \tower_1.towerypos_8__N_67 , 
         \tower_1.towerypos_9__N_61[8] , \towerypos[8] , \towerypos[9] , 
         \tower_1.n6181 , \tower_1.towerypos_9__N_61[7] , 
         \tower_1.towerypos_9__N_61[6] , \towerypos[6] , \towerypos[7] , 
         \tower_1.n6145 , \tower_1.towerypos_9__N_61[3] , 
         \tower_1.towerypos_2__N_100 , \tower_1.counter[2] , \towerypos[2] , 
         \towerypos[3] , \tower_1.n6184 , \tower_1.n458 , \tower_1.n3347 , 
         \tower_1.n459 , \tower_1.n1308[6] , \tower_1.n1308[7] , 
         \tower_1.n6172 , \tower_1.n460 , \tower_1.n3345 , \tower_1.n461 , 
         \tower_1.n1308[4] , \tower_1.n1308[5] , \tower_1.n6148 , 
         \tower_1.counter[3] , \tower_1.n1308[3] , \tower_1.n6160 , 
         \tower_1.n3342 , \tower_1.counter[9] , \tower_1.n445[9] , 
         \tower_1.n6157 , \tower_1.counter[8] , \tower_1.n3340 , 
         \tower_1.counter[7] , \tower_1.n445[7] , \tower_1.n445[8] , 
         \tower_1.n6154 , \tower_1.counter[6] , \tower_1.n3338 , 
         \tower_1.counter[5] , \tower_1.n445[5] , \tower_1.n445[6] , 
         \tower_1.n6151 , \tower_1.counter[4] , \tower_1.n445[4] , 
         \tower_1.towerxpos_9__N_51[9] , \tower_1.n6385 , \tower_1.n3335 , 
         \towerxpos[9] , \tower_1.n6136 , \tower_1.counter[1] , \towerypos[1] , 
         \tower_1.towerypos_0__N_105[9] , \tower_1.n6322 , \tower_1.n3205 , 
         \tower_1.towerxpos_9__N_51[8] , \tower_1.towerxpos_9__N_51[7] , 
         \tower_1.n6382 , \towerxpos[8] , \tower_1.n3333 , \towerxpos[7] , 
         \tower_1.towerxpos_9__N_51[6] , \tower_1.towerxpos_9__N_51[5] , 
         \tower_1.n6379 , \towerxpos[6] , \tower_1.n3331 , \towerxpos[5] , 
         \tower_1.towerxpos_9__N_51[4] , \tower_1.towerxpos_9__N_51[3] , 
         \tower_1.n6376 , \towerxpos[4] , \tower_1.n3329 , \towerxpos[3] , 
         \tower_1.towerxpos_9__N_51[2] , \tower_1.n6373 , \towerxpos[2] , 
         \tower_1.towerypos_0__N_105[8] , \tower_1.towerypos_0__N_105[7] , 
         \tower_1.n6319 , \tower_1.n52 , \tower_1.n3203 , 
         \tower_1.towerypos_0__N_105[6] , \tower_1.towerypos_0__N_105[5] , 
         \tower_1.n6316 , \tower_1.n3201 , \tower_1.towerypos_0__N_105[4] , 
         \tower_1.towerypos_0__N_105[3] , \tower_1.n6313 , \tower_1.n3199 , 
         \tower_1.towerypos_0__N_105[2] , \tower_1.towerypos_0__N_105[1] , 
         \tower_1.n6310 , \tower_1.n3197 , \tower_1.towerypos_0__N_105[0] , 
         \tower_1.n6208 , \towerypos[0] , \pattern_gen_1.n6190 , 
         \pattern_gen_1.n3303 , n44_adj_278, n43_adj_277, 
         \pattern_gen_1.n6178 , \pattern_gen_1.n3301 , n46_adj_280, 
         n45_adj_279, \pattern_gen_1.n6187 , \pattern_gen_1.n3263 , n44, n43, 
         \pattern_gen_1.n6259 , \pattern_gen_1.n3241 , 
         \pattern_gen_1.n52_adj_249[6] , \pattern_gen_1.n52_adj_249[7] , 
         \pattern_gen_1.n3243 , \pattern_gen_1.n6253 , \pattern_gen_1.n3239 , 
         \pattern_gen_1.n52_adj_249[4] , \pattern_gen_1.n52_adj_249[5] , 
         \pattern_gen_1.n6175 , \pattern_gen_1.n3261 , n46, n45, 
         \pattern_gen_1.n6247 , \pattern_gen_1.n52_adj_249[3] , 
         \pattern_gen_1.n6166 , \pattern_gen_1.n3299 , n48_adj_282, 
         n47_adj_281, \pattern_gen_1.n6142 , \pattern_gen_1.n3297 , 
         n50_adj_284, n49_adj_283, \pattern_gen_1.n6163 , 
         \pattern_gen_1.n3259 , n48, n47, \pattern_gen_1.n6133 , n51_adj_285, 
         \pattern_gen_1.n6139 , \pattern_gen_1.n3257 , n50, n49, 
         \pattern_gen_1.n6130 , n51, \pattern_gen_1.n6262 , 
         \pattern_gen_1.n3326 , n10, \pattern_gen_1.n52_adj_249[8] , 
         \pattern_gen_1.cout , \pattern_gen_1.n6256 , n9, 
         \pattern_gen_1.n3324 , n4_adj_276, \pattern_gen_1.n6250 , 
         \pattern_gen_1.n1[6] , \pattern_gen_1.n3322 , \pattern_gen_1.n1[5] , 
         \pattern_gen_1.n6244 , \pattern_gen_1.n9_adj_245 , 
         \pattern_gen_1.n3320 , n4, \pattern_gen_1.n6241 , 
         \pattern_gen_1.n6_adj_247 , \pattern_gen_1.n3318 , 
         \pattern_gen_1.n1[1] , \pattern_gen_1.n6238 , \pattern_gen_1.n2 , 
         \pattern_gen_1.n6265 , 
         \gravity_1.dt_21__N_138[2].sig_001.FeedThruLUT , 
         \gravity_1.dt_21__N_138[1].sig_000.FeedThruLUT , 
         \gravity_1.dt_21__N_138[2] , \gravity_1.dt_21__N_138[1] , 
         \gravity_1.velocity_15__N_116[15] , \gravity_1.n5 , \gravity_1.n6 , 
         \gravity_1.was_jump_N_188 , \gravity_1.velocity_15__N_116[13] , 
         \gravity_1.velocity_15__N_116[14] , 
         \gravity_1.velocity_15__N_116[11] , 
         \gravity_1.velocity_15__N_116[12] , \gravity_1.velocity_15__N_116[9] , 
         \gravity_1.velocity_15__N_116[10] , 
         \gravity_1.dt_21__N_138[4].sig_003.FeedThruLUT , 
         \gravity_1.dt_21__N_138[3].sig_002.FeedThruLUT , 
         \gravity_1.dt_21__N_138[4] , \gravity_1.dt_21__N_138[3] , 
         \gravity_1.dt_21__N_138[6].sig_005.FeedThruLUT , 
         \gravity_1.dt_21__N_138[5].sig_004.FeedThruLUT , 
         \gravity_1.dt_21__N_138[6] , \gravity_1.dt_21__N_138[5] , 
         \gravity_1.dt_21__N_138[8].sig_007.FeedThruLUT , 
         \gravity_1.dt_21__N_138[7].sig_006.FeedThruLUT , 
         \gravity_1.dt_21__N_138[8] , \gravity_1.dt_21__N_138[7] , 
         \gravity_1.dt_21__N_138[10].sig_009.FeedThruLUT , 
         \gravity_1.dt_21__N_138[9].sig_008.FeedThruLUT , 
         \gravity_1.dt_21__N_138[10] , \gravity_1.dt_21__N_138[9] , 
         \gravity_1.dt_21__N_138[12].sig_011.FeedThruLUT , 
         \gravity_1.dt_21__N_138[11].sig_010.FeedThruLUT , 
         \gravity_1.dt_21__N_138[12] , \gravity_1.dt_21__N_138[11] , 
         \gravity_1.dt_21__N_138[14].sig_013.FeedThruLUT , 
         \gravity_1.dt_21__N_138[13].sig_012.FeedThruLUT , 
         \gravity_1.dt_21__N_138[14] , \gravity_1.dt_21__N_138[13] , 
         \gravity_1.dt_21__N_138[16].sig_015.FeedThruLUT , 
         \gravity_1.dt_21__N_138[15].sig_014.FeedThruLUT , 
         \gravity_1.dt_21__N_138[16] , \gravity_1.dt_21__N_138[15] , 
         \gravity_1.dt_21__N_138[18].sig_017.FeedThruLUT , 
         \gravity_1.dt_21__N_138[17].sig_016.FeedThruLUT , 
         \gravity_1.dt_21__N_138[18] , \gravity_1.dt_21__N_138[17] , 
         \gravity_1.dt_21__N_138[20].sig_019.FeedThruLUT , 
         \gravity_1.dt_21__N_138[19].sig_018.FeedThruLUT , 
         \gravity_1.dt_21__N_138[20] , \gravity_1.dt_21__N_138[19] , 
         \gravity_1.dt_21__N_138[21].sig_020.FeedThruLUT , 
         \gravity_1.dt_21__N_138[21] , \gravity_1.was_jump_N_187 , 
         \gravity_1.was_jump , leds_c_7, \nes_1.shiftReg_0__N_177 , 
         \nes_1.shiftReg[0].sig_021.FeedThruLUT , nes_data_c, 
         \nes_1.shiftReg[0] , nes_clk_c, \nes_1.shiftReg[1] , 
         \nes_1.shiftReg[2].sig_023.FeedThruLUT , 
         \nes_1.shiftReg[1].sig_022.FeedThruLUT , \nes_1.shiftReg[2] , 
         \nes_1.shiftReg[3] , \nes_1.shiftReg[4].sig_025.FeedThruLUT , 
         \nes_1.shiftReg[3].sig_024.FeedThruLUT , \nes_1.shiftReg[4] , 
         \nes_1.shiftReg[5] , \nes_1.shiftReg[6].sig_027.FeedThruLUT , 
         \nes_1.shiftReg[5].sig_026.FeedThruLUT , \nes_1.shiftReg[6] , 
         \nes_1.shiftReg[7] , nes_latch_c, \nes_1.nes_latch_c_N_182 , 
         \gameover$n1 , \gamestate_1.gameover_N_186 , leds_c_4, gameover, 
         valid, \pattern_gen_1.rgb_c_0_N_181 , rgb_c_0, \tower_1.n2506 , 
         \tower_1.n5 , \tower_1.n6 , \pattern_gen_1.n18_adj_237 , 
         \pattern_gen_1.n56 , \pattern_gen_1.n18 , \pattern_gen_1.n57 , 
         \pattern_gen_1.n18_adj_229 , \pattern_gen_1.n2400 , 
         \pattern_gen_1.n4_adj_238 , \pattern_gen_1.n4337 , rgb_c_4, 
         \gamestate_1.n4933 , n1928, \gamestate_1.n4930 , \gravity_1.n8 , 
         \gravity_1.n5_adj_273 , \gravity_1.n8_adj_274 , \gravity_1.n22 , 
         \gravity_1.n8_adj_275 , \vga_1.n4343 , \vga_1.n12 , \vga_1.n4641 , 
         \vga_1.n8 , \vga_1.n17 , \vga_1.n14 , \vga_1.n15 , n4346, 
         \pattern_gen_1.n4347 , \nes_1.nes_clk_c_N_183 , leds_c_5, leds_c_6, 
         \tower_1.n467 , \tower_1.n2466 , \tower_1.n8 , n5841, 
         \pattern_gen_1.n6_adj_227 , \gamestate_1.n4 , \gamestate_1.n6 , 
         \gamestate_1.n8 , \gamestate_1.n10 , \gamestate_1.n12 , 
         \gamestate_1.n14 , \gamestate_1.n16 , \gamestate_1.n18 , 
         \gamestate_1.n6_adj_250 , \gamestate_1.n3936 , 
         \gamestate_1.n4_adj_252 , \gamestate_1.n6_adj_254 , 
         \gamestate_1.n8_adj_256 , \gamestate_1.n10_adj_258 , 
         \gamestate_1.n12_adj_260 , \gamestate_1.n14_adj_262 , 
         \gamestate_1.n16_adj_264 , \gamestate_1.n18_adj_266 , 
         \gamestate_1.n82 , \gamestate_1.n49_adj_268 , \gamestate_1.n4921 , 
         \gamestate_1.n86 , \gamestate_1.n6_adj_269 , \pattern_gen_1.n4_c , 
         \pattern_gen_1.n6 , \pattern_gen_1.n8 , \pattern_gen_1.n10_c , 
         \pattern_gen_1.n12 , \pattern_gen_1.n14 , \pattern_gen_1.n16 , 
         \pattern_gen_1.n18_adj_218 , \pattern_gen_1.n4_adj_196 , 
         \pattern_gen_1.n6_adj_197 , \pattern_gen_1.n8_adj_198 , 
         \pattern_gen_1.n10_adj_200 , \pattern_gen_1.n12_adj_202 , 
         \pattern_gen_1.n14_adj_203 , \pattern_gen_1.n16_adj_204 , 
         \pattern_gen_1.n12_adj_205 , \pattern_gen_1.n18_adj_220 , 
         \pattern_gen_1.n4_adj_206 , \pattern_gen_1.n6_adj_208 , 
         \pattern_gen_1.n8_adj_212 , \pattern_gen_1.n10_adj_213 , 
         \pattern_gen_1.n12_adj_214 , \pattern_gen_1.n14_adj_215 , 
         \pattern_gen_1.n16_adj_216 , \pattern_gen_1.n18_adj_217 , 
         \pattern_gen_1.n5 , \pattern_gen_1.n2494 , 
         \pattern_gen_1.n18_adj_221 , \pattern_gen_1.n6_adj_222 , 
         \pattern_gen_1.n8_adj_223 , \pattern_gen_1.n10_adj_224 , 
         \pattern_gen_1.n12_adj_225 , \pattern_gen_1.n14_adj_226 , 
         \pattern_gen_1.n16_adj_228 , \pattern_gen_1.n4_adj_230 , 
         \pattern_gen_1.n6_adj_231 , \pattern_gen_1.n8_adj_232 , 
         \pattern_gen_1.n10_adj_233 , \pattern_gen_1.n12_adj_234 , 
         \pattern_gen_1.n14_adj_235 , \pattern_gen_1.n16_adj_236 , 
         \vga_1.valid_N_185 , \vga_1.HSYNC_c_N_178 , \vga_1.valid_N_184$n0 , 
         \vga_1.valid_N_184 , \vga_1.VSYNC_c_N_179 , \vga_1.n8_adj_271 , 
         leds_c_1, leds_c_0, leds_c_3, leds_c_2, HSYNC_c, clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w , output_freq_c;

  gravity_1_SLICE_0 \gravity_1.SLICE_0 ( .DI1(\gravity_1.birdpos_9__N_106[7] ), 
    .DI0(\gravity_1.birdpos_9__N_106[6] ), .D1(\gravity_1.n6334 ), 
    .C1(\gravity_1.n15 ), .B1(\gravity_1.dt[7] ), .D0(\gravity_1.n3212 ), 
    .C0(\gravity_1.n16 ), .B0(\gravity_1.dt[6] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3212 ), .CIN1(\gravity_1.n6334 ), .Q0(\gravity_1.n16 ), 
    .Q1(\gravity_1.n15 ), .F0(\gravity_1.birdpos_9__N_106[6] ), 
    .F1(\gravity_1.birdpos_9__N_106[7] ), .COUT1(\gravity_1.n3214 ), 
    .COUT0(\gravity_1.n6334 ));
  gravity_1_SLICE_1 \gravity_1.SLICE_1 ( .DI1(\gravity_1.birdpos_9__N_106[5] ), 
    .DI0(\gravity_1.birdpos_9__N_106[4] ), .D1(\gravity_1.n6331 ), 
    .C1(\gravity_1.n17 ), .B1(\gravity_1.dt[5] ), .D0(\gravity_1.n3210 ), 
    .C0(\gravity_1.n18 ), .B0(\gravity_1.dt[4] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3210 ), .CIN1(\gravity_1.n6331 ), .Q0(\gravity_1.n18 ), 
    .Q1(\gravity_1.n17 ), .F0(\gravity_1.birdpos_9__N_106[4] ), 
    .F1(\gravity_1.birdpos_9__N_106[5] ), .COUT1(\gravity_1.n3212 ), 
    .COUT0(\gravity_1.n6331 ));
  gravity_1_SLICE_2 \gravity_1.SLICE_2 ( .D1(\gravity_1.n6283 ), 
    .B1(\gravity_1.velocity[15] ), .D0(\gravity_1.n3293 ), 
    .B0(\gravity_1.velocity[14] ), .CIN0(\gravity_1.n3293 ), 
    .CIN1(\gravity_1.n6283 ), .F0(\gravity_1.velocity_8__N_130[9] ), 
    .F1(\gravity_1.velocity_8__N_130[10] ), .COUT0(\gravity_1.n6283 ));
  gravity_1_SLICE_3 \gravity_1.SLICE_3 ( .DI1(\gravity_1.birdpos_9__N_106[3] ), 
    .DI0(\gravity_1.birdpos_9__N_106[2] ), .D1(\gravity_1.n6328 ), 
    .C1(\gravity_1.n19 ), .B1(\gravity_1.dt[3] ), .D0(\gravity_1.n3208 ), 
    .C0(\gravity_1.n20 ), .B0(\gravity_1.dt[2] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3208 ), .CIN1(\gravity_1.n6328 ), .Q0(\gravity_1.n20 ), 
    .Q1(\gravity_1.n19 ), .F0(\gravity_1.birdpos_9__N_106[2] ), 
    .F1(\gravity_1.birdpos_9__N_106[3] ), .COUT1(\gravity_1.n3210 ), 
    .COUT0(\gravity_1.n6328 ));
  gravity_1_SLICE_4 \gravity_1.SLICE_4 ( .DI1(\gravity_1.birdpos_9__N_106[1] ), 
    .D1(\gravity_1.n6325 ), .C1(\gravity_1.n21 ), .B1(\gravity_1.dt[1] ), 
    .LSR(s), .CLK(VSYNC_c), .CIN1(\gravity_1.n6325 ), .Q1(\gravity_1.n21 ), 
    .F1(\gravity_1.birdpos_9__N_106[1] ), .COUT1(\gravity_1.n3208 ), 
    .COUT0(\gravity_1.n6325 ));
  gravity_1_SLICE_5 \gravity_1.SLICE_5 ( .D1(\gravity_1.n6280 ), 
    .B1(\gravity_1.velocity[13] ), .D0(\gravity_1.n3291 ), 
    .B0(\gravity_1.velocity[12] ), .CIN0(\gravity_1.n3291 ), 
    .CIN1(\gravity_1.n6280 ), .F0(\gravity_1.velocity_8__N_130[7] ), 
    .F1(\gravity_1.velocity_8__N_130[8] ), .COUT1(\gravity_1.n3293 ), 
    .COUT0(\gravity_1.n6280 ));
  gravity_1_SLICE_6 \gravity_1.SLICE_6 ( .D1(\gravity_1.n6277 ), 
    .B1(\gravity_1.velocity[11] ), .D0(\gravity_1.n3289 ), 
    .B0(\gravity_1.velocity[10] ), .CIN0(\gravity_1.n3289 ), 
    .CIN1(\gravity_1.n6277 ), .F0(\gravity_1.velocity_8__N_130[5] ), 
    .F1(\gravity_1.velocity_8__N_130[6] ), .COUT1(\gravity_1.n3291 ), 
    .COUT0(\gravity_1.n6277 ));
  gravity_1_SLICE_7 \gravity_1.SLICE_7 ( 
    .DI0(\gravity_1.velocity_8__N_130[3] ), .D1(\gravity_1.n6274 ), 
    .B1(\gravity_1.velocity[9] ), .D0(\gravity_1.n3287 ), 
    .B0(\gravity_1.velocity[8] ), .LSR(\gravity_1.velocity_5__N_137 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n3287 ), .CIN1(\gravity_1.n6274 ), 
    .Q0(\gravity_1.velocity[8] ), .F0(\gravity_1.velocity_8__N_130[3] ), 
    .F1(\gravity_1.velocity_8__N_130[4] ), .COUT1(\gravity_1.n3289 ), 
    .COUT0(\gravity_1.n6274 ));
  gravity_1_SLICE_8 \gravity_1.SLICE_8 ( 
    .DI1(\gravity_1.birdpos_9__N_106[21] ), 
    .DI0(\gravity_1.birdpos_9__N_106[20] ), .D1(\gravity_1.n6355 ), 
    .C1(\birdpos[9] ), .B1(\gravity_1.dt[21] ), .D0(\gravity_1.n3226 ), 
    .C0(\birdpos[8] ), .B0(\gravity_1.dt[20] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3226 ), .CIN1(\gravity_1.n6355 ), .Q0(\birdpos[8] ), 
    .Q1(\birdpos[9] ), .F0(\gravity_1.birdpos_9__N_106[20] ), 
    .F1(\gravity_1.birdpos_9__N_106[21] ), .COUT0(\gravity_1.n6355 ));
  gravity_1_SLICE_9 \gravity_1.SLICE_9 ( 
    .DI1(\gravity_1.velocity_8__N_130[2] ), 
    .DI0(\gravity_1.velocity_8__N_130[1] ), .D1(\gravity_1.n6271 ), 
    .B1(\gravity_1.velocity[7] ), .D0(\gravity_1.n3285 ), 
    .B0(\gravity_1.velocity[6] ), .LSR(\gravity_1.velocity_5__N_137 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n3285 ), .CIN1(\gravity_1.n6271 ), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[7] ), 
    .F0(\gravity_1.velocity_8__N_130[1] ), 
    .F1(\gravity_1.velocity_8__N_130[2] ), .COUT1(\gravity_1.n3287 ), 
    .COUT0(\gravity_1.n6271 ));
  gravity_1_SLICE_10 \gravity_1.SLICE_10 ( 
    .DI1(\gravity_1.velocity_8__N_130[0] ), .D1(\gravity_1.n6268 ), 
    .C1(VCC_net), .B1(\gravity_1.velocity[5] ), 
    .LSR(\gravity_1.velocity_5__N_137 ), .CLK(VSYNC_c), 
    .CIN1(\gravity_1.n6268 ), .Q1(\gravity_1.velocity[5] ), 
    .F1(\gravity_1.velocity_8__N_130[0] ), .COUT1(\gravity_1.n3285 ), 
    .COUT0(\gravity_1.n6268 ));
  gravity_1_SLICE_11 \gravity_1.SLICE_11 ( 
    .DI1(\gravity_1.birdpos_9__N_106[19] ), 
    .DI0(\gravity_1.birdpos_9__N_106[18] ), .D1(\gravity_1.n6352 ), 
    .C1(\birdpos[7] ), .B1(\gravity_1.dt[19] ), .D0(\gravity_1.n3224 ), 
    .C0(\birdpos[6] ), .B0(\gravity_1.dt[18] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3224 ), .CIN1(\gravity_1.n6352 ), .Q0(\birdpos[6] ), 
    .Q1(\birdpos[7] ), .F0(\gravity_1.birdpos_9__N_106[18] ), 
    .F1(\gravity_1.birdpos_9__N_106[19] ), .COUT1(\gravity_1.n3226 ), 
    .COUT0(\gravity_1.n6352 ));
  gravity_1_SLICE_12 \gravity_1.SLICE_12 ( 
    .DI1(\gravity_1.birdpos_9__N_106[17] ), 
    .DI0(\gravity_1.birdpos_9__N_106[16] ), .D1(\gravity_1.n6349 ), 
    .C1(\birdpos[5] ), .B1(\gravity_1.dt[17] ), .D0(\gravity_1.n3222 ), 
    .C0(\birdpos[4] ), .B0(\gravity_1.dt[16] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3222 ), .CIN1(\gravity_1.n6349 ), .Q0(\birdpos[4] ), 
    .Q1(\birdpos[5] ), .F0(\gravity_1.birdpos_9__N_106[16] ), 
    .F1(\gravity_1.birdpos_9__N_106[17] ), .COUT1(\gravity_1.n3224 ), 
    .COUT0(\gravity_1.n6349 ));
  gravity_1_SLICE_13 \gravity_1.SLICE_13 ( 
    .DI1(\gravity_1.birdpos_9__N_106[15] ), 
    .DI0(\gravity_1.birdpos_9__N_106[14] ), .D1(\gravity_1.n6346 ), 
    .C1(\birdpos[3] ), .B1(\gravity_1.dt[15] ), .D0(\gravity_1.n3220 ), 
    .C0(\birdpos[2] ), .B0(\gravity_1.dt[14] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3220 ), .CIN1(\gravity_1.n6346 ), .Q0(\birdpos[2] ), 
    .Q1(\birdpos[3] ), .F0(\gravity_1.birdpos_9__N_106[14] ), 
    .F1(\gravity_1.birdpos_9__N_106[15] ), .COUT1(\gravity_1.n3222 ), 
    .COUT0(\gravity_1.n6346 ));
  gravity_1_SLICE_14 \gravity_1.SLICE_14 ( 
    .DI1(\gravity_1.birdpos_9__N_106[13] ), 
    .DI0(\gravity_1.birdpos_9__N_106[12] ), .D1(\gravity_1.n6343 ), 
    .C1(\birdpos[1] ), .B1(\gravity_1.dt[13] ), .D0(\gravity_1.n3218 ), 
    .C0(\birdpos[0] ), .B0(\gravity_1.dt[12] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3218 ), .CIN1(\gravity_1.n6343 ), .Q0(\birdpos[0] ), 
    .Q1(\birdpos[1] ), .F0(\gravity_1.birdpos_9__N_106[12] ), 
    .F1(\gravity_1.birdpos_9__N_106[13] ), .COUT1(\gravity_1.n3220 ), 
    .COUT0(\gravity_1.n6343 ));
  gravity_1_SLICE_15 \gravity_1.SLICE_15 ( 
    .DI1(\gravity_1.birdpos_9__N_106[11] ), 
    .DI0(\gravity_1.birdpos_9__N_106[10] ), .D1(\gravity_1.n6340 ), 
    .C1(\gravity_1.n11 ), .B1(\gravity_1.dt[11] ), .D0(\gravity_1.n3216 ), 
    .C0(\gravity_1.n12 ), .B0(\gravity_1.dt[10] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3216 ), .CIN1(\gravity_1.n6340 ), .Q0(\gravity_1.n12 ), 
    .Q1(\gravity_1.n11 ), .F0(\gravity_1.birdpos_9__N_106[10] ), 
    .F1(\gravity_1.birdpos_9__N_106[11] ), .COUT1(\gravity_1.n3218 ), 
    .COUT0(\gravity_1.n6340 ));
  gravity_1_SLICE_16 \gravity_1.SLICE_16 ( 
    .DI1(\gravity_1.birdpos_9__N_106[9] ), 
    .DI0(\gravity_1.birdpos_9__N_106[8] ), .D1(\gravity_1.n6337 ), 
    .C1(\gravity_1.n13 ), .B1(\gravity_1.dt[9] ), .D0(\gravity_1.n3214 ), 
    .C0(\gravity_1.n14 ), .B0(\gravity_1.dt[8] ), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3214 ), .CIN1(\gravity_1.n6337 ), .Q0(\gravity_1.n14 ), 
    .Q1(\gravity_1.n13 ), .F0(\gravity_1.birdpos_9__N_106[8] ), 
    .F1(\gravity_1.birdpos_9__N_106[9] ), .COUT1(\gravity_1.n3216 ), 
    .COUT0(\gravity_1.n6337 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n6211 ), .C1(\row[0] ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n6211 ), 
    .Q1(\row[0] ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n3307 ), 
    .COUT0(\vga_1.n6211 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n6400 ), .D0(\vga_1.n3254 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n3254 ), .CIN1(\vga_1.n6400 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n6400 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n6397 ), .B1(\column[8] ), 
    .D0(\vga_1.n3252 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3252 ), 
    .CIN1(\vga_1.n6397 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n3254 ), .COUT0(\vga_1.n6397 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n6394 ), .B1(\column[6] ), 
    .D0(\vga_1.n3250 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3250 ), 
    .CIN1(\vga_1.n6394 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n3252 ), .COUT0(\vga_1.n6394 ));
  vga_1_SLICE_21 \vga_1.SLICE_21 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n6391 ), .B1(\column[4] ), 
    .D0(\vga_1.n3248 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3248 ), 
    .CIN1(\vga_1.n6391 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n3250 ), .COUT0(\vga_1.n6391 ));
  vga_1_SLICE_22 \vga_1.SLICE_22 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n6388 ), .B1(\column[2] ), 
    .D0(\vga_1.n3246 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3246 ), 
    .CIN1(\vga_1.n6388 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n3248 ), .COUT0(\vga_1.n6388 ));
  vga_1_SLICE_23 \vga_1.SLICE_23 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n6226 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n6226 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n3246 ), .COUT0(\vga_1.n6226 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n6370 ), .D0(\vga_1.n3315 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n3315 ), 
    .CIN1(\vga_1.n6370 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n6370 ));
  vga_1_SLICE_25 \vga_1.SLICE_25 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n6367 ), .C1(\row[8] ), 
    .D0(\vga_1.n3313 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3313 ), .CIN1(\vga_1.n6367 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n3315 ), .COUT0(\vga_1.n6367 ));
  vga_1_SLICE_26 \vga_1.SLICE_26 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n6364 ), .C1(\row[6] ), 
    .D0(\vga_1.n3311 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3311 ), .CIN1(\vga_1.n6364 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n3313 ), .COUT0(\vga_1.n6364 ));
  vga_1_SLICE_27 \vga_1.SLICE_27 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n6361 ), .C1(\row[4] ), 
    .D0(\vga_1.n3309 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3309 ), .CIN1(\vga_1.n6361 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n3311 ), .COUT0(\vga_1.n6361 ));
  vga_1_SLICE_28 \vga_1.SLICE_28 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n6358 ), .C1(\row[2] ), 
    .D0(\vga_1.n3307 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3307 ), .CIN1(\vga_1.n6358 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n3309 ), .COUT0(\vga_1.n6358 ));
  nes_1_SLICE_29 \nes_1.SLICE_29 ( .DI1(\nes_1.counter_8__N_168[0] ), 
    .D1(\nes_1.n6205 ), .C1(\nes_1.n17 ), .B1(VCC_net), .CLK(\nes_1.clk ), 
    .CIN1(\nes_1.n6205 ), .Q1(\nes_1.n17 ), .F1(\nes_1.counter_8__N_168[0] ), 
    .COUT1(\nes_1.n3267 ), .COUT0(\nes_1.n6205 ));
  nes_1_SLICE_30 \nes_1.SLICE_30 ( .DI1(\nes_1.counter_8__N_168[16] ), 
    .DI0(\nes_1.counter_8__N_168[15] ), .D1(\nes_1.n6307 ), 
    .C1(\nes_1.NEScount[7] ), .D0(\nes_1.n3281 ), .C0(\nes_1.NEScount[6] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3281 ), .CIN1(\nes_1.n6307 ), 
    .Q0(\nes_1.NEScount[6] ), .Q1(\nes_1.NEScount[7] ), 
    .F0(\nes_1.counter_8__N_168[15] ), .F1(\nes_1.counter_8__N_168[16] ), 
    .COUT0(\nes_1.n6307 ));
  nes_1_SLICE_31 \nes_1.SLICE_31 ( .DI1(\nes_1.counter_8__N_168[14] ), 
    .DI0(\nes_1.counter_8__N_168[13] ), .D1(\nes_1.n6304 ), 
    .C1(\nes_1.NEScount[5] ), .D0(\nes_1.n3279 ), .C0(\nes_1.NEScount[4] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3279 ), .CIN1(\nes_1.n6304 ), 
    .Q0(\nes_1.NEScount[4] ), .Q1(\nes_1.NEScount[5] ), 
    .F0(\nes_1.counter_8__N_168[13] ), .F1(\nes_1.counter_8__N_168[14] ), 
    .COUT1(\nes_1.n3281 ), .COUT0(\nes_1.n6304 ));
  nes_1_SLICE_32 \nes_1.SLICE_32 ( .DI1(\nes_1.counter_8__N_168[12] ), 
    .DI0(\nes_1.counter_8__N_168[11] ), .D1(\nes_1.n6301 ), 
    .C1(\nes_1.NEScount[3] ), .D0(\nes_1.n3277 ), .C0(\nes_1.NEScount[2] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3277 ), .CIN1(\nes_1.n6301 ), 
    .Q0(\nes_1.NEScount[2] ), .Q1(\nes_1.NEScount[3] ), 
    .F0(\nes_1.counter_8__N_168[11] ), .F1(\nes_1.counter_8__N_168[12] ), 
    .COUT1(\nes_1.n3279 ), .COUT0(\nes_1.n6301 ));
  nes_1_SLICE_33 \nes_1.SLICE_33 ( .DI1(\nes_1.counter_8__N_168[10] ), 
    .DI0(\nes_1.counter_8__N_168[9] ), .D1(\nes_1.n6298 ), 
    .C1(\nes_1.NEScount[1] ), .D0(\nes_1.n3275 ), .C0(\nes_1.NEScount[0] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3275 ), .CIN1(\nes_1.n6298 ), 
    .Q0(\nes_1.NEScount[0] ), .Q1(\nes_1.NEScount[1] ), 
    .F0(\nes_1.counter_8__N_168[9] ), .F1(\nes_1.counter_8__N_168[10] ), 
    .COUT1(\nes_1.n3277 ), .COUT0(\nes_1.n6298 ));
  nes_1_SLICE_34 \nes_1.SLICE_34 ( .DI1(\nes_1.counter_8__N_168[8] ), 
    .DI0(\nes_1.counter_8__N_168[7] ), .D1(\nes_1.n6295 ), 
    .C1(\nes_1.counter[8] ), .D0(\nes_1.n3273 ), .C0(\nes_1.n10 ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3273 ), .CIN1(\nes_1.n6295 ), 
    .Q0(\nes_1.n10 ), .Q1(\nes_1.counter[8] ), 
    .F0(\nes_1.counter_8__N_168[7] ), .F1(\nes_1.counter_8__N_168[8] ), 
    .COUT1(\nes_1.n3275 ), .COUT0(\nes_1.n6295 ));
  nes_1_SLICE_35 \nes_1.SLICE_35 ( .DI1(\nes_1.counter_8__N_168[6] ), 
    .DI0(\nes_1.counter_8__N_168[5] ), .D1(\nes_1.n6292 ), .C1(\nes_1.n11 ), 
    .D0(\nes_1.n3271 ), .C0(\nes_1.n12 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n3271 ), .CIN1(\nes_1.n6292 ), .Q0(\nes_1.n12 ), 
    .Q1(\nes_1.n11 ), .F0(\nes_1.counter_8__N_168[5] ), 
    .F1(\nes_1.counter_8__N_168[6] ), .COUT1(\nes_1.n3273 ), 
    .COUT0(\nes_1.n6292 ));
  nes_1_SLICE_36 \nes_1.SLICE_36 ( .DI1(\nes_1.counter_8__N_168[4] ), 
    .DI0(\nes_1.counter_8__N_168[3] ), .D1(\nes_1.n6289 ), .C1(\nes_1.n13 ), 
    .D0(\nes_1.n3269 ), .C0(\nes_1.n14 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n3269 ), .CIN1(\nes_1.n6289 ), .Q0(\nes_1.n14 ), 
    .Q1(\nes_1.n13 ), .F0(\nes_1.counter_8__N_168[3] ), 
    .F1(\nes_1.counter_8__N_168[4] ), .COUT1(\nes_1.n3271 ), 
    .COUT0(\nes_1.n6289 ));
  nes_1_SLICE_37 \nes_1.SLICE_37 ( .DI1(\nes_1.counter_8__N_168[2] ), 
    .DI0(\nes_1.counter_8__N_168[1] ), .D1(\nes_1.n6286 ), .C1(\nes_1.n15 ), 
    .D0(\nes_1.n3267 ), .C0(\nes_1.n16 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n3267 ), .CIN1(\nes_1.n6286 ), .Q0(\nes_1.n16 ), 
    .Q1(\nes_1.n15 ), .F0(\nes_1.counter_8__N_168[1] ), 
    .F1(\nes_1.counter_8__N_168[2] ), .COUT1(\nes_1.n3269 ), 
    .COUT0(\nes_1.n6286 ));
  tower_1_SLICE_38 \tower_1.SLICE_38 ( .D1(\tower_1.n6169 ), 
    .C1(\tower_1.towerypos_9__N_61[5] ), .B1(VCC_net), 
    .D0(\tower_1.towerypos_4__N_90 ), .C0(\tower_1.towerypos_9__N_61[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.towerypos_4__N_90 ), .CIN1(\tower_1.n6169 ), 
    .F0(\towerypos[4] ), .F1(\towerypos[5] ), 
    .COUT1(\tower_1.towerypos_6__N_78 ), .COUT0(\tower_1.n6169 ));
  tower_1_SLICE_39 \tower_1.SLICE_39 ( .D1(\tower_1.n6196 ), 
    .D0(\tower_1.n3349 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n3349 ), 
    .CIN1(\tower_1.n6196 ), .F0(\tower_1.n1308[8] ), .COUT0(\tower_1.n6196 ));
  tower_1_SLICE_40 \tower_1.SLICE_40 ( .D1(\tower_1.n6193 ), 
    .D0(\tower_1.towerypos_8__N_67 ), .C0(\tower_1.towerypos_9__N_61[8] ), 
    .CIN0(\tower_1.towerypos_8__N_67 ), .CIN1(\tower_1.n6193 ), 
    .F0(\towerypos[8] ), .F1(\towerypos[9] ), .COUT0(\tower_1.n6193 ));
  tower_1_SLICE_41 \tower_1.SLICE_41 ( .D1(\tower_1.n6181 ), 
    .C1(\tower_1.towerypos_9__N_61[7] ), .D0(\tower_1.towerypos_6__N_78 ), 
    .C0(\tower_1.towerypos_9__N_61[6] ), .CIN0(\tower_1.towerypos_6__N_78 ), 
    .CIN1(\tower_1.n6181 ), .F0(\towerypos[6] ), .F1(\towerypos[7] ), 
    .COUT1(\tower_1.towerypos_8__N_67 ), .COUT0(\tower_1.n6181 ));
  tower_1_SLICE_42 \tower_1.SLICE_42 ( .D1(\tower_1.n6145 ), 
    .C1(\tower_1.towerypos_9__N_61[3] ), .D0(\tower_1.towerypos_2__N_100 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.towerypos_2__N_100 ), 
    .CIN1(\tower_1.n6145 ), .F0(\towerypos[2] ), .F1(\towerypos[3] ), 
    .COUT1(\tower_1.towerypos_4__N_90 ), .COUT0(\tower_1.n6145 ));
  tower_1_SLICE_43 \tower_1.SLICE_43 ( .D1(\tower_1.n6184 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n3347 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n3347 ), .CIN1(\tower_1.n6184 ), 
    .F0(\tower_1.n1308[6] ), .F1(\tower_1.n1308[7] ), .COUT1(\tower_1.n3349 ), 
    .COUT0(\tower_1.n6184 ));
  tower_1_SLICE_44 \tower_1.SLICE_44 ( .D1(\tower_1.n6172 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n3345 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n3345 ), .CIN1(\tower_1.n6172 ), .F0(\tower_1.n1308[4] ), 
    .F1(\tower_1.n1308[5] ), .COUT1(\tower_1.n3347 ), .COUT0(\tower_1.n6172 ));
  tower_1_SLICE_45 \tower_1.SLICE_45 ( .D1(\tower_1.n6148 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n6148 ), .F1(\tower_1.n1308[3] ), 
    .COUT1(\tower_1.n3345 ), .COUT0(\tower_1.n6148 ));
  tower_1_SLICE_46 \tower_1.SLICE_46 ( .D1(\tower_1.n6160 ), 
    .D0(\tower_1.n3342 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n3342 ), 
    .CIN1(\tower_1.n6160 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n6160 ));
  tower_1_SLICE_47 \tower_1.SLICE_47 ( .D1(\tower_1.n6157 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n3340 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n3340 ), .CIN1(\tower_1.n6157 ), 
    .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), .COUT1(\tower_1.n3342 ), 
    .COUT0(\tower_1.n6157 ));
  tower_1_SLICE_48 \tower_1.SLICE_48 ( .D1(\tower_1.n6154 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n3338 ), .B0(\tower_1.counter[5] ), 
    .CIN0(\tower_1.n3338 ), .CIN1(\tower_1.n6154 ), .F0(\tower_1.n445[5] ), 
    .F1(\tower_1.n445[6] ), .COUT1(\tower_1.n3340 ), .COUT0(\tower_1.n6154 ));
  tower_1_SLICE_49 \tower_1.SLICE_49 ( .D1(\tower_1.n6151 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n6151 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n3338 ), .COUT0(\tower_1.n6151 ));
  tower_1_SLICE_50 \tower_1.SLICE_50 ( .DI0(\tower_1.towerxpos_9__N_51[9] ), 
    .D1(\tower_1.n6385 ), .D0(\tower_1.n3335 ), .C0(\towerxpos[9] ), 
    .B0(VCC_net), .LSR(s), .CLK(VSYNC_c), .CIN0(\tower_1.n3335 ), 
    .CIN1(\tower_1.n6385 ), .Q0(\towerxpos[9] ), 
    .F0(\tower_1.towerxpos_9__N_51[9] ), .COUT0(\tower_1.n6385 ));
  tower_1_SLICE_51 \tower_1.SLICE_51 ( .D1(\tower_1.n6136 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n6136 ), 
    .F1(\towerypos[1] ), .COUT1(\tower_1.towerypos_2__N_100 ), 
    .COUT0(\tower_1.n6136 ));
  tower_1_SLICE_52 \tower_1.SLICE_52 ( .DI0(\tower_1.towerypos_0__N_105[9] ), 
    .D1(\tower_1.n6322 ), .D0(\tower_1.n3205 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n3205 ), .CIN1(\tower_1.n6322 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.towerypos_0__N_105[9] ), 
    .COUT0(\tower_1.n6322 ));
  tower_1_SLICE_53 \tower_1.SLICE_53 ( .DI1(\tower_1.towerxpos_9__N_51[8] ), 
    .DI0(\tower_1.towerxpos_9__N_51[7] ), .D1(\tower_1.n6382 ), 
    .C1(\towerxpos[8] ), .B1(VCC_net), .D0(\tower_1.n3333 ), 
    .C0(\towerxpos[7] ), .B0(VCC_net), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n3333 ), .CIN1(\tower_1.n6382 ), .Q0(\towerxpos[7] ), 
    .Q1(\towerxpos[8] ), .F0(\tower_1.towerxpos_9__N_51[7] ), 
    .F1(\tower_1.towerxpos_9__N_51[8] ), .COUT1(\tower_1.n3335 ), 
    .COUT0(\tower_1.n6382 ));
  tower_1_SLICE_54 \tower_1.SLICE_54 ( .DI1(\tower_1.towerxpos_9__N_51[6] ), 
    .DI0(\tower_1.towerxpos_9__N_51[5] ), .D1(\tower_1.n6379 ), 
    .C1(\towerxpos[6] ), .B1(VCC_net), .D0(\tower_1.n3331 ), 
    .C0(\towerxpos[5] ), .B0(VCC_net), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n3331 ), .CIN1(\tower_1.n6379 ), .Q0(\towerxpos[5] ), 
    .Q1(\towerxpos[6] ), .F0(\tower_1.towerxpos_9__N_51[5] ), 
    .F1(\tower_1.towerxpos_9__N_51[6] ), .COUT1(\tower_1.n3333 ), 
    .COUT0(\tower_1.n6379 ));
  tower_1_SLICE_55 \tower_1.SLICE_55 ( .DI1(\tower_1.towerxpos_9__N_51[4] ), 
    .DI0(\tower_1.towerxpos_9__N_51[3] ), .D1(\tower_1.n6376 ), 
    .C1(\towerxpos[4] ), .B1(VCC_net), .D0(\tower_1.n3329 ), 
    .C0(\towerxpos[3] ), .B0(VCC_net), .LSR(s), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n3329 ), .CIN1(\tower_1.n6376 ), .Q0(\towerxpos[3] ), 
    .Q1(\towerxpos[4] ), .F0(\tower_1.towerxpos_9__N_51[3] ), 
    .F1(\tower_1.towerxpos_9__N_51[4] ), .COUT1(\tower_1.n3331 ), 
    .COUT0(\tower_1.n6376 ));
  tower_1_SLICE_56 \tower_1.SLICE_56 ( .DI1(\tower_1.towerxpos_9__N_51[2] ), 
    .D1(\tower_1.n6373 ), .C1(\towerxpos[2] ), .B1(VCC_net), .LSR(s), 
    .CLK(VSYNC_c), .CIN1(\tower_1.n6373 ), .Q1(\towerxpos[2] ), 
    .F1(\tower_1.towerxpos_9__N_51[2] ), .COUT1(\tower_1.n3329 ), 
    .COUT0(\tower_1.n6373 ));
  tower_1_SLICE_57 \tower_1.SLICE_57 ( .DI1(\tower_1.towerypos_0__N_105[8] ), 
    .DI0(\tower_1.towerypos_0__N_105[7] ), .D1(\tower_1.n6319 ), 
    .C1(\tower_1.counter[8] ), .B1(\tower_1.n52 ), .D0(\tower_1.n3203 ), 
    .C0(\tower_1.counter[7] ), .B0(\tower_1.n52 ), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n3203 ), .CIN1(\tower_1.n6319 ), .Q0(\tower_1.counter[7] ), 
    .Q1(\tower_1.counter[8] ), .F0(\tower_1.towerypos_0__N_105[7] ), 
    .F1(\tower_1.towerypos_0__N_105[8] ), .COUT1(\tower_1.n3205 ), 
    .COUT0(\tower_1.n6319 ));
  tower_1_SLICE_58 \tower_1.SLICE_58 ( .DI1(\tower_1.towerypos_0__N_105[6] ), 
    .DI0(\tower_1.towerypos_0__N_105[5] ), .D1(\tower_1.n6316 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n3201 ), .C0(\tower_1.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n3201 ), .CIN1(\tower_1.n6316 ), 
    .Q0(\tower_1.counter[5] ), .Q1(\tower_1.counter[6] ), 
    .F0(\tower_1.towerypos_0__N_105[5] ), .F1(\tower_1.towerypos_0__N_105[6] ), 
    .COUT1(\tower_1.n3203 ), .COUT0(\tower_1.n6316 ));
  tower_1_SLICE_59 \tower_1.SLICE_59 ( .DI1(\tower_1.towerypos_0__N_105[4] ), 
    .DI0(\tower_1.towerypos_0__N_105[3] ), .D1(\tower_1.n6313 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n3199 ), .C0(\tower_1.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n3199 ), .CIN1(\tower_1.n6313 ), 
    .Q0(\tower_1.counter[3] ), .Q1(\tower_1.counter[4] ), 
    .F0(\tower_1.towerypos_0__N_105[3] ), .F1(\tower_1.towerypos_0__N_105[4] ), 
    .COUT1(\tower_1.n3201 ), .COUT0(\tower_1.n6313 ));
  tower_1_SLICE_60 \tower_1.SLICE_60 ( .DI1(\tower_1.towerypos_0__N_105[2] ), 
    .DI0(\tower_1.towerypos_0__N_105[1] ), .D1(\tower_1.n6310 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n3197 ), .C0(\tower_1.counter[1] ), 
    .B0(\tower_1.n52 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3197 ), 
    .CIN1(\tower_1.n6310 ), .Q0(\tower_1.counter[1] ), 
    .Q1(\tower_1.counter[2] ), .F0(\tower_1.towerypos_0__N_105[1] ), 
    .F1(\tower_1.towerypos_0__N_105[2] ), .COUT1(\tower_1.n3199 ), 
    .COUT0(\tower_1.n6310 ));
  tower_1_SLICE_61 \tower_1.SLICE_61 ( .DI1(\tower_1.towerypos_0__N_105[0] ), 
    .D1(\tower_1.n6208 ), .C1(\towerypos[0] ), .B1(\tower_1.n52 ), 
    .CLK(VSYNC_c), .CIN1(\tower_1.n6208 ), .Q1(\towerypos[0] ), 
    .F1(\tower_1.towerypos_0__N_105[0] ), .COUT1(\tower_1.n3197 ), 
    .COUT0(\tower_1.n6208 ));
  pattern_gen_1_SLICE_62 \pattern_gen_1.SLICE_62 ( .D1(\pattern_gen_1.n6190 ), 
    .B1(\towerypos[9] ), .D0(\pattern_gen_1.n3303 ), .B0(\towerypos[8] ), 
    .CIN0(\pattern_gen_1.n3303 ), .CIN1(\pattern_gen_1.n6190 ), 
    .F0(n44_adj_278), .F1(n43_adj_277), .COUT0(\pattern_gen_1.n6190 ));
  pattern_gen_1_SLICE_63 \pattern_gen_1.SLICE_63 ( .D1(\pattern_gen_1.n6178 ), 
    .C1(VCC_net), .B1(\towerypos[7] ), .D0(\pattern_gen_1.n3301 ), 
    .B0(\towerypos[6] ), .CIN0(\pattern_gen_1.n3301 ), 
    .CIN1(\pattern_gen_1.n6178 ), .F0(n46_adj_280), .F1(n45_adj_279), 
    .COUT1(\pattern_gen_1.n3303 ), .COUT0(\pattern_gen_1.n6178 ));
  pattern_gen_1_SLICE_64 \pattern_gen_1.SLICE_64 ( .D1(\pattern_gen_1.n6187 ), 
    .B1(\birdpos[9] ), .D0(\pattern_gen_1.n3263 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n3263 ), .CIN1(\pattern_gen_1.n6187 ), .F0(n44), 
    .F1(n43), .COUT0(\pattern_gen_1.n6187 ));
  pattern_gen_1_SLICE_65 \pattern_gen_1.SLICE_65 ( .D1(\pattern_gen_1.n6259 ), 
    .C1(VCC_net), .B1(\towerxpos[8] ), .D0(\pattern_gen_1.n3241 ), 
    .C0(VCC_net), .B0(\towerxpos[7] ), .CIN0(\pattern_gen_1.n3241 ), 
    .CIN1(\pattern_gen_1.n6259 ), .F0(\pattern_gen_1.n52_adj_249[6] ), 
    .F1(\pattern_gen_1.n52_adj_249[7] ), .COUT1(\pattern_gen_1.n3243 ), 
    .COUT0(\pattern_gen_1.n6259 ));
  pattern_gen_1_SLICE_66 \pattern_gen_1.SLICE_66 ( .D1(\pattern_gen_1.n6253 ), 
    .C1(VCC_net), .B1(\towerxpos[6] ), .D0(\pattern_gen_1.n3239 ), 
    .B0(\towerxpos[5] ), .CIN0(\pattern_gen_1.n3239 ), 
    .CIN1(\pattern_gen_1.n6253 ), .F0(\pattern_gen_1.n52_adj_249[4] ), 
    .F1(\pattern_gen_1.n52_adj_249[5] ), .COUT1(\pattern_gen_1.n3241 ), 
    .COUT0(\pattern_gen_1.n6253 ));
  pattern_gen_1_SLICE_67 \pattern_gen_1.SLICE_67 ( .D1(\pattern_gen_1.n6175 ), 
    .B1(\birdpos[7] ), .D0(\pattern_gen_1.n3261 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n3261 ), .CIN1(\pattern_gen_1.n6175 ), .F0(n46), 
    .F1(n45), .COUT1(\pattern_gen_1.n3263 ), .COUT0(\pattern_gen_1.n6175 ));
  pattern_gen_1_SLICE_68 \pattern_gen_1.SLICE_68 ( .D1(\pattern_gen_1.n6247 ), 
    .C1(VCC_net), .B1(\towerxpos[4] ), .CIN1(\pattern_gen_1.n6247 ), 
    .F1(\pattern_gen_1.n52_adj_249[3] ), .COUT1(\pattern_gen_1.n3239 ), 
    .COUT0(\pattern_gen_1.n6247 ));
  pattern_gen_1_SLICE_69 \pattern_gen_1.SLICE_69 ( .D1(\pattern_gen_1.n6166 ), 
    .B1(\towerypos[5] ), .D0(\pattern_gen_1.n3299 ), .C0(VCC_net), 
    .B0(\towerypos[4] ), .CIN0(\pattern_gen_1.n3299 ), 
    .CIN1(\pattern_gen_1.n6166 ), .F0(n48_adj_282), .F1(n47_adj_281), 
    .COUT1(\pattern_gen_1.n3301 ), .COUT0(\pattern_gen_1.n6166 ));
  pattern_gen_1_SLICE_70 \pattern_gen_1.SLICE_70 ( .D1(\pattern_gen_1.n6142 ), 
    .B1(\towerypos[3] ), .D0(\pattern_gen_1.n3297 ), .C0(VCC_net), 
    .B0(\towerypos[2] ), .CIN0(\pattern_gen_1.n3297 ), 
    .CIN1(\pattern_gen_1.n6142 ), .F0(n50_adj_284), .F1(n49_adj_283), 
    .COUT1(\pattern_gen_1.n3299 ), .COUT0(\pattern_gen_1.n6142 ));
  pattern_gen_1_SLICE_71 \pattern_gen_1.SLICE_71 ( .D1(\pattern_gen_1.n6163 ), 
    .C1(VCC_net), .B1(\birdpos[5] ), .D0(\pattern_gen_1.n3259 ), .C0(VCC_net), 
    .B0(\birdpos[4] ), .CIN0(\pattern_gen_1.n3259 ), 
    .CIN1(\pattern_gen_1.n6163 ), .F0(n48), .F1(n47), 
    .COUT1(\pattern_gen_1.n3261 ), .COUT0(\pattern_gen_1.n6163 ));
  pattern_gen_1_SLICE_72 \pattern_gen_1.SLICE_72 ( .D1(\pattern_gen_1.n6133 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\pattern_gen_1.n6133 ), 
    .F1(n51_adj_285), .COUT1(\pattern_gen_1.n3297 ), 
    .COUT0(\pattern_gen_1.n6133 ));
  pattern_gen_1_SLICE_73 \pattern_gen_1.SLICE_73 ( .D1(\pattern_gen_1.n6139 ), 
    .B1(\birdpos[3] ), .D0(\pattern_gen_1.n3257 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n3257 ), .CIN1(\pattern_gen_1.n6139 ), .F0(n50), 
    .F1(n49), .COUT1(\pattern_gen_1.n3259 ), .COUT0(\pattern_gen_1.n6139 ));
  pattern_gen_1_SLICE_74 \pattern_gen_1.SLICE_74 ( .D1(\pattern_gen_1.n6130 ), 
    .C1(VCC_net), .B1(\birdpos[1] ), .CIN1(\pattern_gen_1.n6130 ), .F1(n51), 
    .COUT1(\pattern_gen_1.n3257 ), .COUT0(\pattern_gen_1.n6130 ));
  pattern_gen_1_SLICE_75 \pattern_gen_1.SLICE_75 ( .D1(\pattern_gen_1.n6262 ), 
    .D0(\pattern_gen_1.n3326 ), .C0(n10), .B0(\pattern_gen_1.n52_adj_249[8] ), 
    .CIN0(\pattern_gen_1.n3326 ), .CIN1(\pattern_gen_1.n6262 ), 
    .F1(\pattern_gen_1.cout ), .COUT0(\pattern_gen_1.n6262 ));
  pattern_gen_1_SLICE_76 \pattern_gen_1.SLICE_76 ( .D1(\pattern_gen_1.n6256 ), 
    .C1(n9), .B1(\pattern_gen_1.n52_adj_249[7] ), .D0(\pattern_gen_1.n3324 ), 
    .C0(n4_adj_276), .B0(\pattern_gen_1.n52_adj_249[6] ), 
    .CIN0(\pattern_gen_1.n3324 ), .CIN1(\pattern_gen_1.n6256 ), 
    .COUT1(\pattern_gen_1.n3326 ), .COUT0(\pattern_gen_1.n6256 ));
  pattern_gen_1_SLICE_77 \pattern_gen_1.SLICE_77 ( .D1(\pattern_gen_1.n6250 ), 
    .C1(\pattern_gen_1.n1[6] ), .B1(\pattern_gen_1.n52_adj_249[5] ), 
    .D0(\pattern_gen_1.n3322 ), .C0(\pattern_gen_1.n1[5] ), 
    .B0(\pattern_gen_1.n52_adj_249[4] ), .CIN0(\pattern_gen_1.n3322 ), 
    .CIN1(\pattern_gen_1.n6250 ), .COUT1(\pattern_gen_1.n3324 ), 
    .COUT0(\pattern_gen_1.n6250 ));
  pattern_gen_1_SLICE_78 \pattern_gen_1.SLICE_78 ( .D1(\pattern_gen_1.n6244 ), 
    .C1(\pattern_gen_1.n9_adj_245 ), .B1(\pattern_gen_1.n52_adj_249[3] ), 
    .D0(\pattern_gen_1.n3320 ), .C0(n4), .B0(\towerxpos[3] ), 
    .CIN0(\pattern_gen_1.n3320 ), .CIN1(\pattern_gen_1.n6244 ), 
    .COUT1(\pattern_gen_1.n3322 ), .COUT0(\pattern_gen_1.n6244 ));
  pattern_gen_1_SLICE_79 \pattern_gen_1.SLICE_79 ( .D1(\pattern_gen_1.n6241 ), 
    .C1(\pattern_gen_1.n6_adj_247 ), .B1(\towerxpos[2] ), 
    .D0(\pattern_gen_1.n3318 ), .C0(\pattern_gen_1.n1[1] ), 
    .CIN0(\pattern_gen_1.n3318 ), .CIN1(\pattern_gen_1.n6241 ), 
    .COUT1(\pattern_gen_1.n3320 ), .COUT0(\pattern_gen_1.n6241 ));
  pattern_gen_1_SLICE_80 \pattern_gen_1.SLICE_80 ( .D1(\pattern_gen_1.n6238 ), 
    .C1(\pattern_gen_1.n2 ), .B1(VCC_net), .CIN1(\pattern_gen_1.n6238 ), 
    .COUT1(\pattern_gen_1.n3318 ), .COUT0(\pattern_gen_1.n6238 ));
  pattern_gen_1_SLICE_81 \pattern_gen_1.SLICE_81 ( .D1(\pattern_gen_1.n6265 ), 
    .D0(\pattern_gen_1.n3243 ), .C0(VCC_net), .B0(\towerxpos[9] ), 
    .CIN0(\pattern_gen_1.n3243 ), .CIN1(\pattern_gen_1.n6265 ), 
    .F0(\pattern_gen_1.n52_adj_249[8] ), .COUT0(\pattern_gen_1.n6265 ));
  gravity_1_SLICE_82 \gravity_1.SLICE_82 ( 
    .DI1(\gravity_1.dt_21__N_138[2].sig_001.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[1].sig_000.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[2] ), .D0(\gravity_1.dt_21__N_138[1] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[1] ), .Q1(\gravity_1.dt[2] ), 
    .F0(\gravity_1.dt_21__N_138[1].sig_000.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[2].sig_001.FeedThruLUT ));
  gravity_1_SLICE_83 \gravity_1.SLICE_83 ( 
    .DI0(\gravity_1.velocity_15__N_116[15] ), 
    .D0(\gravity_1.velocity_8__N_130[10] ), .C0(\gravity_1.n5 ), 
    .A0(\gravity_1.n6 ), .LSR(\gravity_1.was_jump_N_188 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[15] ), .F0(\gravity_1.velocity_15__N_116[15] ));
  gravity_1_SLICE_84 \gravity_1.SLICE_84 ( 
    .DI1(\gravity_1.velocity_15__N_116[13] ), 
    .DI0(\gravity_1.velocity_15__N_116[14] ), .D1(\gravity_1.n6 ), 
    .C1(\gravity_1.velocity_8__N_130[8] ), .B1(\gravity_1.n5 ), 
    .D0(\gravity_1.velocity_8__N_130[9] ), .C0(\gravity_1.n5 ), 
    .A0(\gravity_1.n6 ), .LSR(\gravity_1.was_jump_N_188 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[14] ), .Q1(\gravity_1.velocity[13] ), 
    .F0(\gravity_1.velocity_15__N_116[14] ), 
    .F1(\gravity_1.velocity_15__N_116[13] ));
  gravity_1_SLICE_86 \gravity_1.SLICE_86 ( 
    .DI1(\gravity_1.velocity_15__N_116[11] ), 
    .DI0(\gravity_1.velocity_15__N_116[12] ), 
    .D1(\gravity_1.velocity_8__N_130[6] ), .C1(\gravity_1.n6 ), 
    .B1(\gravity_1.n5 ), .D0(\gravity_1.velocity_8__N_130[7] ), 
    .C0(\gravity_1.n5 ), .B0(\gravity_1.n6 ), .LSR(\gravity_1.was_jump_N_188 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[12] ), 
    .Q1(\gravity_1.velocity[11] ), .F0(\gravity_1.velocity_15__N_116[12] ), 
    .F1(\gravity_1.velocity_15__N_116[11] ));
  gravity_1_SLICE_88 \gravity_1.SLICE_88 ( 
    .DI1(\gravity_1.velocity_15__N_116[9] ), 
    .DI0(\gravity_1.velocity_15__N_116[10] ), 
    .D1(\gravity_1.velocity_8__N_130[4] ), .C1(\gravity_1.n6 ), 
    .B1(\gravity_1.n5 ), .D0(\gravity_1.velocity_8__N_130[5] ), 
    .C0(\gravity_1.n5 ), .B0(\gravity_1.n6 ), .LSR(\gravity_1.was_jump_N_188 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[10] ), .Q1(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.velocity_15__N_116[10] ), 
    .F1(\gravity_1.velocity_15__N_116[9] ));
  gravity_1_SLICE_91 \gravity_1.SLICE_91 ( 
    .DI1(\gravity_1.dt_21__N_138[4].sig_003.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[3].sig_002.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[4] ), .D0(\gravity_1.dt_21__N_138[3] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[3] ), .Q1(\gravity_1.dt[4] ), 
    .F0(\gravity_1.dt_21__N_138[3].sig_002.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[4].sig_003.FeedThruLUT ));
  gravity_1_SLICE_93 \gravity_1.SLICE_93 ( 
    .DI1(\gravity_1.dt_21__N_138[6].sig_005.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[5].sig_004.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[6] ), .C0(\gravity_1.dt_21__N_138[5] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[5] ), .Q1(\gravity_1.dt[6] ), 
    .F0(\gravity_1.dt_21__N_138[5].sig_004.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[6].sig_005.FeedThruLUT ));
  gravity_1_SLICE_95 \gravity_1.SLICE_95 ( 
    .DI1(\gravity_1.dt_21__N_138[8].sig_007.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[7].sig_006.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[8] ), .D0(\gravity_1.dt_21__N_138[7] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[7] ), .Q1(\gravity_1.dt[8] ), 
    .F0(\gravity_1.dt_21__N_138[7].sig_006.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[8].sig_007.FeedThruLUT ));
  gravity_1_SLICE_97 \gravity_1.SLICE_97 ( 
    .DI1(\gravity_1.dt_21__N_138[10].sig_009.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[9].sig_008.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[10] ), .D0(\gravity_1.dt_21__N_138[9] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[9] ), .Q1(\gravity_1.dt[10] ), 
    .F0(\gravity_1.dt_21__N_138[9].sig_008.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[10].sig_009.FeedThruLUT ));
  gravity_1_SLICE_99 \gravity_1.SLICE_99 ( 
    .DI1(\gravity_1.dt_21__N_138[12].sig_011.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[11].sig_010.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[12] ), .D0(\gravity_1.dt_21__N_138[11] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[11] ), .Q1(\gravity_1.dt[12] ), 
    .F0(\gravity_1.dt_21__N_138[11].sig_010.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[12].sig_011.FeedThruLUT ));
  gravity_1_SLICE_101 \gravity_1.SLICE_101 ( 
    .DI1(\gravity_1.dt_21__N_138[14].sig_013.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[13].sig_012.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[14] ), .C0(\gravity_1.dt_21__N_138[13] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[13] ), .Q1(\gravity_1.dt[14] ), 
    .F0(\gravity_1.dt_21__N_138[13].sig_012.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[14].sig_013.FeedThruLUT ));
  gravity_1_SLICE_103 \gravity_1.SLICE_103 ( 
    .DI1(\gravity_1.dt_21__N_138[16].sig_015.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[15].sig_014.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[16] ), .D0(\gravity_1.dt_21__N_138[15] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[15] ), .Q1(\gravity_1.dt[16] ), 
    .F0(\gravity_1.dt_21__N_138[15].sig_014.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[16].sig_015.FeedThruLUT ));
  gravity_1_SLICE_105 \gravity_1.SLICE_105 ( 
    .DI1(\gravity_1.dt_21__N_138[18].sig_017.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[17].sig_016.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[18] ), .D0(\gravity_1.dt_21__N_138[17] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[17] ), .Q1(\gravity_1.dt[18] ), 
    .F0(\gravity_1.dt_21__N_138[17].sig_016.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[18].sig_017.FeedThruLUT ));
  gravity_1_SLICE_107 \gravity_1.SLICE_107 ( 
    .DI1(\gravity_1.dt_21__N_138[20].sig_019.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_138[19].sig_018.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_138[20] ), .D0(\gravity_1.dt_21__N_138[19] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[19] ), .Q1(\gravity_1.dt[20] ), 
    .F0(\gravity_1.dt_21__N_138[19].sig_018.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_138[20].sig_019.FeedThruLUT ));
  gravity_1_SLICE_109 \gravity_1.SLICE_109 ( 
    .DI0(\gravity_1.dt_21__N_138[21].sig_020.FeedThruLUT ), 
    .D0(\gravity_1.dt_21__N_138[21] ), .CLK(VSYNC_c), .Q0(\gravity_1.dt[21] ), 
    .F0(\gravity_1.dt_21__N_138[21].sig_020.FeedThruLUT ));
  gravity_1_SLICE_110 \gravity_1.SLICE_110 ( .DI0(\gravity_1.was_jump_N_187 ), 
    .D0(\gravity_1.was_jump ), .B0(leds_c_7), .LSR(\gravity_1.was_jump_N_188 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.was_jump ), .F0(\gravity_1.was_jump_N_187 ));
  nes_1_SLICE_113 \nes_1.SLICE_113 ( .DI1(\nes_1.shiftReg_0__N_177 ), 
    .DI0(\nes_1.shiftReg[0].sig_021.FeedThruLUT ), .D1(nes_data_c), 
    .D0(\nes_1.shiftReg[0] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[1] ), 
    .Q1(\nes_1.shiftReg[0] ), .F0(\nes_1.shiftReg[0].sig_021.FeedThruLUT ), 
    .F1(\nes_1.shiftReg_0__N_177 ));
  nes_1_SLICE_114 \nes_1.SLICE_114 ( 
    .DI1(\nes_1.shiftReg[2].sig_023.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[1].sig_022.FeedThruLUT ), .D1(\nes_1.shiftReg[2] ), 
    .D0(\nes_1.shiftReg[1] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[2] ), 
    .Q1(\nes_1.shiftReg[3] ), .F0(\nes_1.shiftReg[1].sig_022.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[2].sig_023.FeedThruLUT ));
  nes_1_SLICE_116 \nes_1.SLICE_116 ( 
    .DI1(\nes_1.shiftReg[4].sig_025.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[3].sig_024.FeedThruLUT ), .D1(\nes_1.shiftReg[4] ), 
    .D0(\nes_1.shiftReg[3] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[4] ), 
    .Q1(\nes_1.shiftReg[5] ), .F0(\nes_1.shiftReg[3].sig_024.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[4].sig_025.FeedThruLUT ));
  nes_1_SLICE_118 \nes_1.SLICE_118 ( 
    .DI1(\nes_1.shiftReg[6].sig_027.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[5].sig_026.FeedThruLUT ), .D1(\nes_1.shiftReg[6] ), 
    .D0(\nes_1.shiftReg[5] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[6] ), 
    .Q1(\nes_1.shiftReg[7] ), .F0(\nes_1.shiftReg[5].sig_026.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[6].sig_027.FeedThruLUT ));
  gravity_1_SLICE_122 \gravity_1.SLICE_122 ( .D0(\gravity_1.was_jump ), 
    .C0(leds_c_7), .F0(\gravity_1.was_jump_N_188 ));
  nes_1_SLICE_123 \nes_1.SLICE_123 ( .D1(\nes_1.shiftReg[7] ), 
    .C1(nes_latch_c), .B1(leds_c_7), .D0(\nes_1.NEScount[0] ), 
    .C0(\nes_1.nes_latch_c_N_182 ), .B0(\nes_1.NEScount[3] ), 
    .A0(\nes_1.NEScount[2] ), .F0(nes_latch_c), .F1(leds_c_7));
  nes_1_SLICE_124 \nes_1.SLICE_124 ( .DI1(\gameover$n1 ), 
    .D1(\gamestate_1.gameover_N_186 ), .C1(leds_c_4), .B1(\birdpos[9] ), 
    .A1(gameover), .D0(leds_c_4), .C0(\nes_1.shiftReg[4] ), .B0(nes_latch_c), 
    .CLK(VSYNC_c), .Q1(s), .F0(leds_c_4), .F1(\gameover$n1 ));
  gamestate_1_SLICE_125 \gamestate_1.SLICE_125 ( .D1(valid), .C1(gameover), 
    .A1(\pattern_gen_1.rgb_c_0_N_181 ), .D0(gameover), 
    .C0(\gamestate_1.gameover_N_186 ), .B0(\birdpos[9] ), .A0(leds_c_4), 
    .F0(gameover), .F1(rgb_c_0));
  tower_1_SLICE_126 \tower_1.SLICE_126 ( .D1(\tower_1.counter[3] ), 
    .C1(\tower_1.n461 ), .B1(\tower_1.n459 ), .D0(\tower_1.counter[4] ), 
    .C0(\tower_1.n2506 ), .B0(\tower_1.n445[4] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  tower_1_SLICE_127 \tower_1.SLICE_127 ( .D1(\tower_1.counter[5] ), 
    .C1(\tower_1.n6 ), .B1(\tower_1.counter[4] ), .A1(\tower_1.counter[7] ), 
    .D0(\tower_1.counter[6] ), .B0(\tower_1.counter[8] ), .F0(\tower_1.n6 ), 
    .F1(\tower_1.n2506 ));
  pattern_gen_1_SLICE_128 \pattern_gen_1.SLICE_128 ( 
    .D1(\pattern_gen_1.n18_adj_237 ), .C1(\pattern_gen_1.n56 ), 
    .B1(\towerypos[9] ), .A1(\column[9] ), .D0(n43_adj_277), 
    .C0(\pattern_gen_1.n18 ), .B0(\column[9] ), .F0(\pattern_gen_1.n56 ), 
    .F1(\pattern_gen_1.n57 ));
  pattern_gen_1_SLICE_130 \pattern_gen_1.SLICE_130 ( 
    .D0(\pattern_gen_1.n18_adj_229 ), .C0(\pattern_gen_1.n2400 ), 
    .B0(\towerxpos[9] ), .A0(\row[9] ), .F0(\pattern_gen_1.n4_adj_238 ));
  pattern_gen_1_SLICE_131 \pattern_gen_1.SLICE_131 ( .D1(gameover), 
    .C1(\pattern_gen_1.rgb_c_0_N_181 ), .A1(valid), 
    .D0(\pattern_gen_1.n4_adj_238 ), .C0(\pattern_gen_1.n4337 ), .B0(\row[9] ), 
    .A0(\pattern_gen_1.n57 ), .F0(\pattern_gen_1.rgb_c_0_N_181 ), .F1(rgb_c_4));
  gravity_1_SLICE_132 \gravity_1.SLICE_132 ( .D1(\gamestate_1.n4933 ), 
    .C1(n1928), .B1(\birdpos[5] ), .A1(\birdpos[6] ), .D0(\birdpos[7] ), 
    .C0(\birdpos[8] ), .F0(n1928), .F1(\gamestate_1.n4930 ));
  gravity_1_SLICE_134 \gravity_1.SLICE_134 ( .D1(\birdpos[0] ), 
    .C1(\gravity_1.n8 ), .B1(\birdpos[2] ), .A1(\birdpos[5] ), 
    .D0(\birdpos[1] ), .C0(\birdpos[3] ), .B0(\birdpos[4] ), 
    .F0(\gravity_1.n8 ), .F1(\gravity_1.n5_adj_273 ));
  gravity_1_SLICE_136 \gravity_1.SLICE_136 ( .D1(\gravity_1.was_jump ), 
    .C1(\gravity_1.n5 ), .B1(leds_c_7), .A1(\gravity_1.n6 ), .D0(\birdpos[9] ), 
    .C0(\gravity_1.n5_adj_273 ), .B0(\birdpos[6] ), .A0(n1928), 
    .F0(\gravity_1.n5 ), .F1(\gravity_1.velocity_5__N_137 ));
  gravity_1_SLICE_138 \gravity_1.SLICE_138 ( .D1(\gravity_1.velocity[10] ), 
    .C1(\gravity_1.n8_adj_274 ), .B1(\gravity_1.velocity[7] ), 
    .A1(\gravity_1.velocity[5] ), .D0(\gravity_1.velocity[6] ), 
    .C0(\gravity_1.velocity[8] ), .A0(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.n8_adj_274 ), .F1(\gravity_1.n22 ));
  gravity_1_SLICE_140 \gravity_1.SLICE_140 ( .D1(\gravity_1.n22 ), 
    .C1(\gravity_1.n8_adj_275 ), .B1(\gravity_1.velocity[15] ), 
    .A1(\gravity_1.velocity[12] ), .D0(\gravity_1.velocity[13] ), 
    .C0(\gravity_1.velocity[11] ), .B0(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.n8_adj_275 ), .F1(\gravity_1.n6 ));
  vga_1_SLICE_142 \vga_1.SLICE_142 ( .D1(\column[2] ), .C1(\vga_1.n4343 ), 
    .B1(\column[9] ), .A1(\column[5] ), .D0(\column[4] ), .C0(\column[3] ), 
    .F0(\vga_1.n4343 ), .F1(\vga_1.n12 ));
  vga_1_SLICE_144 \vga_1.SLICE_144 ( .D1(\vga_1.n12 ), .C1(\vga_1.n4641 ), 
    .B1(\column[8] ), .A1(\vga_1.column_0__N_49 ), .D0(\column[1] ), 
    .C0(\column[6] ), .B0(\column[7] ), .A0(\column[0] ), .F0(\vga_1.n4641 ), 
    .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_146 \vga_1.SLICE_146 ( .D1(\row[6] ), .C1(\vga_1.n8 ), 
    .B1(\row[4] ), .A1(\row[5] ), .D0(\row[3] ), .C0(\row[2] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.n17 ));
  vga_1_SLICE_148 \vga_1.SLICE_148 ( .D1(\row[9] ), .D0(\row[8] ), 
    .C0(\row[9] ), .B0(\row[0] ), .F0(\vga_1.n14 ), .F1(n10));
  vga_1_SLICE_149 \vga_1.SLICE_149 ( .D1(\row[7] ), .C1(\vga_1.n15 ), 
    .B1(\vga_1.n14 ), .A1(\row[2] ), .D0(n4346), .C0(\row[6] ), .B0(\row[1] ), 
    .A0(\row[5] ), .F0(\vga_1.n15 ), .F1(\vga_1.column_0__N_49 ));
  pattern_gen_1_SLICE_151 \pattern_gen_1.SLICE_151 ( .D1(\row[2] ), .C1(n4346), 
    .B1(\row[0] ), .A1(\row[1] ), .D0(\row[4] ), .C0(\row[3] ), .F0(n4346), 
    .F1(\pattern_gen_1.n4347 ));
  nes_1_SLICE_152 \nes_1.SLICE_152 ( .D1(\nes_1.NEScount[1] ), 
    .C1(\nes_1.nes_clk_c_N_183 ), .D0(\nes_1.NEScount[4] ), 
    .C0(\nes_1.NEScount[5] ), .B0(\nes_1.NEScount[6] ), 
    .A0(\nes_1.NEScount[7] ), .F0(\nes_1.nes_clk_c_N_183 ), 
    .F1(\nes_1.nes_latch_c_N_182 ));
  nes_1_SLICE_155 \nes_1.SLICE_155 ( .D1(leds_c_5), .C1(\nes_1.shiftReg[5] ), 
    .B1(nes_latch_c), .D0(leds_c_6), .C0(\nes_1.shiftReg[6] ), 
    .A0(nes_latch_c), .F0(leds_c_6), .F1(leds_c_5));
  tower_1_SLICE_156 \tower_1.SLICE_156 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n459 ), .B1(\tower_1.n1308[6] ), .D0(\tower_1.n445[6] ), 
    .C0(\tower_1.counter[6] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2506 ), 
    .F0(\tower_1.n459 ), .F1(\tower_1.towerypos_9__N_61[6] ));
  tower_1_SLICE_158 \tower_1.SLICE_158 ( .D1(\tower_1.n1308[8] ), 
    .C1(\tower_1.n457 ), .A1(\tower_1.n467 ), .D0(\tower_1.n445[8] ), 
    .C0(\tower_1.counter[8] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2506 ), 
    .F0(\tower_1.n457 ), .F1(\tower_1.towerypos_9__N_61[8] ));
  tower_1_SLICE_161 \tower_1.SLICE_161 ( .D1(\tower_1.n445[9] ), 
    .C1(\tower_1.n2466 ), .B1(\tower_1.counter[9] ), .A1(\tower_1.n2506 ), 
    .D0(\tower_1.n458 ), .C0(\tower_1.n5 ), .B0(\tower_1.n457 ), 
    .A0(\tower_1.n460 ), .F0(\tower_1.n2466 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_163 \tower_1.SLICE_163 ( .D1(\tower_1.n1308[7] ), 
    .C1(\tower_1.n458 ), .A1(\tower_1.n467 ), .D0(\tower_1.n445[7] ), 
    .C0(\tower_1.counter[7] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2506 ), 
    .F0(\tower_1.n458 ), .F1(\tower_1.towerypos_9__N_61[7] ));
  tower_1_SLICE_164 \tower_1.SLICE_164 ( .D1(\tower_1.n1308[5] ), 
    .C1(\tower_1.n460 ), .A1(\tower_1.n467 ), .D0(\tower_1.n445[5] ), 
    .C0(\tower_1.counter[5] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2506 ), 
    .F0(\tower_1.n460 ), .F1(\tower_1.towerypos_9__N_61[5] ));
  tower_1_SLICE_166 \tower_1.SLICE_166 ( .D1(\towerxpos[6] ), 
    .C1(\tower_1.n8 ), .B1(\towerxpos[8] ), .A1(\towerxpos[9] ), .D0(n5841), 
    .C0(\towerxpos[3] ), .B0(\towerxpos[2] ), .A0(\towerxpos[7] ), 
    .F0(\tower_1.n8 ), .F1(\tower_1.n52 ));
  pattern_gen_1_SLICE_167 \pattern_gen_1.SLICE_167 ( .D1(\pattern_gen_1.cout ), 
    .C1(n5841), .B1(\pattern_gen_1.n6_adj_227 ), .A1(\towerxpos[7] ), 
    .D0(\towerxpos[4] ), .C0(\towerxpos[5] ), .F0(n5841), 
    .F1(\pattern_gen_1.n2400 ));
  gamestate_1_SLICE_168 \gamestate_1.SLICE_168 ( .D1(\towerypos[2] ), 
    .C1(\gamestate_1.n4 ), .B1(\birdpos[2] ), .D0(\towerypos[1] ), 
    .C0(\towerypos[0] ), .B0(\birdpos[0] ), .A0(\birdpos[1] ), 
    .F0(\gamestate_1.n4 ), .F1(\gamestate_1.n6 ));
  gamestate_1_SLICE_170 \gamestate_1.SLICE_170 ( .D1(\towerypos[4] ), 
    .C1(\gamestate_1.n8 ), .B1(\birdpos[4] ), .D0(\towerypos[3] ), 
    .C0(\gamestate_1.n6 ), .B0(\birdpos[3] ), .F0(\gamestate_1.n8 ), 
    .F1(\gamestate_1.n10 ));
  gamestate_1_SLICE_172 \gamestate_1.SLICE_172 ( .D1(\towerypos[6] ), 
    .C1(\gamestate_1.n12 ), .B1(\birdpos[6] ), .D0(\towerypos[5] ), 
    .C0(\gamestate_1.n10 ), .B0(\birdpos[5] ), .F0(\gamestate_1.n12 ), 
    .F1(\gamestate_1.n14 ));
  gamestate_1_SLICE_174 \gamestate_1.SLICE_174 ( .D1(\birdpos[8] ), 
    .C1(\gamestate_1.n16 ), .A1(\towerypos[8] ), .D0(\birdpos[7] ), 
    .C0(\gamestate_1.n14 ), .A0(\towerypos[7] ), .F0(\gamestate_1.n16 ), 
    .F1(\gamestate_1.n18 ));
  gamestate_1_SLICE_176 \gamestate_1.SLICE_176 ( .D1(\towerxpos[3] ), 
    .C1(\gamestate_1.n6_adj_250 ), .B1(\towerxpos[5] ), .A1(\towerxpos[2] ), 
    .D0(\towerxpos[4] ), .C0(\towerxpos[6] ), .F0(\gamestate_1.n6_adj_250 ), 
    .F1(\gamestate_1.n3936 ));
  gamestate_1_SLICE_178 \gamestate_1.SLICE_178 ( .D1(n50_adj_284), 
    .C1(\gamestate_1.n4_adj_252 ), .B1(n50), .D0(n51_adj_285), 
    .C0(\towerypos[0] ), .B0(n51), .A0(\birdpos[0] ), 
    .F0(\gamestate_1.n4_adj_252 ), .F1(\gamestate_1.n6_adj_254 ));
  gamestate_1_SLICE_180 \gamestate_1.SLICE_180 ( .D1(n48), 
    .C1(\gamestate_1.n8_adj_256 ), .A1(n48_adj_282), .D0(n49_adj_283), 
    .C0(\gamestate_1.n6_adj_254 ), .A0(n49), .F0(\gamestate_1.n8_adj_256 ), 
    .F1(\gamestate_1.n10_adj_258 ));
  gamestate_1_SLICE_182 \gamestate_1.SLICE_182 ( .D1(n46), 
    .C1(\gamestate_1.n12_adj_260 ), .A1(n46_adj_280), .D0(n47_adj_281), 
    .C0(\gamestate_1.n10_adj_258 ), .B0(n47), .F0(\gamestate_1.n12_adj_260 ), 
    .F1(\gamestate_1.n14_adj_262 ));
  gamestate_1_SLICE_184 \gamestate_1.SLICE_184 ( .D1(n44), 
    .C1(\gamestate_1.n16_adj_264 ), .B1(n44_adj_278), .D0(n45_adj_279), 
    .C0(\gamestate_1.n14_adj_262 ), .B0(n45), .F0(\gamestate_1.n16_adj_264 ), 
    .F1(\gamestate_1.n18_adj_266 ));
  gamestate_1_SLICE_186 \gamestate_1.SLICE_186 ( .D1(n43_adj_277), 
    .C1(\gamestate_1.n82 ), .B1(\gamestate_1.n18_adj_266 ), .A1(n43), 
    .D0(\towerypos[9] ), .C0(\gamestate_1.n18 ), .B0(\birdpos[9] ), 
    .F0(\gamestate_1.n82 ), .F1(\gamestate_1.n49_adj_268 ));
  gamestate_1_SLICE_188 \gamestate_1.SLICE_188 ( .D0(\towerxpos[4] ), 
    .C0(\towerxpos[3] ), .B0(\towerxpos[5] ), .A0(\towerxpos[6] ), 
    .F0(\gamestate_1.n4921 ));
  gamestate_1_SLICE_189 \gamestate_1.SLICE_189 ( .D1(\towerxpos[9] ), 
    .C1(\gamestate_1.n86 ), .B1(\towerxpos[8] ), .A1(\gamestate_1.n4930 ), 
    .D0(\gamestate_1.n49_adj_268 ), .C0(\gamestate_1.n3936 ), 
    .B0(\towerxpos[7] ), .A0(\gamestate_1.n4921 ), .F0(\gamestate_1.n86 ), 
    .F1(\gamestate_1.gameover_N_186 ));
  gamestate_1_SLICE_190 \gamestate_1.SLICE_190 ( .D1(\birdpos[0] ), 
    .C1(\gamestate_1.n6_adj_269 ), .B1(\birdpos[2] ), .A1(\birdpos[4] ), 
    .D0(\birdpos[3] ), .C0(\birdpos[1] ), .F0(\gamestate_1.n6_adj_269 ), 
    .F1(\gamestate_1.n4933 ));
  pattern_gen_1_SLICE_192 \pattern_gen_1.SLICE_192 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_c ), .B1(\birdpos[2] ), .D0(\column[1] ), 
    .C0(\column[0] ), .B0(\birdpos[1] ), .A0(\birdpos[0] ), 
    .F0(\pattern_gen_1.n4_c ), .F1(\pattern_gen_1.n6 ));
  pattern_gen_1_SLICE_194 \pattern_gen_1.SLICE_194 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8 ), .A1(\birdpos[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6 ), .B0(\birdpos[3] ), .F0(\pattern_gen_1.n8 ), 
    .F1(\pattern_gen_1.n10_c ));
  pattern_gen_1_SLICE_196 \pattern_gen_1.SLICE_196 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12 ), .B1(\birdpos[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_c ), .A0(\birdpos[5] ), .F0(\pattern_gen_1.n12 ), 
    .F1(\pattern_gen_1.n14 ));
  pattern_gen_1_SLICE_198 \pattern_gen_1.SLICE_198 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16 ), .B1(\birdpos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14 ), .A0(\birdpos[7] ), .F0(\pattern_gen_1.n16 ), 
    .F1(\pattern_gen_1.n18_adj_218 ));
  pattern_gen_1_SLICE_200 \pattern_gen_1.SLICE_200 ( .D1(n50_adj_284), 
    .C1(\pattern_gen_1.n4_adj_196 ), .B1(\column[2] ), .D0(\column[1] ), 
    .C0(n51_adj_285), .B0(\column[0] ), .A0(\towerypos[0] ), 
    .F0(\pattern_gen_1.n4_adj_196 ), .F1(\pattern_gen_1.n6_adj_197 ));
  pattern_gen_1_SLICE_202 \pattern_gen_1.SLICE_202 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_198 ), .A1(n48_adj_282), .D0(n49_adj_283), 
    .C0(\pattern_gen_1.n6_adj_197 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_198 ), .F1(\pattern_gen_1.n10_adj_200 ));
  pattern_gen_1_SLICE_204 \pattern_gen_1.SLICE_204 ( .D1(n46_adj_280), 
    .C1(\pattern_gen_1.n12_adj_202 ), .B1(\column[6] ), .D0(n47_adj_281), 
    .C0(\pattern_gen_1.n10_adj_200 ), .A0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_202 ), .F1(\pattern_gen_1.n14_adj_203 ));
  pattern_gen_1_SLICE_206 \pattern_gen_1.SLICE_206 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_204 ), .B1(n44_adj_278), .D0(n45_adj_279), 
    .C0(\pattern_gen_1.n14_adj_203 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_204 ), .F1(\pattern_gen_1.n18 ));
  pattern_gen_1_SLICE_208 \pattern_gen_1.SLICE_208 ( .D1(\row[7] ), 
    .C1(\pattern_gen_1.n12_adj_205 ), .B1(\row[8] ), .A1(\row[6] ), 
    .D0(\row[3] ), .C0(\row[5] ), .B0(\row[4] ), 
    .F0(\pattern_gen_1.n12_adj_205 ), .F1(\pattern_gen_1.n18_adj_220 ));
  pattern_gen_1_SLICE_210 \pattern_gen_1.SLICE_210 ( .D1(n50), 
    .C1(\pattern_gen_1.n4_adj_206 ), .B1(\column[2] ), .D0(\column[1] ), 
    .C0(n51), .B0(\column[0] ), .A0(\birdpos[0] ), 
    .F0(\pattern_gen_1.n4_adj_206 ), .F1(\pattern_gen_1.n6_adj_208 ));
  pattern_gen_1_SLICE_212 \pattern_gen_1.SLICE_212 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_212 ), .A1(n48), .D0(n49), 
    .C0(\pattern_gen_1.n6_adj_208 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_212 ), .F1(\pattern_gen_1.n10_adj_213 ));
  pattern_gen_1_SLICE_214 \pattern_gen_1.SLICE_214 ( .D1(n46), 
    .C1(\pattern_gen_1.n12_adj_214 ), .B1(\column[6] ), .D0(n47), 
    .C0(\pattern_gen_1.n10_adj_213 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_214 ), .F1(\pattern_gen_1.n14_adj_215 ));
  pattern_gen_1_SLICE_216 \pattern_gen_1.SLICE_216 ( .D1(n44), 
    .C1(\pattern_gen_1.n16_adj_216 ), .B1(\column[8] ), .D0(n45), 
    .C0(\pattern_gen_1.n14_adj_215 ), .A0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_216 ), .F1(\pattern_gen_1.n18_adj_217 ));
  pattern_gen_1_SLICE_219 \pattern_gen_1.SLICE_219 ( .D1(\pattern_gen_1.n5 ), 
    .C1(\pattern_gen_1.n2494 ), .B1(\row[8] ), 
    .A1(\pattern_gen_1.n18_adj_221 ), .D0(\row[6] ), 
    .C0(\pattern_gen_1.n4347 ), .B0(\row[5] ), .A0(\row[7] ), 
    .F0(\pattern_gen_1.n2494 ), .F1(\pattern_gen_1.n4337 ));
  pattern_gen_1_SLICE_220 \pattern_gen_1.SLICE_220 ( .D0(n43), 
    .C0(\pattern_gen_1.n18_adj_217 ), .B0(\column[9] ), 
    .F0(\pattern_gen_1.n18_adj_221 ));
  pattern_gen_1_SLICE_222 \pattern_gen_1.SLICE_222 ( .D1(\towerxpos[3] ), 
    .C1(\pattern_gen_1.n6_adj_222 ), .A1(\row[3] ), .D0(\row[1] ), 
    .C0(\towerxpos[2] ), .A0(\row[2] ), .F0(\pattern_gen_1.n6_adj_222 ), 
    .F1(\pattern_gen_1.n8_adj_223 ));
  pattern_gen_1_SLICE_224 \pattern_gen_1.SLICE_224 ( .D1(\towerxpos[5] ), 
    .C1(\pattern_gen_1.n10_adj_224 ), .B1(\row[5] ), .D0(\towerxpos[4] ), 
    .C0(\pattern_gen_1.n8_adj_223 ), .B0(\row[4] ), 
    .F0(\pattern_gen_1.n10_adj_224 ), .F1(\pattern_gen_1.n12_adj_225 ));
  pattern_gen_1_SLICE_226 \pattern_gen_1.SLICE_226 ( .D1(\row[7] ), 
    .C1(\pattern_gen_1.n14_adj_226 ), .A1(\towerxpos[7] ), .D0(\towerxpos[6] ), 
    .C0(\pattern_gen_1.n12_adj_225 ), .B0(\row[6] ), 
    .F0(\pattern_gen_1.n14_adj_226 ), .F1(\pattern_gen_1.n16_adj_228 ));
  pattern_gen_1_SLICE_228 \pattern_gen_1.SLICE_228 ( 
    .D1(\pattern_gen_1.n16_adj_228 ), .C1(\row[8] ), .B1(\towerxpos[8] ), 
    .D0(\towerxpos[6] ), .C0(\towerxpos[8] ), .B0(\towerxpos[9] ), 
    .F0(\pattern_gen_1.n6_adj_227 ), .F1(\pattern_gen_1.n18_adj_229 ));
  pattern_gen_1_SLICE_230 \pattern_gen_1.SLICE_230 ( .D1(\towerypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_230 ), .B1(\column[2] ), .D0(\towerypos[1] ), 
    .C0(\towerypos[0] ), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_230 ), .F1(\pattern_gen_1.n6_adj_231 ));
  pattern_gen_1_SLICE_232 \pattern_gen_1.SLICE_232 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_232 ), .A1(\towerypos[4] ), .D0(\towerypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_231 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_232 ), .F1(\pattern_gen_1.n10_adj_233 ));
  pattern_gen_1_SLICE_234 \pattern_gen_1.SLICE_234 ( .D1(\towerypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_234 ), .B1(\column[6] ), 
    .C0(\pattern_gen_1.n10_adj_233 ), .B0(\column[5] ), .A0(\towerypos[5] ), 
    .F0(\pattern_gen_1.n12_adj_234 ), .F1(\pattern_gen_1.n14_adj_235 ));
  pattern_gen_1_SLICE_236 \pattern_gen_1.SLICE_236 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_236 ), .B1(\towerypos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14_adj_235 ), .A0(\towerypos[7] ), 
    .F0(\pattern_gen_1.n16_adj_236 ), .F1(\pattern_gen_1.n18_adj_237 ));
  vga_1_SLICE_238 \vga_1.SLICE_238 ( .D1(\vga_1.n17 ), .C1(\row[8] ), 
    .B1(\row[9] ), .A1(\row[7] ), .D0(\row[8] ), .C0(\row[9] ), .B0(\row[7] ), 
    .A0(\column[9] ), .F0(\vga_1.valid_N_185 ), .F1(\vga_1.HSYNC_c_N_178 ));
  pattern_gen_1_SLICE_243 \pattern_gen_1.SLICE_243 ( 
    .D0(\pattern_gen_1.n18_adj_220 ), .C0(\pattern_gen_1.n18_adj_218 ), 
    .B0(\column[9] ), .A0(\birdpos[9] ), .F0(\pattern_gen_1.n5 ));
  nes_1_SLICE_246 \nes_1.SLICE_246 ( .D0(\nes_1.counter[8] ), 
    .C0(\nes_1.nes_clk_c_N_183 ), .B0(\nes_1.NEScount[3] ), .F0(nes_clk_c));
  tower_1_SLICE_248 \tower_1.SLICE_248 ( .D1(\tower_1.n1308[3] ), 
    .C1(\tower_1.n467 ), .B1(\tower_1.counter[3] ), .D0(\tower_1.n1308[4] ), 
    .C0(\tower_1.n467 ), .A0(\tower_1.n461 ), 
    .F0(\tower_1.towerypos_9__N_61[4] ), .F1(\tower_1.towerypos_9__N_61[3] ));
  vga_1_SLICE_251 \vga_1.SLICE_251 ( .D1(\row[8] ), .D0(\row[7] ), 
    .F0(n4_adj_276), .F1(n9));
  SLICE_252 SLICE_252( .F0(VCC_net));
  vga_1_SLICE_253 \vga_1.SLICE_253 ( .DI1(\vga_1.valid_N_184$n0 ), 
    .D1(\column[6] ), .C1(\column[8] ), .B1(\column[5] ), .A1(\column[7] ), 
    .D0(\column[8] ), .C0(\column[6] ), .B0(\column[7] ), .A0(\column[5] ), 
    .LSR(\vga_1.valid_N_185 ), .CLK(vga_clk), .Q1(valid), 
    .F0(\vga_1.valid_N_184 ), .F1(\vga_1.valid_N_184$n0 ));
  vga_1_SLICE_254 \vga_1.SLICE_254 ( .DI1(\vga_1.VSYNC_c_N_179 ), 
    .D1(\vga_1.n4343 ), .C1(\vga_1.n8_adj_271 ), .B1(\vga_1.valid_N_184 ), 
    .A1(\column[9] ), .D0(\column[1] ), .C0(\column[2] ), .B0(\column[0] ), 
    .CLK(vga_clk), .Q1(VSYNC_c), .F0(\vga_1.n8_adj_271 ), 
    .F1(\vga_1.VSYNC_c_N_179 ));
  vga_1_SLICE_255 \vga_1.SLICE_255 ( .D0(\row[3] ), .F0(n4));
  nes_1_SLICE_258 \nes_1.SLICE_258 ( .D1(leds_c_1), .C1(nes_latch_c), 
    .B1(\nes_1.shiftReg[1] ), .D0(\nes_1.shiftReg[0] ), .C0(leds_c_0), 
    .B0(nes_latch_c), .F0(leds_c_0), .F1(leds_c_1));
  nes_1_SLICE_260 \nes_1.SLICE_260 ( .D1(leds_c_3), .C1(\nes_1.shiftReg[3] ), 
    .B1(nes_latch_c), .D0(leds_c_2), .C0(\nes_1.shiftReg[2] ), 
    .A0(nes_latch_c), .F0(leds_c_2), .F1(leds_c_3));
  pattern_gen_1_SLICE_263 \pattern_gen_1.SLICE_263 ( .D1(\row[4] ), 
    .D0(\row[0] ), .F0(\pattern_gen_1.n2 ), .F1(\pattern_gen_1.n9_adj_245 ));
  pattern_gen_1_SLICE_264 \pattern_gen_1.SLICE_264 ( .D1(\row[1] ), 
    .D0(\row[2] ), .F0(\pattern_gen_1.n6_adj_247 ), .F1(\pattern_gen_1.n1[1] ));
  pattern_gen_1_SLICE_267 \pattern_gen_1.SLICE_267 ( .D1(\row[5] ), 
    .D0(\row[6] ), .F0(\pattern_gen_1.n1[6] ), .F1(\pattern_gen_1.n1[5] ));
  gravity_1_mult_365 \gravity_1.mult_365 ( .A15(\gravity_1.velocity[15] ), 
    .A14(\gravity_1.velocity[14] ), .A13(\gravity_1.velocity[13] ), 
    .A12(\gravity_1.velocity[12] ), .A11(\gravity_1.velocity[11] ), 
    .A10(\gravity_1.velocity[10] ), .A9(\gravity_1.velocity[9] ), 
    .A8(\gravity_1.velocity[8] ), .A7(\gravity_1.velocity[7] ), 
    .A6(\gravity_1.velocity[6] ), .A5(\gravity_1.velocity[5] ), .B4(VCC_net), 
    .B3(VCC_net), .B0(VCC_net), .O20(\gravity_1.dt_21__N_138[21] ), 
    .O19(\gravity_1.dt_21__N_138[20] ), .O18(\gravity_1.dt_21__N_138[19] ), 
    .O17(\gravity_1.dt_21__N_138[18] ), .O16(\gravity_1.dt_21__N_138[17] ), 
    .O15(\gravity_1.dt_21__N_138[16] ), .O14(\gravity_1.dt_21__N_138[15] ), 
    .O13(\gravity_1.dt_21__N_138[14] ), .O12(\gravity_1.dt_21__N_138[13] ), 
    .O11(\gravity_1.dt_21__N_138[12] ), .O10(\gravity_1.dt_21__N_138[11] ), 
    .O9(\gravity_1.dt_21__N_138[10] ), .O8(\gravity_1.dt_21__N_138[9] ), 
    .O7(\gravity_1.dt_21__N_138[8] ), .O6(\gravity_1.dt_21__N_138[7] ), 
    .O5(\gravity_1.dt_21__N_138[6] ), .O4(\gravity_1.dt_21__N_138[5] ), 
    .O3(\gravity_1.dt_21__N_138[4] ), .O2(\gravity_1.dt_21__N_138[3] ), 
    .O1(\gravity_1.dt_21__N_138[2] ), .O0(\gravity_1.dt_21__N_138[1] ));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_178 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  nes_1_osc \nes_1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\nes_1.clk ));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  leds_7_ \leds[7]_I ( .PADDO(leds_c_7), .leds7(leds[7]));
  nes_clk nes_clk_I( .PADDO(nes_clk_c), .nes_clk(nes_clk));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_4), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_0), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_0), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
endmodule

module gravity_1_SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_162_192__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_162_192__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gravity_1_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_162_192__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_162_192__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_2 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_159_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_162_192__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_162_192__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_4 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_480_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_162_192__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_159_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_6 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_159_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_7 ( input DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_159_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_35 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_9 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_159_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_60 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_59 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_10 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_159_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_61 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/birdpos_9__I_39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/birdpos_9__I_37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module gravity_1_SLICE_12 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_43 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_41 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_47 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/birdpos_9__I_45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_51 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_162_192__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_162_192__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_480_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_162_192__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_162_192__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_161_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_23 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_161_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_161_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_161_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_161_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_161_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nes_1_SLICE_29 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_1/counter_163_194_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_163_194__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nes_1_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_92 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_91 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_94 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_93 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_96 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_95 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_98 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_97 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_163_194__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_163_194__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_163_194__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_163_194__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_163_194__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_37 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_163_194_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_163_194__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_163_194__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_39 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_597_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_40 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_42 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_597_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_44 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_597_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_45 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_597_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_46 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_48 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_49 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_50 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/xpos_164_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_51 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/towerypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_52 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_367_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_82 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_53 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_164_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerxpos_9__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_54 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_164_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerxpos_9__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_164_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_30 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_28 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_56 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/xpos_164_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerxpos_9__I_32 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_57 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_367_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_84 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_83 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_367_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_86 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_85 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_367_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_88 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_87 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_367_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_90 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_89 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_61 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_367_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_62 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_157_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_63 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_157_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_64 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_155_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_156_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_66 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_156_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_67 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_155_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_156_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_69 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_157_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_70 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_157_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_71 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_155_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_72 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_157_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_73 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_155_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_74 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_155_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_75 ( input D1, D0, C0, B0, CIN0, CIN1, output F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_388_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_76 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_388_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_388_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_388_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_79 ( input D1, C1, B1, D0, C0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_388_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_80 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_388_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_81 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_156_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_82 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_82_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_82_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_80 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_81 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_83 ( input DI0, D0, C0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 \gravity_1/i1606_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_84 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \gravity_1/i1587_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \gravity_1/i1598_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_54 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_53 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_86 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \gravity_1/i1605_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \gravity_1/i1610_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_56 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_55 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \gravity_1/i1619_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \gravity_1/i1549_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_57 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_91 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_91_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_91_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_78 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_79 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_93 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_93_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \gravity_1.SLICE_93_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_76 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_77 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_95 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_95_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_95_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_74 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_75 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_97 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_97_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_97_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_72 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_73 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_99 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_99_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_99_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_70 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_71 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_101 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_101_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \gravity_1.SLICE_101_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_68 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_69 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_103 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_103_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_103_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_66 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_67 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_105 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_105_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_105_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_64 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_65 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_107 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \gravity_1.SLICE_107_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_107_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_62 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_63 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_109 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 \gravity_1.SLICE_109_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/dt_21__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_110 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40009 \gravity_1/i16_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/was_jump_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_113 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \nes_1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_113_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_0__I_99 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_114 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_1.SLICE_114_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_114_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_116 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_1.SLICE_116_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_116_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_118 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_1.SLICE_118_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_118_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_122 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40011 \gravity_1/i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_123 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \nes_1/leds_c_7_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \nes_1/NEScount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_124 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40014 \nes_1.SLICE_124_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \nes_1/leds_c_4_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/gameover_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_125 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \pattern_gen_1/gameover_I_0_2 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \gamestate_1/gameover_I_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_126 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_127 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40020 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \tower_1/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40022 \pattern_gen_1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \pattern_gen_1/LessThan_24_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_130 ( input D0, C0, B0, A0, output F0 );

  lut40024 \pattern_gen_1/i1_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_131 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40025 \pattern_gen_1/valid_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \pattern_gen_1/i1_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_132 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40027 \gamestate_1/i3589_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \gravity_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \gravity_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40031 \gravity_1/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \gravity_1/i232_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_138 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \gravity_1/i298_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \gravity_1/i3_3_lut_adj_109 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \gravity_1/i1561_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \gravity_1/i3_3_lut_adj_110 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_142 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40037 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \vga_1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \vga_1/i3365_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_146 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_1/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \vga_1/i303_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_148 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40010 \vga_1/i333_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \vga_1/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \vga_1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \vga_1/i6_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_151 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40045 \pattern_gen_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \pattern_gen_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_152 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \nes_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \nes_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_155 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \nes_1/leds_c_5_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \nes_1/leds_c_6_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_156 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \tower_1/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_158 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \tower_1/mod_3_i337_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \tower_1/i1649_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \tower_1/i1647_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_163 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \tower_1/mod_3_i338_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_164 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \tower_1/mod_3_i340_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \tower_1/i3790_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \tower_1/i3_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_167 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40058 \pattern_gen_1/i1581_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \pattern_gen_1/i265_rep_9_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_168 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \gamestate_1/LessThan_11_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \gamestate_1/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_170 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \gamestate_1/LessThan_11_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \gamestate_1/LessThan_11_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_172 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \gamestate_1/LessThan_11_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \gamestate_1/LessThan_11_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_174 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \gamestate_1/LessThan_11_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \gamestate_1/LessThan_11_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_176 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40064 \gamestate_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \gamestate_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_178 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \gamestate_1/LessThan_10_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \gamestate_1/LessThan_10_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x08CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_180 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \gamestate_1/LessThan_10_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \gamestate_1/LessThan_10_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_182 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \gamestate_1/LessThan_10_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \gamestate_1/LessThan_10_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_184 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \gamestate_1/LessThan_10_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \gamestate_1/LessThan_10_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \gamestate_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \gamestate_1/i84_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_188 ( input D0, C0, B0, A0, output F0 );

  lut40070 \gamestate_1/i3572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \gamestate_1/i3577_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \gamestate_1/i1_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x2E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_190 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/i3579_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \gamestate_1/i2_2_lut_adj_105 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_192 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_6_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \pattern_gen_1/LessThan_6_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_194 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \pattern_gen_1/LessThan_6_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_6_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_196 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_6_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \pattern_gen_1/LessThan_6_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_198 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_6_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \pattern_gen_1/LessThan_6_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_200 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40066 \pattern_gen_1/LessThan_24_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \pattern_gen_1/LessThan_24_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_202 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \pattern_gen_1/LessThan_24_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_24_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_204 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \pattern_gen_1/LessThan_24_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \pattern_gen_1/LessThan_24_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_206 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_24_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_24_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40077 \pattern_gen_1/i255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \pattern_gen_1/i251_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_210 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \pattern_gen_1/LessThan_8_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_212 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \pattern_gen_1/LessThan_8_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_8_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_214 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_8_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_216 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \pattern_gen_1/LessThan_8_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40080 \pattern_gen_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \pattern_gen_1/i1675_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x2A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_220 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_8_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_222 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \pattern_gen_1/LessThan_12_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \pattern_gen_1/LessThan_12_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x50F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_224 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_12_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_12_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_226 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \pattern_gen_1/LessThan_12_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_12_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_228 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \pattern_gen_1/LessThan_12_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \pattern_gen_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_230 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pattern_gen_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_232 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \pattern_gen_1/LessThan_22_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_22_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_234 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_22_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \pattern_gen_1/LessThan_22_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_236 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \pattern_gen_1/LessThan_22_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \pattern_gen_1/LessThan_22_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \vga_1/i3777_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \vga_1/i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_243 ( input D0, C0, B0, A0, output F0 );

  lut40087 \pattern_gen_1/i1_4_lut_adj_102 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_246 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40088 \nes_1/nes_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_248 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \tower_1/mod_3_i342_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \tower_1/mod_3_i341_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_251 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40010 \vga_1/i334_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \vga_1/i1390_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_252 ( output F0 );
  wire   GNDI;

  lut40091 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_253 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40092 \vga_1.SLICE_253_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \vga_1/i3784_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/valid_I_100 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_254 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40094 \vga_1/i3780_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \vga_1/i19_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_255 ( input D0, output F0 );
  wire   GNDI;

  lut40090 \vga_1/i1415_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_258 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \nes_1/leds_c_1_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \nes_1/leds_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_260 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \nes_1/leds_c_3_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \nes_1/leds_c_2_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_263 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_47_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \pattern_gen_1/sub_47_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_264 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_47_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \pattern_gen_1/sub_47_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_267 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_47_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \pattern_gen_1/sub_47_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_mult_365 ( input A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, 
    A5, B4, B3, B0, output O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, 
    O10, O9, O8, O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \gravity_1/mult_365 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), .A12(A12), 
    .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), .A5(A5), 
    .A4(GNDI), .A3(GNDI), .A2(GNDI), .A1(GNDI), .A0(GNDI), .B15(GNDI), 
    .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), 
    .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(B4), .B3(B3), .B2(GNDI), 
    .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), 
    .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), 
    .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), 
    .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), 
    .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), .OLOADTOP(GNDI), 
    .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), 
    .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), 
    .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), .O24(), .O23(), .O22(), 
    .O21(), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), .O15(O15), 
    .O14(O14), .O13(O13), .O12(O12), .O11(O11), .O10(O10), .O9(O9), .O8(O8), 
    .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), 
    .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A13 => O13) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A12 => O13) = (0:0:0,0:0:0);
    (A12 => O12) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A11 => O13) = (0:0:0,0:0:0);
    (A11 => O12) = (0:0:0,0:0:0);
    (A11 => O11) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A10 => O13) = (0:0:0,0:0:0);
    (A10 => O12) = (0:0:0,0:0:0);
    (A10 => O11) = (0:0:0,0:0:0);
    (A10 => O10) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A9 => O13) = (0:0:0,0:0:0);
    (A9 => O12) = (0:0:0,0:0:0);
    (A9 => O11) = (0:0:0,0:0:0);
    (A9 => O10) = (0:0:0,0:0:0);
    (A9 => O9) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A8 => O13) = (0:0:0,0:0:0);
    (A8 => O12) = (0:0:0,0:0:0);
    (A8 => O11) = (0:0:0,0:0:0);
    (A8 => O10) = (0:0:0,0:0:0);
    (A8 => O9) = (0:0:0,0:0:0);
    (A8 => O8) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A7 => O13) = (0:0:0,0:0:0);
    (A7 => O12) = (0:0:0,0:0:0);
    (A7 => O11) = (0:0:0,0:0:0);
    (A7 => O10) = (0:0:0,0:0:0);
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B4 => O13) = (0:0:0,0:0:0);
    (B4 => O12) = (0:0:0,0:0:0);
    (B4 => O11) = (0:0:0,0:0:0);
    (B4 => O10) = (0:0:0,0:0:0);
    (B4 => O9) = (0:0:0,0:0:0);
    (B4 => O8) = (0:0:0,0:0:0);
    (B4 => O7) = (0:0:0,0:0:0);
    (B4 => O6) = (0:0:0,0:0:0);
    (B4 => O5) = (0:0:0,0:0:0);
    (B4 => O4) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b1";
  defparam INST10.B_SIGNED = "0b1";
endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nes_1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nes_1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_0_ ( input PADDO, output leds0 );
  wire   VCCI;

  BB_B_B \leds_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_1_ ( input PADDO, output leds1 );
  wire   VCCI;

  BB_B_B \leds_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );
  wire   VCCI;

  BB_B_B \leds_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );
  wire   VCCI;

  BB_B_B \leds_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );
  wire   VCCI;

  BB_B_B \leds_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );
  wire   VCCI;

  BB_B_B \leds_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );
  wire   VCCI;

  BB_B_B \leds_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_7_ ( input PADDO, output leds7 );
  wire   VCCI;

  BB_B_B \leds_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds7) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clk ( input PADDO, output nes_clk );
  wire   VCCI;

  BB_B_B \nes_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule
