<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › musb › tusb6010.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tusb6010.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for TUSB6010 USB 2.0 OTG Dual Role controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Nokia Corporation</span>
<span class="cm"> * Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __TUSB6010_H__</span>
<span class="cp">#define __TUSB6010_H__</span>

<span class="k">extern</span> <span class="n">u8</span> <span class="n">tusb_get_revision</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_USB_TUSB6010</span>
<span class="cp">#define musb_in_tusb()			1</span>
<span class="cp">#else</span>
<span class="cp">#define musb_in_tusb()			0</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_USB_TUSB_OMAP_DMA</span>
<span class="cp">#define tusb_dma_omap()			1</span>
<span class="cp">#else</span>
<span class="cp">#define tusb_dma_omap()			0</span>
<span class="cp">#endif</span>

<span class="cm">/* VLYNQ control register. 32-bit at offset 0x000 */</span>
<span class="cp">#define TUSB_VLYNQ_CTRL			0x004</span>

<span class="cm">/* Mentor Graphics OTG core registers. 8,- 16- and 32-bit at offset 0x400 */</span>
<span class="cp">#define TUSB_BASE_OFFSET		0x400</span>

<span class="cm">/* FIFO registers 32-bit at offset 0x600 */</span>
<span class="cp">#define TUSB_FIFO_BASE			0x600</span>

<span class="cm">/* Device System &amp; Control registers. 32-bit at offset 0x800 */</span>
<span class="cp">#define TUSB_SYS_REG_BASE		0x800</span>

<span class="cp">#define TUSB_DEV_CONF			(TUSB_SYS_REG_BASE + 0x000)</span>
<span class="cp">#define		TUSB_DEV_CONF_USB_HOST_MODE		(1 &lt;&lt; 16)</span>
<span class="cp">#define		TUSB_DEV_CONF_PROD_TEST_MODE		(1 &lt;&lt; 15)</span>
<span class="cp">#define		TUSB_DEV_CONF_SOFT_ID			(1 &lt;&lt; 1)</span>
<span class="cp">#define		TUSB_DEV_CONF_ID_SEL			(1 &lt;&lt; 0)</span>

<span class="cp">#define TUSB_PHY_OTG_CTRL_ENABLE	(TUSB_SYS_REG_BASE + 0x004)</span>
<span class="cp">#define TUSB_PHY_OTG_CTRL		(TUSB_SYS_REG_BASE + 0x008)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_WRPROTECT		(0xa5 &lt;&lt; 24)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_OTG_ID_PULLUP		(1 &lt;&lt; 23)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_OTG_VBUS_DET_EN	(1 &lt;&lt; 19)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_OTG_SESS_END_EN	(1 &lt;&lt; 18)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_TESTM2		(1 &lt;&lt; 17)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_TESTM1		(1 &lt;&lt; 16)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_TESTM0		(1 &lt;&lt; 15)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_TX_DATA2		(1 &lt;&lt; 14)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_TX_GZ2		(1 &lt;&lt; 13)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_TX_ENABLE2		(1 &lt;&lt; 12)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_DM_PULLDOWN		(1 &lt;&lt; 11)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_DP_PULLDOWN		(1 &lt;&lt; 10)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_OSC_EN		(1 &lt;&lt; 9)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_PHYREF_CLKSEL(v)	(((v) &amp; 3) &lt;&lt; 7)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_PD			(1 &lt;&lt; 6)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_PLL_ON		(1 &lt;&lt; 5)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_EXT_RPU		(1 &lt;&lt; 4)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_PWR_GOOD		(1 &lt;&lt; 3)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_RESET			(1 &lt;&lt; 2)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_SUSPENDM		(1 &lt;&lt; 1)</span>
<span class="cp">#define		TUSB_PHY_OTG_CTRL_CLK_MODE		(1 &lt;&lt; 0)</span>

<span class="cm">/*OTG status register */</span>
<span class="cp">#define TUSB_DEV_OTG_STAT		(TUSB_SYS_REG_BASE + 0x00c)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_PWR_CLK_GOOD		(1 &lt;&lt; 8)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_SESS_END		(1 &lt;&lt; 7)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_SESS_VALID		(1 &lt;&lt; 6)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_VBUS_VALID		(1 &lt;&lt; 5)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_VBUS_SENSE		(1 &lt;&lt; 4)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_ID_STATUS		(1 &lt;&lt; 3)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_HOST_DISCON		(1 &lt;&lt; 2)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_LINE_STATE		(3 &lt;&lt; 0)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_DP_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cp">#define		TUSB_DEV_OTG_STAT_DM_ENABLE		(1 &lt;&lt; 0)</span>

<span class="cp">#define TUSB_DEV_OTG_TIMER		(TUSB_SYS_REG_BASE + 0x010)</span>
<span class="cp">#	define TUSB_DEV_OTG_TIMER_ENABLE		(1 &lt;&lt; 31)</span>
<span class="cp">#	define TUSB_DEV_OTG_TIMER_VAL(v)		((v) &amp; 0x07ffffff)</span>
<span class="cp">#define TUSB_PRCM_REV			(TUSB_SYS_REG_BASE + 0x014)</span>

<span class="cm">/* PRCM configuration register */</span>
<span class="cp">#define TUSB_PRCM_CONF			(TUSB_SYS_REG_BASE + 0x018)</span>
<span class="cp">#define		TUSB_PRCM_CONF_SFW_CPEN		(1 &lt;&lt; 24)</span>
<span class="cp">#define		TUSB_PRCM_CONF_SYS_CLKSEL(v)	(((v) &amp; 3) &lt;&lt; 16)</span>

<span class="cm">/* PRCM management register */</span>
<span class="cp">#define TUSB_PRCM_MNGMT			(TUSB_SYS_REG_BASE + 0x01c)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_SRP_FIX_TIMER(v)	(((v) &amp; 0xf) &lt;&lt; 25)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_SRP_FIX_EN		(1 &lt;&lt; 24)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_VBUS_VALID_TIMER(v)	(((v) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_VBUS_VALID_FLT_EN	(1 &lt;&lt; 19)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_DFT_CLK_DIS		(1 &lt;&lt; 18)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_VLYNQ_CLK_DIS		(1 &lt;&lt; 17)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_OTG_SESS_END_EN		(1 &lt;&lt; 10)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_OTG_VBUS_DET_EN		(1 &lt;&lt; 9)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_OTG_ID_PULLUP		(1 &lt;&lt; 8)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_15_SW_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_33_SW_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_5V_CPEN			(1 &lt;&lt; 2)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_PM_IDLE			(1 &lt;&lt; 1)</span>
<span class="cp">#define		TUSB_PRCM_MNGMT_DEV_IDLE		(1 &lt;&lt; 0)</span>

<span class="cm">/* Wake-up source clear and mask registers */</span>
<span class="cp">#define TUSB_PRCM_WAKEUP_SOURCE		(TUSB_SYS_REG_BASE + 0x020)</span>
<span class="cp">#define TUSB_PRCM_WAKEUP_CLEAR		(TUSB_SYS_REG_BASE + 0x028)</span>
<span class="cp">#define TUSB_PRCM_WAKEUP_MASK		(TUSB_SYS_REG_BASE + 0x02c)</span>
<span class="cp">#define		TUSB_PRCM_WAKEUP_RESERVED_BITS	(0xffffe &lt;&lt; 13)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_7	(1 &lt;&lt; 12)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_6	(1 &lt;&lt; 11)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_5	(1 &lt;&lt; 10)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_4	(1 &lt;&lt; 9)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_3	(1 &lt;&lt; 8)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_2	(1 &lt;&lt; 7)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_1	(1 &lt;&lt; 6)</span>
<span class="cp">#define		TUSB_PRCM_WGPIO_0	(1 &lt;&lt; 5)</span>
<span class="cp">#define		TUSB_PRCM_WHOSTDISCON	(1 &lt;&lt; 4)	</span><span class="cm">/* Host disconnect */</span><span class="cp"></span>
<span class="cp">#define		TUSB_PRCM_WBUS		(1 &lt;&lt; 3)	</span><span class="cm">/* USB bus resume */</span><span class="cp"></span>
<span class="cp">#define		TUSB_PRCM_WNORCS	(1 &lt;&lt; 2)	</span><span class="cm">/* NOR chip select */</span><span class="cp"></span>
<span class="cp">#define		TUSB_PRCM_WVBUS		(1 &lt;&lt; 1)	</span><span class="cm">/* OTG PHY VBUS */</span><span class="cp"></span>
<span class="cp">#define		TUSB_PRCM_WID		(1 &lt;&lt; 0)	</span><span class="cm">/* OTG PHY ID detect */</span><span class="cp"></span>

<span class="cp">#define TUSB_PULLUP_1_CTRL		(TUSB_SYS_REG_BASE + 0x030)</span>
<span class="cp">#define TUSB_PULLUP_2_CTRL		(TUSB_SYS_REG_BASE + 0x034)</span>
<span class="cp">#define TUSB_INT_CTRL_REV		(TUSB_SYS_REG_BASE + 0x038)</span>
<span class="cp">#define TUSB_INT_CTRL_CONF		(TUSB_SYS_REG_BASE + 0x03c)</span>
<span class="cp">#define TUSB_USBIP_INT_SRC		(TUSB_SYS_REG_BASE + 0x040)</span>
<span class="cp">#define TUSB_USBIP_INT_SET		(TUSB_SYS_REG_BASE + 0x044)</span>
<span class="cp">#define TUSB_USBIP_INT_CLEAR		(TUSB_SYS_REG_BASE + 0x048)</span>
<span class="cp">#define TUSB_USBIP_INT_MASK		(TUSB_SYS_REG_BASE + 0x04c)</span>
<span class="cp">#define TUSB_DMA_INT_SRC		(TUSB_SYS_REG_BASE + 0x050)</span>
<span class="cp">#define TUSB_DMA_INT_SET		(TUSB_SYS_REG_BASE + 0x054)</span>
<span class="cp">#define TUSB_DMA_INT_CLEAR		(TUSB_SYS_REG_BASE + 0x058)</span>
<span class="cp">#define TUSB_DMA_INT_MASK		(TUSB_SYS_REG_BASE + 0x05c)</span>
<span class="cp">#define TUSB_GPIO_INT_SRC		(TUSB_SYS_REG_BASE + 0x060)</span>
<span class="cp">#define TUSB_GPIO_INT_SET		(TUSB_SYS_REG_BASE + 0x064)</span>
<span class="cp">#define TUSB_GPIO_INT_CLEAR		(TUSB_SYS_REG_BASE + 0x068)</span>
<span class="cp">#define TUSB_GPIO_INT_MASK		(TUSB_SYS_REG_BASE + 0x06c)</span>

<span class="cm">/* NOR flash interrupt source registers */</span>
<span class="cp">#define TUSB_INT_SRC			(TUSB_SYS_REG_BASE + 0x070)</span>
<span class="cp">#define TUSB_INT_SRC_SET		(TUSB_SYS_REG_BASE + 0x074)</span>
<span class="cp">#define TUSB_INT_SRC_CLEAR		(TUSB_SYS_REG_BASE + 0x078)</span>
<span class="cp">#define TUSB_INT_MASK			(TUSB_SYS_REG_BASE + 0x07c)</span>
<span class="cp">#define		TUSB_INT_SRC_TXRX_DMA_DONE		(1 &lt;&lt; 24)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_CORE		(1 &lt;&lt; 17)</span>
<span class="cp">#define		TUSB_INT_SRC_OTG_TIMEOUT		(1 &lt;&lt; 16)</span>
<span class="cp">#define		TUSB_INT_SRC_VBUS_SENSE_CHNG		(1 &lt;&lt; 15)</span>
<span class="cp">#define		TUSB_INT_SRC_ID_STATUS_CHNG		(1 &lt;&lt; 14)</span>
<span class="cp">#define		TUSB_INT_SRC_DEV_WAKEUP			(1 &lt;&lt; 13)</span>
<span class="cp">#define		TUSB_INT_SRC_DEV_READY			(1 &lt;&lt; 12)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_TX			(1 &lt;&lt; 9)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_RX			(1 &lt;&lt; 8)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_VBUS_ERR		(1 &lt;&lt; 7)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_VBUS_REQ		(1 &lt;&lt; 6)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_DISCON		(1 &lt;&lt; 5)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_CONN		(1 &lt;&lt; 4)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_SOF			(1 &lt;&lt; 3)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_RST_BABBLE		(1 &lt;&lt; 2)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_RESUME		(1 &lt;&lt; 1)</span>
<span class="cp">#define		TUSB_INT_SRC_USB_IP_SUSPEND		(1 &lt;&lt; 0)</span>

<span class="cm">/* NOR flash interrupt registers reserved bits. Must be written as 0 */</span>
<span class="cp">#define		TUSB_INT_MASK_RESERVED_17		(0x3fff &lt;&lt; 17)</span>
<span class="cp">#define		TUSB_INT_MASK_RESERVED_13		(1 &lt;&lt; 13)</span>
<span class="cp">#define		TUSB_INT_MASK_RESERVED_8		(0xf &lt;&lt; 8)</span>
<span class="cp">#define		TUSB_INT_SRC_RESERVED_26		(0x1f &lt;&lt; 26)</span>
<span class="cp">#define		TUSB_INT_SRC_RESERVED_18		(0x3f &lt;&lt; 18)</span>
<span class="cp">#define		TUSB_INT_SRC_RESERVED_10		(0x03 &lt;&lt; 10)</span>

<span class="cm">/* Reserved bits for NOR flash interrupt mask and clear register */</span>
<span class="cp">#define		TUSB_INT_MASK_RESERVED_BITS	(TUSB_INT_MASK_RESERVED_17 | \</span>
<span class="cp">						TUSB_INT_MASK_RESERVED_13 | \</span>
<span class="cp">						TUSB_INT_MASK_RESERVED_8)</span>

<span class="cm">/* Reserved bits for NOR flash interrupt status register */</span>
<span class="cp">#define		TUSB_INT_SRC_RESERVED_BITS	(TUSB_INT_SRC_RESERVED_26 | \</span>
<span class="cp">						TUSB_INT_SRC_RESERVED_18 | \</span>
<span class="cp">						TUSB_INT_SRC_RESERVED_10)</span>

<span class="cp">#define TUSB_GPIO_REV			(TUSB_SYS_REG_BASE + 0x080)</span>
<span class="cp">#define TUSB_GPIO_CONF			(TUSB_SYS_REG_BASE + 0x084)</span>
<span class="cp">#define TUSB_DMA_CTRL_REV		(TUSB_SYS_REG_BASE + 0x100)</span>
<span class="cp">#define TUSB_DMA_REQ_CONF		(TUSB_SYS_REG_BASE + 0x104)</span>
<span class="cp">#define TUSB_EP0_CONF			(TUSB_SYS_REG_BASE + 0x108)</span>
<span class="cp">#define TUSB_DMA_EP_MAP			(TUSB_SYS_REG_BASE + 0x148)</span>

<span class="cm">/* Offsets from each ep base register */</span>
<span class="cp">#define TUSB_EP_TX_OFFSET		0x10c	</span><span class="cm">/* EP_IN in docs */</span><span class="cp"></span>
<span class="cp">#define TUSB_EP_RX_OFFSET		0x14c	</span><span class="cm">/* EP_OUT in docs */</span><span class="cp"></span>
<span class="cp">#define TUSB_EP_MAX_PACKET_SIZE_OFFSET	0x188</span>

<span class="cp">#define TUSB_WAIT_COUNT			(TUSB_SYS_REG_BASE + 0x1c8)</span>
<span class="cp">#define TUSB_SCRATCH_PAD		(TUSB_SYS_REG_BASE + 0x1c4)</span>
<span class="cp">#define TUSB_PROD_TEST_RESET		(TUSB_SYS_REG_BASE + 0x1d8)</span>

<span class="cm">/* Device System &amp; Control register bitfields */</span>
<span class="cp">#define TUSB_INT_CTRL_CONF_INT_RELCYC(v)	(((v) &amp; 0x7) &lt;&lt; 18)</span>
<span class="cp">#define TUSB_INT_CTRL_CONF_INT_POLARITY		(1 &lt;&lt; 17)</span>
<span class="cp">#define TUSB_INT_CTRL_CONF_INT_MODE		(1 &lt;&lt; 16)</span>
<span class="cp">#define TUSB_GPIO_CONF_DMAREQ(v)		(((v) &amp; 0x3f) &lt;&lt; 24)</span>
<span class="cp">#define TUSB_DMA_REQ_CONF_BURST_SIZE(v)		(((v) &amp; 3) &lt;&lt; 26)</span>
<span class="cp">#define TUSB_DMA_REQ_CONF_DMA_REQ_EN(v)		(((v) &amp; 0x3f) &lt;&lt; 20)</span>
<span class="cp">#define TUSB_DMA_REQ_CONF_DMA_REQ_ASSER(v)	(((v) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#define TUSB_EP0_CONFIG_SW_EN			(1 &lt;&lt; 8)</span>
<span class="cp">#define TUSB_EP0_CONFIG_DIR_TX			(1 &lt;&lt; 7)</span>
<span class="cp">#define TUSB_EP0_CONFIG_XFR_SIZE(v)		((v) &amp; 0x7f)</span>
<span class="cp">#define TUSB_EP_CONFIG_SW_EN			(1 &lt;&lt; 31)</span>
<span class="cp">#define TUSB_EP_CONFIG_XFR_SIZE(v)		((v) &amp; 0x7fffffff)</span>
<span class="cp">#define TUSB_PROD_TEST_RESET_VAL		0xa596</span>
<span class="cp">#define TUSB_EP_FIFO(ep)			(TUSB_FIFO_BASE + (ep) * 0x20)</span>

<span class="cp">#define TUSB_DIDR1_LO				(TUSB_SYS_REG_BASE + 0x1f8)</span>
<span class="cp">#define TUSB_DIDR1_HI				(TUSB_SYS_REG_BASE + 0x1fc)</span>
<span class="cp">#define		TUSB_DIDR1_HI_CHIP_REV(v)		(((v) &gt;&gt; 17) &amp; 0xf)</span>
<span class="cp">#define			TUSB_DIDR1_HI_REV_20		0</span>
<span class="cp">#define			TUSB_DIDR1_HI_REV_30		1</span>
<span class="cp">#define			TUSB_DIDR1_HI_REV_31		2</span>

<span class="cp">#define TUSB_REV_10	0x10</span>
<span class="cp">#define TUSB_REV_20	0x20</span>
<span class="cp">#define TUSB_REV_30	0x30</span>
<span class="cp">#define TUSB_REV_31	0x31</span>

<span class="cp">#endif </span><span class="cm">/* __TUSB6010_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
