Flow report for my_first_fpga_top
Fri Oct 10 22:11:57 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Fri Oct 10 22:11:57 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; my_first_fpga_top                          ;
; Top-level Entity Name              ; my_first_fpga_top                          ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 25 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 25 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 25 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 25                                         ;
; Total pins                         ; 6 / 529 ( 1 % )                            ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/10/2014 22:11:31 ;
; Main task         ; Compilation         ;
; Revision Name     ; my_first_fpga_top   ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 88945707518878.141293229125168 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; IP_GENERATED_DEVICE_FAMILY          ; {Cyclone IV E}                 ; --            ; --          ; --             ;
; IP_GENERATED_DEVICE_FAMILY          ; {Cyclone IV E}                 ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; ALTPLL                         ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_MUX                        ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 14.0                           ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 14.0                           ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                              ; --            ; --          ; --             ;
; MISC_FILE                           ; pll_bb.v                       ; --            ; --          ; --             ;
; MISC_FILE                           ; pll.ppf                        ; --            ; --          ; --             ;
; MISC_FILE                           ; counter_bus_mux_bb.v           ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing              ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing              ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                     ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; POST_FIT                       ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 586 MB              ; 00:00:01                           ;
; Partition Merge           ; 00:00:00     ; 1.0                     ; 518 MB              ; 00:00:00                           ;
; Fitter                    ; 00:00:10     ; 1.3                     ; 1380 MB             ; 00:00:14                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 498 MB              ; 00:00:04                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 626 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 454 MB              ; 00:00:01                           ;
; Total                     ; 00:00:17     ; --                      ; --                  ; 00:00:22                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; KAGAN-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Partition Merge           ; KAGAN-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; KAGAN-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; KAGAN-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; KAGAN-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; KAGAN-PC         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off my_first_fpga -c my_first_fpga_top
quartus_cdb --read_settings_files=off --write_settings_files=off my_first_fpga -c my_first_fpga_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off my_first_fpga -c my_first_fpga_top
quartus_asm --read_settings_files=off --write_settings_files=off my_first_fpga -c my_first_fpga_top
quartus_sta my_first_fpga -c my_first_fpga_top
quartus_eda --read_settings_files=off --write_settings_files=off my_first_fpga -c my_first_fpga_top



