<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4157" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4157{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4157{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4157{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4157{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_4157{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4157{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_4157{left:693px;bottom:1059px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t8_4157{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_4157{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_4157{left:70px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_4157{left:70px;bottom:984px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tc_4157{left:70px;bottom:957px;}
#td_4157{left:96px;bottom:961px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#te_4157{left:306px;bottom:961px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_4157{left:96px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4157{left:96px;bottom:927px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_4157{left:70px;bottom:901px;}
#ti_4157{left:96px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#tj_4157{left:70px;bottom:878px;}
#tk_4157{left:96px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_4157{left:96px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_4157{left:96px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_4157{left:96px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_4157{left:256px;bottom:832px;}
#tp_4157{left:271px;bottom:825px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_4157{left:70px;bottom:799px;}
#tr_4157{left:96px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#ts_4157{left:70px;bottom:776px;}
#tt_4157{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tu_4157{left:96px;bottom:762px;letter-spacing:-0.14px;}
#tv_4157{left:70px;bottom:736px;}
#tw_4157{left:96px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#tx_4157{left:70px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_4157{left:70px;bottom:689px;}
#tz_4157{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-1.43px;}
#t10_4157{left:842px;bottom:699px;}
#t11_4157{left:96px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_4157{left:96px;bottom:658px;letter-spacing:-0.15px;}
#t13_4157{left:70px;bottom:632px;}
#t14_4157{left:96px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_4157{left:96px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_4157{left:96px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_4157{left:96px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_4157{left:70px;bottom:559px;}
#t19_4157{left:96px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1a_4157{left:96px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1b_4157{left:70px;bottom:519px;}
#t1c_4157{left:96px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_4157{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_4157{left:499px;bottom:498px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1f_4157{left:600px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_4157{left:70px;bottom:481px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1h_4157{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1i_4157{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1j_4157{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_4157{left:330px;bottom:447px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1l_4157{left:425px;bottom:447px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1m_4157{left:81px;bottom:415px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1n_4157{left:196px;bottom:415px;letter-spacing:-0.12px;}
#t1o_4157{left:81px;bottom:386px;}
#t1p_4157{left:196px;bottom:386px;letter-spacing:-0.12px;}
#t1q_4157{left:81px;bottom:357px;}
#t1r_4157{left:196px;bottom:357px;letter-spacing:-0.12px;}
#t1s_4157{left:81px;bottom:328px;}
#t1t_4157{left:196px;bottom:328px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4157{left:81px;bottom:299px;letter-spacing:-0.14px;}
#t1v_4157{left:196px;bottom:299px;letter-spacing:-0.12px;}
#t1w_4157{left:81px;bottom:270px;letter-spacing:-0.14px;}
#t1x_4157{left:196px;bottom:270px;letter-spacing:-0.11px;}
#t1y_4157{left:81px;bottom:241px;letter-spacing:-0.13px;}
#t1z_4157{left:196px;bottom:241px;letter-spacing:-0.11px;}
#t20_4157{left:81px;bottom:212px;letter-spacing:-0.14px;}
#t21_4157{left:196px;bottom:212px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_4157{left:81px;bottom:183px;letter-spacing:-0.12px;}
#t23_4157{left:196px;bottom:183px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_4157{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4157{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4157{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4157{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4157{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4157{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4157{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4157{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4157{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_4157{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4157" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4157Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4157" style="-webkit-user-select: none;"><object width="935" height="1210" data="4157/4157.svg" type="image/svg+xml" id="pdf4157" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4157" class="t s1_4157">Vol. 3C </span><span id="t2_4157" class="t s1_4157">32-25 </span>
<span id="t3_4157" class="t s2_4157">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4157" class="t s3_4157">32.15.5 </span><span id="t5_4157" class="t s3_4157">Enabling the Dual-Monitor Treatment </span>
<span id="t6_4157" class="t s4_4157">Code and data for the SMM-transfer monitor (STM) reside in a region of SMRAM called the </span><span id="t7_4157" class="t s5_4157">monitor segment </span>
<span id="t8_4157" class="t s4_4157">(MSEG). Code running in SMM determines the location of MSEG and establishes its content. This code is also </span>
<span id="t9_4157" class="t s4_4157">responsible for enabling the dual-monitor treatment. </span>
<span id="ta_4157" class="t s4_4157">SMM code enables the dual-monitor treatment and specifies the location of MSEG by writing to the </span>
<span id="tb_4157" class="t s4_4157">IA32_SMM_MONITOR_CTL MSR (index 9BH). The MSR has the following format: </span>
<span id="tc_4157" class="t s6_4157">• </span><span id="td_4157" class="t s4_4157">Bit 0 is the register’s valid bit. </span><span id="te_4157" class="t s4_4157">The STM may be invoked using VMCALL only if this bit is 1. Because VMCALL is </span>
<span id="tf_4157" class="t s4_4157">used to activate the dual-monitor treatment (see Section 32.15.6), the dual-monitor treatment cannot be </span>
<span id="tg_4157" class="t s4_4157">activated if the bit is 0. This bit is cleared when the logical processor is reset. </span>
<span id="th_4157" class="t s6_4157">• </span><span id="ti_4157" class="t s4_4157">Bit 1 is reserved. </span>
<span id="tj_4157" class="t s6_4157">• </span><span id="tk_4157" class="t s4_4157">Bit 2 determines whether executions of VMXOFF unblock SMIs under the default treatment of SMIs and SMM. </span>
<span id="tl_4157" class="t s4_4157">Executions of VMXOFF unblock SMIs unless bit 2 is 1 (the value of bit 0 is irrelevant). See Section 32.14.4. </span>
<span id="tm_4157" class="t s4_4157">Certain leaf functions of the GETSEC instruction clear this bit (see Chapter 7, “Safer Mode Extensions </span>
<span id="tn_4157" class="t s4_4157">Reference,” in the Intel </span>
<span id="to_4157" class="t s7_4157">® </span>
<span id="tp_4157" class="t s4_4157">64 and IA-32 Architectures Software Developer’s Manual, Volume 2D). </span>
<span id="tq_4157" class="t s6_4157">• </span><span id="tr_4157" class="t s4_4157">Bits 11:3 are reserved. </span>
<span id="ts_4157" class="t s6_4157">• </span><span id="tt_4157" class="t s4_4157">Bits 31:12 contain a value that, when shifted left 12 bits, is the physical address of MSEG (the MSEG base </span>
<span id="tu_4157" class="t s4_4157">address). </span>
<span id="tv_4157" class="t s6_4157">• </span><span id="tw_4157" class="t s4_4157">Bits 63:32 are reserved. </span>
<span id="tx_4157" class="t s4_4157">The following items detail use of this MSR: </span>
<span id="ty_4157" class="t s6_4157">• </span><span id="tz_4157" class="t s4_4157">The IA32_SMM_MONITOR_CTL MSR is supported only on processors that support the dual-monitor treatment. </span>
<span id="t10_4157" class="t s7_4157">1 </span>
<span id="t11_4157" class="t s4_4157">On other processors, accesses to the MSR using RDMSR or WRMSR generate a general-protection fault </span>
<span id="t12_4157" class="t s4_4157">(#GP(0)). </span>
<span id="t13_4157" class="t s6_4157">• </span><span id="t14_4157" class="t s4_4157">A write to the IA32_SMM_MONITOR_CTL MSR using WRMSR generates a general-protection fault (#GP(0)) if </span>
<span id="t15_4157" class="t s4_4157">executed outside of SMM or if an attempt is made to set any reserved bit. An attempt to write to the </span>
<span id="t16_4157" class="t s4_4157">IA32_SMM_MONITOR_CTL MSR fails if made as part of a VM exit that does not end in SMM or part of a </span>
<span id="t17_4157" class="t s4_4157">VM entry that does not begin in SMM. </span>
<span id="t18_4157" class="t s6_4157">• </span><span id="t19_4157" class="t s4_4157">Reads from the IA32_SMM_MONITOR_CTL MSR using RDMSR are allowed any time RDMSR is allowed. The </span>
<span id="t1a_4157" class="t s4_4157">MSR may be read as part of any VM exit. </span>
<span id="t1b_4157" class="t s6_4157">• </span><span id="t1c_4157" class="t s4_4157">The dual-monitor treatment can be activated only if the valid bit in the MSR is set to 1. </span>
<span id="t1d_4157" class="t s4_4157">The 32 bytes located at the MSEG base address are called the </span><span id="t1e_4157" class="t s5_4157">MSEG header</span><span id="t1f_4157" class="t s4_4157">. The format of the MSEG header is </span>
<span id="t1g_4157" class="t s4_4157">given in Table 32-10 (each field is 32 bits). </span>
<span id="t1h_4157" class="t s8_4157">1. </span><span id="t1i_4157" class="t s8_4157">Software should consult the VMX capability MSR IA32_VMX_BASIC (see Appendix A.1) to determine whether the dual-monitor </span>
<span id="t1j_4157" class="t s8_4157">treatment is supported. </span>
<span id="t1k_4157" class="t s9_4157">Table 32-10. </span><span id="t1l_4157" class="t s9_4157">Format of MSEG Header </span>
<span id="t1m_4157" class="t sa_4157">Byte Offset </span><span id="t1n_4157" class="t sa_4157">Field </span>
<span id="t1o_4157" class="t s8_4157">0 </span><span id="t1p_4157" class="t s8_4157">MSEG-header revision identifier </span>
<span id="t1q_4157" class="t s8_4157">4 </span><span id="t1r_4157" class="t s8_4157">SMM-transfer monitor features </span>
<span id="t1s_4157" class="t s8_4157">8 </span><span id="t1t_4157" class="t s8_4157">GDTR limit </span>
<span id="t1u_4157" class="t s8_4157">12 </span><span id="t1v_4157" class="t s8_4157">GDTR base offset </span>
<span id="t1w_4157" class="t s8_4157">16 </span><span id="t1x_4157" class="t s8_4157">CS selector </span>
<span id="t1y_4157" class="t s8_4157">20 </span><span id="t1z_4157" class="t s8_4157">EIP offset </span>
<span id="t20_4157" class="t s8_4157">24 </span><span id="t21_4157" class="t s8_4157">ESP offset </span>
<span id="t22_4157" class="t s8_4157">28 </span><span id="t23_4157" class="t s8_4157">CR3 offset </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
