--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
top_level.twr -v 30 -l 30 top_level_routed.ncd top_level.pcf

Design file:              top_level_routed.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20.833 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5585 paths analyzed, 1279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.483ns.
--------------------------------------------------------------------------------
Slack:                  15.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.B4      net (fanout=31)       2.201   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_5_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_5
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (1.231ns logic, 4.136ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.A4      net (fanout=31)       2.147   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_4_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.231ns logic, 4.082ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.D5      net (fanout=31)       2.083   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_7_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_7
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (1.231ns logic, 4.018ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.B4      net (fanout=31)       2.201   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_5_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_5
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.194ns logic, 4.021ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.C5      net (fanout=31)       2.038   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_6_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_6
    -------------------------------------------------  ---------------------------
    Total                                      5.204ns (1.231ns logic, 3.973ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.A4      net (fanout=31)       2.147   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_4_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (1.194ns logic, 3.967ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.B4      net (fanout=31)       1.929   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_1_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.250ns logic, 3.864ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.D5      net (fanout=31)       2.083   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_7_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_7
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (1.194ns logic, 3.903ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.075ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.A4      net (fanout=31)       1.890   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_0_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_0
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (1.250ns logic, 3.825ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X7Y54.D5       net (fanout=4)        0.633   chanAddr_2_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.B4      net (fanout=31)       2.201   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_5_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_5
    -------------------------------------------------  ---------------------------
    Total                                      5.063ns (1.287ns logic, 3.776ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.C5      net (fanout=31)       2.038   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_6_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_6
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.194ns logic, 3.858ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.D5      net (fanout=31)       1.855   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_3_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.250ns logic, 3.790ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_1 to controller_inst/regFile_inst/regFile96_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_1
    SLICE_X7Y54.D3       net (fanout=3)        0.993   chanAddr_1_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.C5      net (fanout=31)       1.839   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_2_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (1.250ns logic, 3.774ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_0_2 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.544 - 0.623)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_0_2 to controller_inst/regFile_inst/regFile96_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   chanAddr_0_3
                                                       comm_fpga_fx2/chanAddr_0_2
    SLICE_X6Y54.D2       net (fanout=1)        0.606   chanAddr_0_2
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.B4      net (fanout=31)       2.201   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_5_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_5
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.177ns logic, 3.842ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X6Y54.D6       net (fanout=4)        0.542   chanAddr_2_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.B4      net (fanout=31)       2.201   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_5_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_5
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (1.233ns logic, 3.778ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X7Y54.D5       net (fanout=4)        0.633   chanAddr_2_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.A4      net (fanout=31)       2.147   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_4_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_4
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.287ns logic, 3.722ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  15.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.B4      net (fanout=31)       1.929   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_1_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.213ns logic, 3.749ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_0_2 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.544 - 0.623)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_0_2 to controller_inst/regFile_inst/regFile96_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   chanAddr_0_3
                                                       comm_fpga_fx2/chanAddr_0_2
    SLICE_X6Y54.D2       net (fanout=1)        0.606   chanAddr_0_2
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.A4      net (fanout=31)       2.147   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_4_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_4
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (1.177ns logic, 3.788ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X6Y54.D6       net (fanout=4)        0.542   chanAddr_2_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.A4      net (fanout=31)       2.147   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_4_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_4
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (1.233ns logic, 3.724ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X7Y54.D5       net (fanout=4)        0.633   chanAddr_2_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.D5      net (fanout=31)       2.083   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_7_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (1.287ns logic, 3.658ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  15.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_5_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.517 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile96_5_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.DQ      Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X11Y54.A2      net (fanout=38)       1.599   comm_fpga_fx2/state_FSM_FFd4
    SLICE_X11Y54.A       Tilo                  0.259   controller_inst/regFile_inst/_n1414_inv
                                                       comm_fpga_fx2/Mmux_h2fValid_out11_2
    SLICE_X8Y54.D3       net (fanout=8)        0.727   Mmux_h2fValid_out111
    SLICE_X8Y54.CMUX     Topdc                 0.368   controller_inst/regFile_inst/regFile96_29[7]
                                                       controller_inst/regFile_inst/_n1450_inv1_F
                                                       controller_inst/regFile_inst/_n1450_inv1
    SLICE_X14Y47.CE      net (fanout=2)        1.247   controller_inst/regFile_inst/_n1450_inv
    SLICE_X14Y47.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile96_5[6]
                                                       controller_inst/regFile_inst/regFile96_5_4
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (1.353ns logic, 3.573ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  15.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.A4      net (fanout=31)       1.890   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_0_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_0
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.213ns logic, 3.710ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_5_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.517 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile96_5_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.DQ      Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X11Y54.A2      net (fanout=38)       1.599   comm_fpga_fx2/state_FSM_FFd4
    SLICE_X11Y54.A       Tilo                  0.259   controller_inst/regFile_inst/_n1414_inv
                                                       comm_fpga_fx2/Mmux_h2fValid_out11_2
    SLICE_X8Y54.D3       net (fanout=8)        0.727   Mmux_h2fValid_out111
    SLICE_X8Y54.CMUX     Topdc                 0.368   controller_inst/regFile_inst/regFile96_29[7]
                                                       controller_inst/regFile_inst/_n1450_inv1_F
                                                       controller_inst/regFile_inst/_n1450_inv1
    SLICE_X14Y47.CE      net (fanout=2)        1.247   controller_inst/regFile_inst/_n1450_inv
    SLICE_X14Y47.CLK     Tceck                 0.314   controller_inst/regFile_inst/regFile96_5[6]
                                                       controller_inst/regFile_inst/regFile96_5_6
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (1.332ns logic, 3.573ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  15.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_0_2 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.544 - 0.623)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_0_2 to controller_inst/regFile_inst/regFile96_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   chanAddr_0_3
                                                       comm_fpga_fx2/chanAddr_0_2
    SLICE_X6Y54.D2       net (fanout=1)        0.606   chanAddr_0_2
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.D5      net (fanout=31)       2.083   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_7_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.177ns logic, 3.724ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X7Y54.D5       net (fanout=4)        0.633   chanAddr_2_1
    SLICE_X7Y54.D        Tilo                  0.259   chanAddr_1_3
                                                       controller_inst/regFile_inst/n015821
    SLICE_X11Y53.C1      net (fanout=19)       0.942   controller_inst/regFile_inst/n01582
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.C5      net (fanout=31)       2.038   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_6_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_6
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.287ns logic, 3.613ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.D5      net (fanout=31)       1.855   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_3_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_3
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.213ns logic, 3.675ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  15.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_5_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.887ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.517 - 0.599)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile96_5_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.DQ      Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X11Y54.A2      net (fanout=38)       1.599   comm_fpga_fx2/state_FSM_FFd4
    SLICE_X11Y54.A       Tilo                  0.259   controller_inst/regFile_inst/_n1414_inv
                                                       comm_fpga_fx2/Mmux_h2fValid_out11_2
    SLICE_X8Y54.D3       net (fanout=8)        0.727   Mmux_h2fValid_out111
    SLICE_X8Y54.CMUX     Topdc                 0.368   controller_inst/regFile_inst/regFile96_29[7]
                                                       controller_inst/regFile_inst/_n1450_inv1_F
                                                       controller_inst/regFile_inst/_n1450_inv1
    SLICE_X14Y47.CE      net (fanout=2)        1.247   controller_inst/regFile_inst/_n1450_inv
    SLICE_X14Y47.CLK     Tceck                 0.296   controller_inst/regFile_inst/regFile96_5[6]
                                                       controller_inst/regFile_inst/regFile96_5_5
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.314ns logic, 3.573ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.544 - 0.616)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2_1 to controller_inst/regFile_inst/regFile96_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.DQ       Tcko                  0.447   chanAddr_2_1
                                                       comm_fpga_fx2/chanAddr_2_1
    SLICE_X6Y54.D6       net (fanout=4)        0.542   chanAddr_2_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.D5      net (fanout=31)       2.083   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_7_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (1.233ns logic, 3.660ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5_1 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.542 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5_1 to controller_inst/regFile_inst/regFile96_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   chanAddr_5_3
                                                       comm_fpga_fx2/chanAddr_5_1
    SLICE_X6Y54.D4       net (fanout=1)        0.785   chanAddr_5_1
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X10Y35.C5      net (fanout=31)       1.839   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X10Y35.CLK     Tas                   0.341   controller_inst/regFile_inst/regFile96_2[3]
                                                       controller_inst/regFile_inst/regFile96_2_2_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (1.213ns logic, 3.659ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1_2 (FF)
  Destination:          controller_inst/regFile_inst/regFile96_2_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.544 - 0.625)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1_2 to controller_inst/regFile_inst/regFile96_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.BQ       Tcko                  0.391   chanAddr_1_3
                                                       comm_fpga_fx2/chanAddr_1_2
    SLICE_X6Y54.D1       net (fanout=1)        0.444   chanAddr_1_2
    SLICE_X6Y54.D        Tilo                  0.205   chanAddr_5_3
                                                       controller_inst/regFile_inst/GND_27_o_GND_27_o_OR_47_o_SW0
    SLICE_X11Y53.C3      net (fanout=5)        1.035   controller_inst/regFile_inst/N40
    SLICE_X11Y53.C       Tilo                  0.259   controller_inst/regFile_inst/regFile96_4[2]
                                                       controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT111
    SLICE_X11Y34.B4      net (fanout=31)       2.201   controller_inst/regFile_inst/Mmux_GND_27_o_regFile96[5][7]_mux_356_OUT11
    SLICE_X11Y34.CLK     Tas                   0.322   controller_inst/regFile_inst/regFile96_2[7]
                                                       controller_inst/regFile_inst/regFile96_2_5_rstpot
                                                       controller_inst/regFile_inst/regFile96_2_5
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.177ns logic, 3.680ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20.833 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.103ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_8/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_4/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_9/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_5/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_10/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_6/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_11/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/data[7]/SR
  Logical resource: controller_inst/SPI3_inst/data_7/SR
  Location pin: SLICE_X2Y46.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_3[5]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_3_4/SR
  Location pin: SLICE_X2Y54.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_3[5]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_3_5/SR
  Location pin: SLICE_X2Y54.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_3[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_3_6/SR
  Location pin: SLICE_X6Y52.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_3[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_3_7/SR
  Location pin: SLICE_X6Y52.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_3[1]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_3_0/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_3[1]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_3_1/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_2[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_2_0/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_2[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_2_1/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_2[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_2_2/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_2[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_2_3/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_5[6]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_5_4/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_5[6]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_5_5/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_5[6]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_5_6/SR
  Location pin: SLICE_X14Y47.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_30[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_30_4/SR
  Location pin: SLICE_X14Y51.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_30[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_30_5/SR
  Location pin: SLICE_X14Y51.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_30[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_30_6/SR
  Location pin: SLICE_X14Y51.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_30[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_30_7/SR
  Location pin: SLICE_X14Y51.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_37[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_37_4/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_37[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_37_5/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_37[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_37_6/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile96_37[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile96_37_7/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: state[3]_PWR_10_o_Mux_49_o_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    5.483|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5585 paths, 0 nets, and 1357 connections

Design statistics:
   Minimum period:   5.483ns{1}   (Maximum frequency: 182.382MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 21 14:18:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



