#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2009.vpi";
S_000001ba9ebea9f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v000001ba9eb72800_0 .var/2s "all_cnt", 31 0;
v000001ba9eb74230_0 .var/2s "clk_cnt", 31 0;
v000001ba9eb742d0_0 .var/2s "hit_cnt", 31 0;
v000001ba9ebc1920_0 .var/2s "miss_cnt", 31 0;
S_000001ba9ebc1790 .scope module, "test" "test" 3 8;
 .timescale 0 0;
v000001ba9ec8d5f0_0 .net "A1", 14 0, L_000001ba9eb72dc0;  1 drivers
v000001ba9ec8e810_0 .net "A2", 14 0, L_000001ba9eb73290;  1 drivers
RS_000001ba9ebf2538 .resolv tri, v000001ba9ec8de10_0, v000001ba9ec8a6a0_0;
v000001ba9ec8daf0_0 .net8 "C1", 2 0, RS_000001ba9ebf2538;  2 drivers
RS_000001ba9ebf2568 .resolv tri, v000001ba9ec8a740_0, v000001ba9ec8ef90_0;
v000001ba9ec8e270_0 .net8 "C2", 1 0, RS_000001ba9ebf2568;  2 drivers
o000001ba9ebf2598 .functor BUFZ 1, C4<z>; HiZ drive
v000001ba9ec8e8b0_0 .net "C_DUMP", 0 0, o000001ba9ebf2598;  0 drivers
RS_000001ba9ebf25c8 .resolv tri, v000001ba9ec8e1d0_0, v000001ba9ec8ab00_0;
v000001ba9ec8e950_0 .net8 "D1", 15 0, RS_000001ba9ebf25c8;  2 drivers
RS_000001ba9ebf25f8 .resolv tri, v000001ba9ec8a060_0, v000001ba9ec8ed10_0;
v000001ba9ec8db90_0 .net8 "D2", 15 0, RS_000001ba9ebf25f8;  2 drivers
o000001ba9ebf2ec8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ba9ec8dc30_0 .net "M_DUMP", 0 0, o000001ba9ebf2ec8;  0 drivers
o000001ba9ebf2628 .functor BUFZ 1, C4<z>; HiZ drive
v000001ba9ec8eb30_0 .net "RESET", 0 0, o000001ba9ebf2628;  0 drivers
v000001ba9ec8dcd0_0 .var "clk", 0 0;
S_000001ba9ebc19c0 .scope module, "cache" "Cache" 3 26, 4 1 0, S_000001ba9ebc1790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "C_DUMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 15 "A1";
    .port_info 4 /INOUT 3 "C1";
    .port_info 5 /INOUT 16 "D1";
    .port_info 6 /INOUT 2 "C2";
    .port_info 7 /INOUT 16 "D2";
    .port_info 8 /OUTPUT 15 "A2";
L_000001ba9eb73290 .functor BUFZ 15, v000001ba9ec8ae20_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v000001ba9ec2ee60_0 .net "A1", 14 0, L_000001ba9eb72dc0;  alias, 1 drivers
v000001ba9ec2ef00_0 .net "A2", 14 0, L_000001ba9eb73290;  alias, 1 drivers
v000001ba9ec8aa60_0 .net8 "C1", 2 0, RS_000001ba9ebf2538;  alias, 2 drivers
v000001ba9ec8a880_0 .net8 "C2", 1 0, RS_000001ba9ebf2568;  alias, 2 drivers
v000001ba9ec8a920_0 .net "C_DUMP", 0 0, o000001ba9ebf2598;  alias, 0 drivers
v000001ba9ec8a560_0 .net8 "D1", 15 0, RS_000001ba9ebf25c8;  alias, 2 drivers
v000001ba9ec8aec0_0 .net8 "D2", 15 0, RS_000001ba9ebf25f8;  alias, 2 drivers
v000001ba9ec8af60_0 .net "RESET", 0 0, o000001ba9ebf2628;  alias, 0 drivers
v000001ba9ec8ae20_0 .var "address2", 14 0;
v000001ba9ec8a380_0 .net "clk", 0 0, v000001ba9ec8dcd0_0;  1 drivers
v000001ba9ec8a6a0_0 .var "command1", 2 0;
v000001ba9ec8a740_0 .var "command2", 1 0;
v000001ba9ec8a7e0 .array "data", 1023 0, 7 0;
v000001ba9ec8ab00_0 .var "data1", 15 0;
v000001ba9ec8a060_0 .var "data2", 15 0;
v000001ba9ec8a100 .array "last_used", 31 0, 0 0;
v000001ba9ec8a9c0_0 .var/2s "offset", 31 0;
v000001ba9ec8ac40 .array "responded_line", 15 0, 7 0;
v000001ba9ec8aba0_0 .var/2s "set", 31 0;
v000001ba9ec8a1a0_0 .var/2s "tag", 31 0;
v000001ba9ec8a420 .array "tags", 63 0, 9 0;
v000001ba9ec8a600 .array "to_write", 3 0, 7 0;
v000001ba9ec8a240 .array "valid_dirty", 63 0, 1 0;
v000001ba9ec8ad80_0 .var/2s "where", 31 0;
E_000001ba9ebe4020 .event posedge, v000001ba9ec8a380_0;
S_000001ba9ebbb450 .scope task, "ask_for_data" "ask_for_data" 4 146, 4 146 0, S_000001ba9ebc19c0;
 .timescale 0 0;
E_000001ba9ebe4060 .event anyedge, v000001ba9ec8a880_0;
TD_test.cache.ask_for_data ;
    %delay 8, 0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/e;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.2;
    %jmp/0xz  T_0.0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9eb742d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9eb742d0_0, 0, 32;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8ad80_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ebc1920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ebc1920_0, 0, 32;
    %delay 4, 0;
    %fork TD_test.cache.set_address, S_000001ba9ec2e530;
    %join;
    %fork TD_test.cache.reset_busses2, S_000001ba9ec2d860;
    %join;
T_0.3 ;
    %load/vec4 v000001ba9ec8a880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_000001ba9ebe4060;
    %jmp T_0.3;
T_0.4 ;
    %fork TD_test.cache.write_line, S_000001ba9ec2dd60;
    %join;
T_0.1 ;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %delay 2, 0;
    %end;
S_000001ba9ebbb5e0 .scope task, "get16" "get16" 4 123, 4 123 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.get16 ;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %end;
S_000001ba9eb83760 .scope task, "get32" "get32" 4 138, 4 138 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.get32 ;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %delay 2, 0;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %end;
S_000001ba9eb838f0 .scope task, "get8" "get8" 4 112, 4 112 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.get8 ;
    %load/vec4 v000001ba9ec8a560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ba9ec8a600, 4, 0;
    %end;
S_000001ba9eb74790 .scope task, "get_asked_data" "get_asked_data" 4 163, 4 163 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.get_asked_data ;
    %fork TD_test.cache.read_address, S_000001ba9eb74ab0;
    %join;
    %delay 8, 0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/e;
    %jmp/1 T_4.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/e;
    %flag_or 4, 8;
T_4.7;
    %jmp/0xz  T_4.5, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9eb742d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9eb742d0_0, 0, 32;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8ad80_0, 0, 32;
    %jmp T_4.6;
T_4.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ebc1920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ebc1920_0, 0, 32;
    %delay 4, 0;
    %fork TD_test.cache.set_address, S_000001ba9ec2e530;
    %join;
    %fork TD_test.cache.reset_busses2, S_000001ba9ec2d860;
    %join;
T_4.8 ;
    %load/vec4 v000001ba9ec8a880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.9, 6;
    %wait E_000001ba9ebe4060;
    %jmp T_4.8;
T_4.9 ;
    %fork t_1, S_000001ba9eb74920;
    %jmp t_0;
    .scope S_000001ba9eb74920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9eb83a80_0, 0, 32;
T_4.10 ;
    %load/vec4 v000001ba9eb83a80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v000001ba9ec8aec0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ba9eb83a80_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8ac40, 4, 0;
    %load/vec4 v000001ba9ec8aec0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ba9eb83a80_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8ac40, 4, 0;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9eb83a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9eb83a80_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %end;
    .scope S_000001ba9eb74790;
t_0 %join;
    %fork TD_test.cache.write_line, S_000001ba9ec2dd60;
    %join;
T_4.6 ;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %delay 2, 0;
    %end;
S_000001ba9eb74920 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 176, 4 176 0, S_000001ba9eb74790;
 .timescale 0 0;
v000001ba9eb83a80_0 .var/2s "i", 31 0;
S_000001ba9eb74ab0 .scope task, "read_address" "read_address" 4 65, 4 65 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.read_address ;
    %load/vec4 v000001ba9ec2ee60_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v000001ba9ec8a1a0_0, 0, 32;
    %load/vec4 v000001ba9ec2ee60_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v000001ba9ec8aba0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v000001ba9ec2ee60_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v000001ba9ec8a9c0_0, 0, 32;
    %end;
S_000001ba9ec2d3b0 .scope task, "reset" "reset" 4 45, 4 45 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.reset ;
    %fork t_3, S_000001ba9ec2d540;
    %jmp t_2;
    .scope S_000001ba9ec2d540;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9eb83b20_0, 0, 32;
T_6.12 ;
    %load/vec4 v000001ba9eb83b20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.13, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001ba9eb83b20_0;
    %store/vec4a v000001ba9ec8a240, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9eb83b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9eb83b20_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %end;
    .scope S_000001ba9ec2d3b0;
t_2 %join;
    %end;
S_000001ba9ec2d540 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 46, 4 46 0, S_000001ba9ec2d3b0;
 .timescale 0 0;
v000001ba9eb83b20_0 .var/2s "i", 31 0;
S_000001ba9ec2d6d0 .scope task, "reset_busses1" "reset_busses1" 4 59, 4 59 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.reset_busses1 ;
    %delay 1, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8ab00_0, 0, 16;
    %end;
S_000001ba9ec2d860 .scope task, "reset_busses2" "reset_busses2" 4 52, 4 52 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.reset_busses2 ;
    %delay 1, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000001ba9ec8a740_0, 0, 2;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000001ba9ec8ae20_0, 0, 15;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8a060_0, 0, 16;
    %end;
S_000001ba9ec2d9f0 .scope task, "send16" "send16" 4 84, 4 84 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.send16 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %delay 1, 0;
    %end;
S_000001ba9ec2db80 .scope task, "send32" "send32" 4 93, 4 93 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.send32 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %delay 2, 0;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 3, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %delay 1, 0;
    %end;
S_000001ba9ec2e3a0 .scope task, "send8" "send8" 4 76, 4 76 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.send8 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %load/vec4 v000001ba9ec8ad80_0;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ab00_0, 4, 8;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %delay 1, 0;
    %end;
S_000001ba9ec2e210 .scope task, "send_nop" "send_nop" 4 225, 4 225 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.send_nop ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %end;
S_000001ba9ec2e530 .scope task, "set_address" "set_address" 4 187, 4 187 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.set_address ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ba9ec8a740_0, 0, 2;
    %load/vec4 v000001ba9ec8a1a0_0;
    %pad/s 10;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ae20_0, 4, 10;
    %load/vec4 v000001ba9ec8aba0_0;
    %pad/s 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ae20_0, 4, 5;
    %delay 1, 0;
    %end;
S_000001ba9ec2e6c0 .scope task, "write16" "write16" 4 116, 4 116 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.write16 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a240, 4, 0;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %end;
S_000001ba9ec2eb70 .scope task, "write32" "write32" 4 128, 4 128 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.write32 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %delay 2, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %addi 3, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a240, 4, 0;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %end;
S_000001ba9ec2e080 .scope task, "write8" "write8" 4 106, 4 106 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.write8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba9ec8a600, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec8a9c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a240, 4, 0;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %end;
S_000001ba9ec2dd60 .scope task, "write_line" "write_line" 4 195, 4 195 0, S_000001ba9ebc19c0;
 .timescale 0 0;
TD_test.cache.write_line ;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a240, 4;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_17.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a240, 4;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_17.16;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a240, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8ad80_0, 0, 32;
    %jmp T_17.15;
T_17.14 ;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %load/vec4a v000001ba9ec8a100, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8ad80_0, 0, 32;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a240, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_17.17, 4;
    %delay 1, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ba9ec8a740_0, 0, 2;
    %load/vec4 v000001ba9ec8a1a0_0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v000001ba9ec8aba0_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %pad/s 15;
    %store/vec4 v000001ba9ec8ae20_0, 0, 15;
    %fork t_5, S_000001ba9ec2e850;
    %jmp t_4;
    .scope S_000001ba9ec2e850;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec2ed20_0, 0, 32;
T_17.19 ;
    %load/vec4 v000001ba9ec2ed20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.20, 5;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec2ed20_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8a060_0, 4, 8;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec2ed20_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a7e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8a060_0, 4, 8;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec2ed20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec2ed20_0, 0, 32;
    %jmp T_17.19;
T_17.20 ;
    %end;
    .scope S_000001ba9ec2dd60;
t_4 %join;
    %delay 1, 0;
    %fork TD_test.cache.reset_busses2, S_000001ba9ec2d860;
    %join;
T_17.21 ;
    %load/vec4 v000001ba9ec8a880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.22, 6;
    %wait E_000001ba9ebe4060;
    %jmp T_17.21;
T_17.22 ;
T_17.17 ;
T_17.15 ;
    %load/vec4 v000001ba9ec8a1a0_0;
    %pad/s 10;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a420, 4, 0;
    %fork t_7, S_000001ba9ec2e9e0;
    %jmp t_6;
    .scope S_000001ba9ec2e9e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec2edc0_0, 0, 32;
T_17.23 ;
    %load/vec4 v000001ba9ec2edc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.24, 5;
    %ix/getv/s 4, v000001ba9ec2edc0_0;
    %load/vec4a v000001ba9ec8ac40, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000001ba9ec2edc0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a7e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec2edc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec2edc0_0, 0, 32;
    %jmp T_17.23;
T_17.24 ;
    %end;
    .scope S_000001ba9ec2dd60;
t_6 %join;
    %load/vec4 v000001ba9ec8ad80_0;
    %pad/s 1;
    %ix/getv/s 4, v000001ba9ec8aba0_0;
    %store/vec4a v000001ba9ec8a100, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a240, 4, 0;
    %end;
S_000001ba9ec2e850 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 206, 4 206 0, S_000001ba9ec2dd60;
 .timescale 0 0;
v000001ba9ec2ed20_0 .var/2s "i", 31 0;
S_000001ba9ec2e9e0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 218, 4 218 0, S_000001ba9ec2dd60;
 .timescale 0 0;
v000001ba9ec2edc0_0 .var/2s "i", 31 0;
S_000001ba9ec2def0 .scope module, "cpu" "CPU" 3 24, 5 43 0, S_000001ba9ebc1790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 16 "D1";
    .port_info 2 /INOUT 3 "C1";
    .port_info 3 /OUTPUT 15 "A1";
L_000001ba9eb72dc0 .functor BUFZ 15, v000001ba9ec8d230_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v000001ba9ec8ebd0_0 .net "A1", 14 0, L_000001ba9eb72dc0;  alias, 1 drivers
v000001ba9ec8e9f0_0 .net8 "C1", 2 0, RS_000001ba9ebf2538;  alias, 2 drivers
v000001ba9ec8d910_0 .net8 "D1", 15 0, RS_000001ba9ebf25c8;  alias, 2 drivers
v000001ba9ec8d870_0 .var/2s "a_begin_mem", 31 0;
v000001ba9ec8d230_0 .var "address1", 14 0;
v000001ba9ec8f030_0 .var/2s "b_begin_mem", 31 0;
v000001ba9ec8d2d0_0 .var/2s "c_begin_mem", 31 0;
v000001ba9ec8df50_0 .net "clk", 0 0, v000001ba9ec8dcd0_0;  alias, 1 drivers
v000001ba9ec8d190_0 .var/2s "cnt", 31 0;
v000001ba9ec8de10_0 .var "command1", 2 0;
v000001ba9ec8e1d0_0 .var "data1", 15 0;
v000001ba9ec8d370_0 .var/2s "pa", 31 0;
v000001ba9ec8ec70_0 .var/2s "pb", 31 0;
v000001ba9ec8dff0_0 .var/2s "pc", 31 0;
S_000001ba9ec8b630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 114, 5 114 0, S_000001ba9ec2def0;
 .timescale 0 0;
v000001ba9ec8ace0_0 .var/2s "y", 31 0;
S_000001ba9ec8c8f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 115, 5 115 0, S_000001ba9ec8b630;
 .timescale 0 0;
v000001ba9ec8a4c0_0 .var/2s "x", 31 0;
S_000001ba9ec8c760 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 117, 5 117 0, S_000001ba9ec8c8f0;
 .timescale 0 0;
v000001ba9ec8a2e0_0 .var/2s "k", 31 0;
S_000001ba9ec8b180 .scope task, "pa_k" "pa_k" 5 76, 5 76 0, S_000001ba9ec2def0;
 .timescale 0 0;
v000001ba9ec8d7d0_0 .var/2s "k", 31 0;
v000001ba9ec8d690_0 .var/2s "pa_p", 31 0;
E_000001ba9ebe43a0 .event anyedge, v000001ba9ec8aa60_0;
TD_test.cpu.pa_k ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ba9ec8de10_0, 0, 3;
    %load/vec4 v000001ba9ec8d690_0;
    %load/vec4 v000001ba9ec8d7d0_0;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %delay 2, 0;
    %load/vec4 v000001ba9ec8d690_0;
    %load/vec4 v000001ba9ec8d7d0_0;
    %add;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %delay 1, 0;
    %fork TD_test.cpu.reset_busses, S_000001ba9ec8b4a0;
    %join;
T_18.25 ;
    %load/vec4 v000001ba9ec8e9f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.26, 6;
    %wait E_000001ba9ebe43a0;
    %jmp T_18.25;
T_18.26 ;
    %delay 1, 0;
    %end;
S_000001ba9ec8b7c0 .scope task, "pb_x" "pb_x" 5 88, 5 88 0, S_000001ba9ec2def0;
 .timescale 0 0;
v000001ba9ec8d4b0_0 .var/2s "pb_p", 31 0;
v000001ba9ec8e4f0_0 .var/2s "x", 31 0;
TD_test.cpu.pb_x ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ba9ec8de10_0, 0, 3;
    %load/vec4 v000001ba9ec8d4b0_0;
    %load/vec4 v000001ba9ec8e4f0_0;
    %muli 2, 0, 32;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %delay 2, 0;
    %load/vec4 v000001ba9ec8d4b0_0;
    %load/vec4 v000001ba9ec8e4f0_0;
    %muli 2, 0, 32;
    %add;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %delay 1, 0;
    %fork TD_test.cpu.reset_busses, S_000001ba9ec8b4a0;
    %join;
T_19.27 ;
    %load/vec4 v000001ba9ec8e9f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_19.28, 6;
    %wait E_000001ba9ebe43a0;
    %jmp T_19.27;
T_19.28 ;
    %delay 1, 0;
    %end;
S_000001ba9ec8cc10 .scope task, "pc_x" "pc_x" 5 100, 5 100 0, S_000001ba9ec2def0;
 .timescale 0 0;
v000001ba9ec8e770_0 .var/2s "pc_p", 31 0;
v000001ba9ec8d730_0 .var/2s "x", 31 0;
TD_test.cpu.pc_x ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ba9ec8de10_0, 0, 3;
    %load/vec4 v000001ba9ec8e770_0;
    %load/vec4 v000001ba9ec8d730_0;
    %muli 4, 0, 32;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %delay 2, 0;
    %load/vec4 v000001ba9ec8e770_0;
    %load/vec4 v000001ba9ec8d730_0;
    %muli 4, 0, 32;
    %add;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %delay 1, 0;
    %fork TD_test.cpu.reset_busses, S_000001ba9ec8b4a0;
    %join;
T_20.29 ;
    %load/vec4 v000001ba9ec8e9f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.30, 6;
    %wait E_000001ba9ebe43a0;
    %jmp T_20.29;
T_20.30 ;
    %delay 3, 0;
    %end;
S_000001ba9ec8b4a0 .scope task, "reset_busses" "reset_busses" 5 68, 5 68 0, S_000001ba9ec2def0;
 .timescale 0 0;
TD_test.cpu.reset_busses ;
    %delay 1, 0;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000001ba9ec8de10_0, 0, 3;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8e1d0_0, 0, 16;
    %delay 1, 0;
    %end;
S_000001ba9ec8b950 .scope module, "mem_ctr" "MemCTR" 3 29, 6 1 0, S_000001ba9ebc1790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "A2";
    .port_info 2 /INPUT 1 "M_DUMP";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INOUT 16 "D2";
    .port_info 5 /INOUT 2 "C2";
v000001ba9ec8d9b0_0 .net "A2", 14 0, L_000001ba9eb73290;  alias, 1 drivers
v000001ba9ec8e450_0 .net8 "C2", 1 0, RS_000001ba9ebf2568;  alias, 2 drivers
v000001ba9ec8d410_0 .net8 "D2", 15 0, RS_000001ba9ebf25f8;  alias, 2 drivers
v000001ba9ec8e310_0 .net "M_DUMP", 0 0, o000001ba9ebf2ec8;  alias, 0 drivers
v000001ba9ec8da50_0 .net "RESET", 0 0, o000001ba9ebf2628;  alias, 0 drivers
v000001ba9ec8d550_0 .var/2s "SEED", 31 0;
v000001ba9ec8e630_0 .var/2s "address", 31 0;
v000001ba9ec8ea90_0 .net "clk", 0 0, v000001ba9ec8dcd0_0;  alias, 1 drivers
v000001ba9ec8ef90_0 .var "command2", 1 0;
v000001ba9ec8ed10_0 .var "data2", 15 0;
v000001ba9ec8e090 .array "mem", 524287 0, 7 0;
S_000001ba9ec8cda0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 6 52, 6 52 0, S_000001ba9ec8b950;
 .timescale 0 0;
v000001ba9ec8e3b0_0 .var/2s "i", 31 0;
S_000001ba9ec8bf90 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 6 67, 6 67 0, S_000001ba9ec8b950;
 .timescale 0 0;
v000001ba9ec8deb0_0 .var/2s "i", 31 0;
S_000001ba9ec8bae0 .scope task, "reset" "reset" 6 22, 6 22 0, S_000001ba9ec8b950;
 .timescale 0 0;
TD_test.mem_ctr.reset ;
    %pushi/vec4 225526, 0, 32;
    %store/vec4 v000001ba9ec8d550_0, 0, 32;
    %fork t_9, S_000001ba9ec8cf30;
    %jmp t_8;
    .scope S_000001ba9ec8cf30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8e6d0_0, 0, 32;
T_22.31 ;
    %load/vec4 v000001ba9ec8e6d0_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_22.32, 5;
    %vpi_func 6 25 "$random" 32, v000001ba9ec8d550_0 {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 8;
    %ix/getv/s 4, v000001ba9ec8e6d0_0;
    %store/vec4a v000001ba9ec8e090, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8e6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ba9ec8e6d0_0, 0, 32;
    %jmp T_22.31;
T_22.32 ;
    %end;
    .scope S_000001ba9ec8bae0;
t_8 %join;
    %end;
S_000001ba9ec8cf30 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 6 24, 6 24 0, S_000001ba9ec8bae0;
 .timescale 0 0;
v000001ba9ec8e6d0_0 .var/i "i", 31 0;
    .scope S_000001ba9ec2def0;
T_23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ba9ec8de10_0, 0, 3;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000001ba9ec8d230_0, 0, 15;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8e1d0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8d190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8d870_0, 0, 32;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v000001ba9ec8f030_0, 0, 32;
    %pushi/vec4 3840, 0, 32;
    %load/vec4 v000001ba9ec8f030_0;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8d2d0_0, 0, 32;
    %load/vec4 v000001ba9ec8d870_0;
    %store/vec4 v000001ba9ec8d370_0, 0, 32;
    %load/vec4 v000001ba9ec8f030_0;
    %store/vec4 v000001ba9ec8ec70_0, 0, 32;
    %load/vec4 v000001ba9ec8d2d0_0;
    %store/vec4 v000001ba9ec8dff0_0, 0, 32;
    %end;
    .thread T_23, $init;
    .scope S_000001ba9ec2def0;
T_24 ;
    %fork t_11, S_000001ba9ec8b630;
    %jmp t_10;
    .scope S_000001ba9ec8b630;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8ace0_0, 0, 32;
T_24.0 ;
    %load/vec4 v000001ba9ec8ace0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_24.1, 5;
    %fork t_13, S_000001ba9ec8c8f0;
    %jmp t_12;
    .scope S_000001ba9ec8c8f0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8a4c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v000001ba9ec8a4c0_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_24.3, 5;
    %load/vec4 v000001ba9ec8f030_0;
    %store/vec4 v000001ba9ec8ec70_0, 0, 32;
    %fork t_15, S_000001ba9ec8c760;
    %jmp t_14;
    .scope S_000001ba9ec8c760;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8a2e0_0, 0, 32;
T_24.4 ;
    %load/vec4 v000001ba9ec8a2e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v000001ba9ec8d370_0;
    %store/vec4 v000001ba9ec8d690_0, 0, 32;
    %load/vec4 v000001ba9ec8a2e0_0;
    %store/vec4 v000001ba9ec8d7d0_0, 0, 32;
    %fork TD_test.cpu.pa_k, S_000001ba9ec8b180;
    %join;
    %load/vec4 v000001ba9ec8ec70_0;
    %store/vec4 v000001ba9ec8d4b0_0, 0, 32;
    %load/vec4 v000001ba9ec8a4c0_0;
    %store/vec4 v000001ba9ec8e4f0_0, 0, 32;
    %fork TD_test.cpu.pb_x, S_000001ba9ec8b7c0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8ec70_0;
    %pushi/vec4 120, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8ec70_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8a2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8a2e0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %end;
    .scope S_000001ba9ec8c8f0;
t_14 %join;
    %load/vec4 v000001ba9ec8dff0_0;
    %store/vec4 v000001ba9ec8e770_0, 0, 32;
    %load/vec4 v000001ba9ec8a4c0_0;
    %store/vec4 v000001ba9ec8d730_0, 0, 32;
    %fork TD_test.cpu.pc_x, S_000001ba9ec8cc10;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8a4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8a4c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_000001ba9ec8b630;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8d370_0;
    %pushi/vec4 32, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8d370_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8dff0_0;
    %pushi/vec4 240, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8dff0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8ace0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8ace0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_000001ba9ec2def0;
t_10 %join;
    %vpi_call/w 5 128 "$display", "misses: %d", v000001ba9ebc1920_0 {0 0 0};
    %vpi_call/w 5 129 "$display", "hits: %d", v000001ba9eb742d0_0 {0 0 0};
    %vpi_call/w 5 130 "$display", "clocks %d", v000001ba9eb74230_0 {0 0 0};
    %vpi_call/w 5 131 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001ba9ec2def0;
T_25 ;
    %wait E_000001ba9ebe4020;
    %load/vec4 v000001ba9ec8e9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %jmp T_25.2;
T_25.1 ;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25;
    .scope S_000001ba9ebc19c0;
T_26 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000001ba9ec8a6a0_0, 0, 3;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000001ba9ec8a740_0, 0, 2;
    %pushi/vec4 0, 32767, 15;
    %store/vec4 v000001ba9ec8ae20_0, 0, 15;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8ab00_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8a060_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8ad80_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_000001ba9ebc19c0;
T_27 ;
    %fork TD_test.cache.reset, S_000001ba9ec2d3b0;
    %join;
    %end;
    .thread T_27;
    .scope S_000001ba9ebc19c0;
T_28 ;
    %wait E_000001ba9ebe4020;
    %load/vec4 v000001ba9ec8af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork TD_test.cache.reset, S_000001ba9ec2d3b0;
    %join;
T_28.0 ;
    %load/vec4 v000001ba9ec8a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %vpi_call/w 4 240 "$dumpfile", "cache_dump.vcd" {0 0 0};
    %vpi_call/w 4 241 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001ba9ebc19c0 {0 0 0};
T_28.2 ;
    %load/vec4 v000001ba9ec8aa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %jmp T_28.12;
T_28.4 ;
    %jmp T_28.12;
T_28.5 ;
    %fork TD_test.cache.get_asked_data, S_000001ba9eb74790;
    %join;
    %fork TD_test.cache.send8, S_000001ba9ec2e3a0;
    %join;
    %fork TD_test.cache.reset_busses1, S_000001ba9ec2d6d0;
    %join;
    %jmp T_28.12;
T_28.6 ;
    %fork TD_test.cache.get_asked_data, S_000001ba9eb74790;
    %join;
    %fork TD_test.cache.send16, S_000001ba9ec2d9f0;
    %join;
    %fork TD_test.cache.reset_busses1, S_000001ba9ec2d6d0;
    %join;
    %jmp T_28.12;
T_28.7 ;
    %fork TD_test.cache.get_asked_data, S_000001ba9eb74790;
    %join;
    %fork TD_test.cache.send32, S_000001ba9ec2db80;
    %join;
    %fork TD_test.cache.reset_busses1, S_000001ba9ec2d6d0;
    %join;
    %jmp T_28.12;
T_28.8 ;
    %load/vec4 v000001ba9ec2ee60_0;
    %pad/u 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v000001ba9ec8a1a0_0, 0, 32;
    %load/vec4 v000001ba9ec2ee60_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cast2;
    %store/vec4 v000001ba9ec8aba0_0, 0, 32;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/e;
    %jmp/1 T_28.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/e;
    %flag_or 4, 8;
T_28.15;
    %jmp/0xz  T_28.13, 4;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8a420, 4;
    %pad/u 32;
    %load/vec4 v000001ba9ec8a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8ad80_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001ba9ec8aba0_0;
    %muli 2, 0, 32;
    %load/vec4 v000001ba9ec8ad80_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ba9ec8a240, 4, 0;
T_28.13 ;
    %jmp T_28.12;
T_28.9 ;
    %fork TD_test.cache.read_address, S_000001ba9eb74ab0;
    %join;
    %fork TD_test.cache.get8, S_000001ba9eb838f0;
    %join;
    %fork TD_test.cache.ask_for_data, S_000001ba9ebbb450;
    %join;
    %fork TD_test.cache.write8, S_000001ba9ec2e080;
    %join;
    %fork TD_test.cache.send_nop, S_000001ba9ec2e210;
    %join;
    %jmp T_28.12;
T_28.10 ;
    %fork TD_test.cache.read_address, S_000001ba9eb74ab0;
    %join;
    %fork TD_test.cache.get16, S_000001ba9ebbb5e0;
    %join;
    %fork TD_test.cache.ask_for_data, S_000001ba9ebbb450;
    %join;
    %fork TD_test.cache.write16, S_000001ba9ec2e6c0;
    %join;
    %fork TD_test.cache.send_nop, S_000001ba9ec2e210;
    %join;
    %jmp T_28.12;
T_28.11 ;
    %fork TD_test.cache.read_address, S_000001ba9eb74ab0;
    %join;
    %fork TD_test.cache.get32, S_000001ba9eb83760;
    %join;
    %fork TD_test.cache.ask_for_data, S_000001ba9ebbb450;
    %join;
    %fork TD_test.cache.write32, S_000001ba9ec2eb70;
    %join;
    %fork TD_test.cache.send_nop, S_000001ba9ec2e210;
    %join;
    %jmp T_28.12;
T_28.12 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_000001ba9ec8b950;
T_29 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8ed10_0, 0, 16;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000001ba9ec8ef90_0, 0, 2;
    %end;
    .thread T_29, $init;
    .scope S_000001ba9ec8b950;
T_30 ;
    %fork TD_test.mem_ctr.reset, S_000001ba9ec8bae0;
    %join;
    %end;
    .thread T_30;
    .scope S_000001ba9ec8b950;
T_31 ;
    %wait E_000001ba9ebe4020;
    %load/vec4 v000001ba9ec8da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %fork TD_test.mem_ctr.reset, S_000001ba9ec8bae0;
    %join;
T_31.0 ;
    %load/vec4 v000001ba9ec8e310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %vpi_call/w 6 37 "$dumpfile", "mem_dump.vcd" {0 0 0};
    %vpi_call/w 6 38 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001ba9ec8b950 {0 0 0};
T_31.2 ;
    %load/vec4 v000001ba9ec8e450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %jmp T_31.7;
T_31.4 ;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v000001ba9ec8d9b0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8e630_0, 0, 32;
    %delay 200, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ba9ec8ef90_0, 0, 2;
    %fork t_17, S_000001ba9ec8cda0;
    %jmp t_16;
    .scope S_000001ba9ec8cda0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8e3b0_0, 0, 32;
T_31.8 ;
    %load/vec4 v000001ba9ec8e3b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.9, 5;
    %load/vec4 v000001ba9ec8e630_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ba9ec8e3b0_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4 5;
    %shiftl 5;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8e090, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ed10_0, 4, 8;
    %load/vec4 v000001ba9ec8e630_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ba9ec8e3b0_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 5;
    %shiftl 5;
    %ix/vec4/s 4;
    %load/vec4a v000001ba9ec8e090, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ba9ec8ed10_0, 4, 8;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8e3b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8e3b0_0, 0, 32;
    %jmp T_31.8;
T_31.9 ;
    %end;
    .scope S_000001ba9ec8b950;
t_16 %join;
    %delay 2, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000001ba9ec8ef90_0, 0, 2;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001ba9ec8ed10_0, 0, 16;
    %delay 1, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v000001ba9ec8d9b0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001ba9ec8e630_0, 0, 32;
    %fork t_19, S_000001ba9ec8bf90;
    %jmp t_18;
    .scope S_000001ba9ec8bf90;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba9ec8deb0_0, 0, 32;
T_31.10 ;
    %load/vec4 v000001ba9ec8deb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.11, 5;
    %load/vec4 v000001ba9ec8d410_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ba9ec8d9b0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ba9ec8deb0_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4 5;
    %shiftl 5;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000001ba9ec8e090, 4, 0;
    %load/vec4 v000001ba9ec8d410_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ba9ec8d9b0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ba9ec8deb0_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 5;
    %shiftl 5;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000001ba9ec8e090, 4, 0;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9ec8deb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9ec8deb0_0, 0, 32;
    %jmp T_31.10;
T_31.11 ;
    %end;
    .scope S_000001ba9ec8b950;
t_18 %join;
    %delay 184, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ba9ec8ef90_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v000001ba9ec8ef90_0, 0, 2;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ba9ebc1790;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba9ec8dcd0_0, 0, 1;
    %end;
    .thread T_32, $init;
    .scope S_000001ba9ebc1790;
T_33 ;
    %delay 1, 0;
    %load/vec4 v000001ba9ec8dcd0_0;
    %inv;
    %store/vec4 v000001ba9ec8dcd0_0, 0, 1;
    %load/vec4 v000001ba9ec8dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ba9eb74230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ba9eb74230_0, 0, 32;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./cache_mem.sv";
    "./CPU.sv";
    "./mem_ctr.sv";
