#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 30 20:39:57 2021
# Process ID: 13584
# Current directory: C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.runs/synth_1
# Command line: vivado.exe -log automata.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source automata.tcl
# Log file: C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.runs/synth_1/automata.vds
# Journal file: C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source automata.tcl -notrace
Command: synth_design -top automata -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 363.441 ; gain = 102.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'automata' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/automata.vhd:15]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/control.vhd:4' bound to instance 'c_control' of component 'control' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/automata.vhd:21]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/control.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/control.vhd:11]
INFO: [Synth 8-3491] module 'arreglo' declared at 'C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/arreglo.vhd:4' bound to instance 'c_arreglo' of component 'arreglo' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/automata.vhd:34]
INFO: [Synth 8-638] synthesizing module 'arreglo' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/arreglo.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'arreglo' (2#1) [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/arreglo.vhd:12]
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/contador.vhd:6' bound to instance 'c_contador' of component 'contador' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/automata.vhd:43]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/contador.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'contador' (3#1) [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/contador.vhd:13]
INFO: [Synth 8-3491] module 'decodificador' declared at 'C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:4' bound to instance 'c_decodificador' of component 'decodificador' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/automata.vhd:51]
INFO: [Synth 8-638] synthesizing module 'decodificador' [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:11]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:15]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:16]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:17]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:18]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'decodificador' (4#1) [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/decodificador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'automata' (5#1) [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.srcs/sources_1/new/automata.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 420.078 ; gain = 158.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 420.078 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 420.078 ; gain = 158.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Nexys4DDR_LabRemoto.xdc]
Finished Parsing XDC File [C:/Users/yosaf/Desktop/Sexto/Arquitectura/Nexys4DDR_LabRemoto.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 736.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 736.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 737.629 ; gain = 1.285
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 737.629 ; gain = 476.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 737.629 ; gain = 476.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 737.629 ; gain = 476.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'control'
INFO: [Synth 8-5544] ROM "EC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EA" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LB" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NUM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              001 |                               00
                      e1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 737.629 ; gain = 476.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module automata 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module arreglo 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module decodificador 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (c_control/FSM_onehot_actual_reg[2]) is unused and will be removed from module automata.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 737.629 ; gain = 476.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 754.508 ; gain = 493.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 754.508 ; gain = 493.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |    10|
|5     |LUT6 |     1|
|6     |FDCE |    10|
|7     |FDPE |     1|
|8     |IBUF |    12|
|9     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    56|
|2     |  c_arreglo |arreglo |    12|
|3     |  c_control |control |    15|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 774.238 ; gain = 195.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 774.238 ; gain = 512.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 776.332 ; gain = 526.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yosaf/Desktop/Sexto/Arquitectura/Practica9/practica9/practica9.runs/synth_1/automata.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file automata_utilization_synth.rpt -pb automata_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 30 20:40:36 2021...
