<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003662A1-20030102-D00000.TIF SYSTEM "US20030003662A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00001.TIF SYSTEM "US20030003662A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00002.TIF SYSTEM "US20030003662A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00003.TIF SYSTEM "US20030003662A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00004.TIF SYSTEM "US20030003662A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00005.TIF SYSTEM "US20030003662A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00006.TIF SYSTEM "US20030003662A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00007.TIF SYSTEM "US20030003662A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00008.TIF SYSTEM "US20030003662A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00009.TIF SYSTEM "US20030003662A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00010.TIF SYSTEM "US20030003662A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003662A1-20030102-D00011.TIF SYSTEM "US20030003662A1-20030102-D00011.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003662</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10182407</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020729</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2000-362215</doc-number>
</priority-application-number>
<filing-date>20001129</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/336</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>264000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>257000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>324000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Nonvolatile storage device and method for manufacturing nonvolatile storage device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Toshiharu</given-name>
<family-name>Suzuki</family-name>
</name>
<residence>
<residence-non-us>
<city>Kanagawa</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>SONNENSCHEIN NATH &amp; ROSENTHAL</name-1>
<name-2></name-2>
<address>
<address-1>P.O. BOX 061080</address-1>
<address-2>WACKER DRIVE STATION</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-1080</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
<international-conventions>
<pct-application>
<document-id>
<doc-number>PCT/JP01/10395</doc-number>
<document-date>20011128</document-date>
<country-code>WO</country-code>
</document-id>
</pct-application>
</international-conventions>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">While maintaining sufficient density of stored charges, data retention time, and endurance characteristics of write/erase in a nonvolatile memory element, a write voltage may be decreased and the element itself may be miniaturized. A nonvolatile memory element (<highlight><bold>1</bold></highlight>) is configured by forming a tunnel oxide film (<highlight><bold>5</bold></highlight>) on a Si substrate (<highlight><bold>2</bold></highlight>) to be a base; forming, on the tunnel oxide film (<highlight><bold>5</bold></highlight>), a floating gate electrode (<highlight><bold>6</bold></highlight>) having a hemisphere polysicon on its own surface; forming a highly even interlayer dielectric (<highlight><bold>7</bold></highlight>) on the floating gate electrode (<highlight><bold>6</bold></highlight>) having an irregular shape; and forming a control electrode (<highlight><bold>8</bold></highlight>) on the interlayer dielectric (<highlight><bold>7</bold></highlight>). </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">TECHNICAL FIELD </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a nonvolatile memory element retaining data regardless of whether its power supply is on or off and a method of manufacturing the nonvolatile memory element, and in particular to a nonvolatile memory element configured to be of FG type and a method of manufacturing the nonvolatile memory element. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND ART </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> As for MIS (Metal Insulated Semiconductor) type LSI&apos;s, many nonvolatile memory elements capable of retaining data regardless of whether power supplies thereof are on or off have been used as memory elements to retain data. Examples of such nonvolatile memory elements are typically an FG (Floating Gate) type nonvolatile memory element and a MONOS (Metal-Si oxide film-Si nitride film-Si substrate) type nonvolatile memory element. Both elements charge to store information in a given method. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> At first, a process of manufacturing an FG type nonvolatile memory element of a conventional design will be described hereafter. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Such an FG type nonvolatile memory element is configured to provide a floating gate electrode of polycrystalline Si, for example, in an intermediate position within a gate insulating film of an MIS type transistor. By charging the floating gate electrode, a threshold of the MIS type transistor is changed so as to store information. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>8</bold></highlight>D and <cross-reference target="DRAWINGS">FIGS. 9A</cross-reference> to <highlight><bold>9</bold></highlight>C are cross-sectional views for explaining a process of manufacturing an FG type nonvolatile memory element <highlight><bold>100</bold></highlight> of a conventional design. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> When manufacturing the FG type nonvolatile memory element <highlight><bold>100</bold></highlight>, firstly, as shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A, an element isolation layer <highlight><bold>102</bold></highlight> is formed in a Si substrate <highlight><bold>101</bold></highlight> by means of shallow trench isolation and the like, then an embedded layer <highlight><bold>103</bold></highlight> for adjusting a threshold voltage is formed by means of a conventional ion implantation process. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Next, the Si substrate <highlight><bold>101</bold></highlight> is thermally oxidized at about 800&deg; C. for about 15 minutes so that, as shown in <cross-reference target="DRAWINGS">FIG. 8B, a</cross-reference> tunnel oxide film <highlight><bold>104</bold></highlight> having a thickness of about 8 nm is formed on a surface of the Si substrate <highlight><bold>101</bold></highlight>. Then, a floating gate electrode <highlight><bold>105</bold></highlight> is formed on a surface thereof to have a thickness of about 6 nm, further an interlayer dielectric <highlight><bold>106</bold></highlight> is formed on a surface thereof. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8C</cross-reference> is an enlarged view showing a detailed construction of the tunnel oxide film <highlight><bold>104</bold></highlight>, the floating gate electrode <highlight><bold>105</bold></highlight> and the interlayer dielectric <highlight><bold>106</bold></highlight> which are configured as described above. As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>C, the interlayer dielectric <highlight><bold>106</bold></highlight> has a three-layer construction of a Si oxide film <highlight><bold>106</bold></highlight><highlight><italic>a</italic></highlight>, a Si nitride film <highlight><bold>106</bold></highlight><highlight><italic>b </italic></highlight>and a Si oxide film <highlight><bold>106</bold></highlight><highlight><italic>c</italic></highlight>. The Si oxide film <highlight><bold>106</bold></highlight><highlight><italic>a </italic></highlight>is formed by performing thermal oxidation on a surface of the floating gate electrode <highlight><bold>105</bold></highlight> at about 850&deg; C. for about 10 minutes so as to have a thickness of about 5 nm. The Si nitride film <highlight><bold>106</bold></highlight><highlight><italic>b </italic></highlight>is formed by conventional processes such as an LP-CVD, plasma CVD on a surface of the Si oxide film <highlight><bold>106</bold></highlight><highlight><italic>a </italic></highlight>such that the Si nitride film <highlight><bold>106</bold></highlight><highlight><italic>b </italic></highlight>may be deposited up to about 12 nm. The Si oxide film <highlight><bold>106</bold></highlight><highlight><italic>c </italic></highlight>is formed by thermal oxidation of a surface of the Si nitride film <highlight><bold>106</bold></highlight><highlight><italic>b </italic></highlight>so as to have a thickness of about 6 nm. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> After formation of the interlayer dielectric <highlight><bold>106</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 8D, a</cross-reference> control electrode <highlight><bold>107</bold></highlight> is formed of polycrystalline Si, WSi, etc. including a high concentration of phosphorus and the like, then patterned by means of a conventional lithographic technology and an RIE technology so as to be the control electrode <highlight><bold>107</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 9A</cross-reference>. Further, using the patterned control electrode <highlight><bold>107</bold></highlight> as a mask, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>13</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form low concentration drains <highlight><bold>108</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>108</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>B, gate sidewalls <highlight><bold>109</bold></highlight> are formed by means of conventional CVD and etch back processes. Using the gate sidewalls <highlight><bold>109</bold></highlight> as masks, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>15</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form a source <highlight><bold>110</bold></highlight><highlight><italic>a </italic></highlight>and a drain <highlight><bold>110</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Finally, in order to activate the implanted impurities, heat treatment at about 900&deg; C. for about 30 minutes by means of a conventional electric heating furnace or heat treatment at about 1050&deg; C. for 10 seconds by means of rapid thermal processing (RTP) is carried out to form an interlayer film <highlight><bold>111</bold></highlight> of Si oxide film etc. and a plug <highlight><bold>112</bold></highlight> of W or polycrystalline Si to thereby construct the nonvolatile memory element <highlight><bold>100</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 9C</cross-reference>. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> As to the nonvolatile memory element <highlight><bold>100</bold></highlight>, a voltage of about &plus;20 V is applied to the control electrode <highlight><bold>107</bold></highlight> in a situation where the Si substrate <highlight><bold>101</bold></highlight> is grounded so that, through a conduction channel area of the Si substrate <highlight><bold>101</bold></highlight>, charges are injected into and stored in the floating gate electrode <highlight><bold>105</bold></highlight> by employing FN tunnel current or the like. In the state of the stored charges, a threshold voltage of the MIS type transistor is high. The state of the stored charges is maintained even after the voltage application to the control electrode <highlight><bold>107</bold></highlight> has been stopped. Thus, the nonvolatile memory element <highlight><bold>100</bold></highlight> can retain data regardless of whether power supply for the element is on or off. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Next, a manufacturing process of a MONOS type nonvolatile memory element, of a conventional design, will be described. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The MONOS type nonvolatile memory element has layers comprised of metal-Si oxide film-Si nitride film-Si oxide film-Si substrate. Charges are stored in discrete traps which are in the Si nitride film and near the boundary of the Si oxide film and the Si nitride film so as to change threshold values of transistors and to retain data (IE3 Trans, Electron Dev. ED39(2), 122(1983)). </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 10A</cross-reference> to <highlight><bold>10</bold></highlight>C and <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>C are cross-sectional views for explaining a process of manufacturing a MONOS type nonvolatile memory element <highlight><bold>200</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> When manufacturing the MONOS type nonvolatile memory element <highlight><bold>200</bold></highlight>, firstly, as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>A, an element isolation layer <highlight><bold>202</bold></highlight> is formed in a Si substrate <highlight><bold>201</bold></highlight> by means of shallow trench isolation and the like, then an embedded layer <highlight><bold>203</bold></highlight> for adjusting a threshold voltage is formed by means of a conventional ion implantation process. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Next, the Si substrate <highlight><bold>201</bold></highlight> is thermally oxidized at about 800&deg; C. for about 15 minutes so that a tunnel oxide film <highlight><bold>204</bold></highlight>, about 3 nm thick, is formed on a surface of the Si substrate <highlight><bold>201</bold></highlight>. Then, a Si nitride film <highlight><bold>205</bold></highlight> is formed on a surface thereof by means of conventional processes such as an LP-CVD, a plasma CVD so as to have a thickness of about 8 nm. Then, the Si nitride film <highlight><bold>205</bold></highlight> is oxidized again in order to form a Si oxide film <highlight><bold>206</bold></highlight> of about 3 to 5 nm. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> After formation of the Si oxide film <highlight><bold>206</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 11A, a</cross-reference> control electrode <highlight><bold>207</bold></highlight> is formed of polycrystalline Si, WSi, etc. including a high concentration of phosphorus and the like, then patterned by means of conventional lithographic technology and RIE technology so as to be the control electrode <highlight><bold>207</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 11B</cross-reference>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Further, using the patterned control electrode <highlight><bold>207</bold></highlight> as a mask, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>13</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form low concentration drains <highlight><bold>208</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>208</bold></highlight><highlight><italic>b </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Then, gate sidewalls <highlight><bold>209</bold></highlight> are formed by means of conventional CVD and etch back processes. Using the gate sidewalls <highlight><bold>209</bold></highlight> as masks, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>15</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form a source <highlight><bold>210</bold></highlight><highlight><italic>a </italic></highlight>and a drain <highlight><bold>210</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Finally, in order to activate the implanted impurities, heat treatment at about 900&deg; C. for about 30 minutes by means of a conventional electric heating furnace or heat treatment at about 1050&deg; C. for 10 seconds by means of rapid thermal processing (RTP) is carried out to form an interlayer film <highlight><bold>211</bold></highlight> of Si oxide film etc. and a plug <highlight><bold>212</bold></highlight> of W or polycrystalline Si to thereby construct the nonvolatile memory element <highlight><bold>200</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> As to the nonvolatile memory element <highlight><bold>200</bold></highlight> as formed in the manner described above, traps to store charges are formed in the Si nitride film <highlight><bold>205</bold></highlight> itself and in a SiON transition layer located near the boundary of the Si oxide film <highlight><bold>206</bold></highlight> and the Si nitride film <highlight><bold>205</bold></highlight>; the charges are discretely stored in the traps so as to retain data regardless of whether power supply for the element is on or off. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In the conventional FG type nonvolatile memory element <highlight><bold>100</bold></highlight>, however, if a leakage between the floating gate electrode <highlight><bold>105</bold></highlight> and the Si substrate <highlight><bold>101</bold></highlight> occurs, all charges stored at the floating gate electrode <highlight><bold>105</bold></highlight> are lost, so that it is very difficult to make the tunnel oxide film <highlight><bold>104</bold></highlight> thin. Thus, a problem arises in that, when injecting charges from the channel area of the Si substrate <highlight><bold>101</bold></highlight> to the floating gate electrode <highlight><bold>105</bold></highlight>, a required applying voltage between the Si substrate <highlight><bold>101</bold></highlight> and the floating gate electrode <highlight><bold>105</bold></highlight> should be increased, and a data write voltage to be applied to the whole nonvolatile memory element <highlight><bold>100</bold></highlight> should be also increased. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Still another problem arises in that when the data write voltage is increased, in order to ensure a sufficient withstanding voltage of the drain <highlight><bold>110</bold></highlight><highlight><italic>b</italic></highlight>, it may be hard to make the drain <highlight><bold>110</bold></highlight><highlight><italic>b </italic></highlight>fine, and the nonvolatile memory element <highlight><bold>100</bold></highlight> may not be miniaturized. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Further, since the MONOS type nonvolatile memory element <highlight><bold>200</bold></highlight> discretely stores charges in traps which are in the tunnel oxide film <highlight><bold>204</bold></highlight> and the SiON transition layer near the boundary between the Si oxide film <highlight><bold>206</bold></highlight> and Si nitride film <highlight><bold>205</bold></highlight> so as to retain data, a partial leakage at the tunnel oxide film <highlight><bold>204</bold></highlight> does not lose all the charges stored in the traps. Therefore, the tunnel oxide film <highlight><bold>204</bold></highlight> may have a small thickness so that a data write voltage may be reduced and the element may be miniaturized compared with the FG type nonvolatile memory element <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> However, a trap density of the MONOS type nonvolatile memory element <highlight><bold>200</bold></highlight> is not sufficiently high. A density of charges to be stored is lower, by about five digits, than that of the FG type nonvolatile memory element <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Further, with respect to the MONOS nonvolatile memory element <highlight><bold>200</bold></highlight>, it is not easy to form its traps to allow a good reproducibility of the density and a good controllability. There may be introduced a problem that the nonvolatile memory element <highlight><bold>200</bold></highlight> of a fine structure does not provide sufficient data retention time or sufficient endurance characteristics of write/erase. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In view of the above problems, the present invention has been made so as to provide a nonvolatile memory element which ensures sufficient density of stored charges, data retention time, and endurance characteristics of write/erase, and at the same time enables a write voltage to decrease and the element itself to be smaller, and to provide a method of manufacturing the nonvolatile memory element. </paragraph>
</section>
<section>
<heading lvl="1">DISCLOSURE OF THE INVENTION </heading>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> In order to solve the problems as described above, the present invention provides, in a nonvolatile memory element which retains data regardless of whether power supply for the element is on or off, the nonvolatile memory element characterized by comprising a semiconductor substrate to be a base; a tunnel oxide film formed on the semiconductor substrate; a floating gate electrode formed on the tunnel oxide film so as to have an irregular shape on its own surface; an interlayer dielectric formed on the floating gate electrode; and a control electrode formed on the interlayer dielectric. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> In the nonvolatile memory element, the surface of the floating gate electrode is formed to have the irregular shape so that a surface area of the floating gate electrode is larger, whereby a static capacity between the control electrode and the floating gate electrode can be increased. Thus, a ratio (a coupling ratio) of the static capacity between the control electrode and the floating gate electrode to the whole static capacity of the floating gate electrode can be increased so that an applied voltage between the semiconductor substrate and the floating gate electrode can be increased without increasing a voltage applied to the whole nonvolatile memory element. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Further, in the nonvolatile memory element according to the present invention, the irregular shape of the floating gate electrode may preferably be in an irregular shape on a substantially hemisphere. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Furthermore, in the nonvolatile memory element according to the present invention, the irregular shape of the floating gate electrode is preferably formed so that a grain size may be 10 nm to 20 nm. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Still further, in the nonvolatile memory element according to the present invention, the interlayer dielectric is preferably formed by means of an atomic layer chemical vapor deposition process. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Further, in the nonvolatile memory element according to the present invention, the floating gate electrode and the interlayer dielectric are preferably formed so as to surround a bottom surface and sidewalls of the control electrode. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The nonvolatile memory element according to the present invention is preferably for a flash memory. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> In addition, there is provided, in a method of manufacturing a nonvolatile memory element which retains data regardless of whether power supply for the element is on or off, the method characterized by comprising a tunnel oxide film forming step of forming a tunnel oxide film on a Si substrate to be a base; a floating gate electrode forming step of forming, on the tunnel oxide film, a floating gate electrode having a surface of an irregular shape; an interlayer dielectric forming step of forming an interlayer dielectric on the floating gate electrode; a control electrode forming step of forming a control electrode on the interlayer dielectric. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Herein, the surface of the floating gate electrode is formed in the irregular shape so that a surface area of the floating gate electrode is larger, whereby a static capacity between the control electrode and the floating gate electrode can be increased. Thus, a ratio (a coupling ratio) of the static capacity between the control electrode and the floating gate electrode to the whole static capacity of the floating gate electrode can be increased so that an applied voltage between the semiconductor substrate and the floating gate electrode can be increased without increasing a voltage applied to the whole nonvolatile memory element. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Further, in the method of manufacturing the nonvolatile memory element according to the present invention, the interlayer dielectric is preferably formed by means of an atomic layer chemical vapor deposition process in the interlayer dielectric forming step. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The method of manufacturing the nonvolatile memory element according to the present invention preferably further comprises, in order to form a gate electrode, a gate electrode etching step of etching the tunnel oxide film, the floating gate electrode, the interlayer dielectric and the control electrode respectively formed by the tunnel oxide film forming step, the floating gate electrode forming step, the interlayer dielectric forming step and the control electrode forming step. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Further, the method of manufacturing the nonvolatile memory element according to the present invention preferably further comprises a dummy gate electrode forming step of forming a dummy gate electrode on the tunnel oxide film subsequent to the tunnel oxide film forming step; a dummy gate electrode etching step of etching the dummy gate electrode; a gate sidewall forming step of covering a sidewall of the dummy gate electrode with a gate sidewall; a dummy gate electrode removing step of removing the dummy gate electrode subsequent to forming the gate sidewall. In the floating gate electrode forming step, the floating gate electrode is formed along an inner sidewall of the gate sidewall. In the interlayer dielectric forming step, the interlayer dielectric is formed along an inner sidewall of the floating gate electrode.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>B are structural views showing a structure of a nonvolatile memory element. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A</cross-reference> to <highlight><bold>2</bold></highlight>C are cross-sectional structural views for explaining a process of manufacturing the nonvolatile memory element. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>C are cross-sectional structural views for explaining the process of manufacturing the nonvolatile memory element. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A</cross-reference> to <highlight><bold>4</bold></highlight>B are structural views showing a structure of a nonvolatile memory element. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A</cross-reference> to <highlight><bold>5</bold></highlight>C are cross-sectional structural views for explaining a process of manufacturing the nonvolatile memory element. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 6A</cross-reference> to <highlight><bold>6</bold></highlight>C are cross-sectional structural views for explaining a process of manufacturing the nonvolatile memory element. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 7A</cross-reference> to <highlight><bold>7</bold></highlight>C are cross-sectional structural views for explaining the process of manufacturing the nonvolatile memory element. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>8</bold></highlight>D are cross-sectional structural views for explaining the process of manufacturing an FG type nonvolatile memory element of a conventional structure. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 9A</cross-reference> to <highlight><bold>9</bold></highlight>C are cross-sectional structural views for explaining the process of manufacturing an FG type nonvolatile memory element of a conventional structure. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 10A</cross-reference> to <highlight><bold>10</bold></highlight>C are cross-sectional structural views for explaining a process of manufacturing a MONOS type nonvolatile memory element. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>C are cross-sectional structural views for explaining the process of manufacturing the MONOS type nonvolatile memory element.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">BEST MODE FOR CARRYING OUT THE INVENTION </heading>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> With reference to the drawings, embodiments of the present invention will be described hereafter. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> Firstly, a first embodiment according to the present invention will be described. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>B are structural views showing a structure of a nonvolatile memory element <highlight><bold>1</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 1A</cross-reference> shows a cross-sectional view of the nonvolatile memory element <highlight><bold>1</bold></highlight>, and <cross-reference target="DRAWINGS">FIG. 1B</cross-reference> shows an enlarged cross-sectional view of a portion A in <cross-reference target="DRAWINGS">FIG. 1A</cross-reference>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The nonvolatile memory element <highlight><bold>1</bold></highlight> is an FG type nonvolatile memory element which is utilized as a flash memory, for example, and is mainly comprised of a Si substrate <highlight><bold>2</bold></highlight> which is a semiconductor substrate to be a base; an element isolation layer <highlight><bold>3</bold></highlight>; an embedded layer <highlight><bold>4</bold></highlight> provided in the Si substrate <highlight><bold>2</bold></highlight> so as to adjust a threshold voltage; a tunnel oxide film <highlight><bold>5</bold></highlight> formed on the Si substrate <highlight><bold>2</bold></highlight>; a floating gate electrode <highlight><bold>6</bold></highlight> formed on the tunnel oxide film <highlight><bold>5</bold></highlight> so as to have an irregular shape on its own surface; an interlayer dielectric <highlight><bold>7</bold></highlight> formed on the floating gate electrode <highlight><bold>6</bold></highlight>; a control electrode <highlight><bold>8</bold></highlight> provided on the interlayer dielectric <highlight><bold>7</bold></highlight>; low concentration drains <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>9</bold></highlight><highlight><italic>b </italic></highlight>formed at a surface of the Si substrate <highlight><bold>2</bold></highlight>; a source <highlight><bold>11</bold></highlight><highlight><italic>a</italic></highlight>; a drain <highlight><bold>11</bold></highlight><highlight><italic>b</italic></highlight>; a gate sidewall <highlight><bold>10</bold></highlight> formed on an upper surface of the Si substrate <highlight><bold>2</bold></highlight>; an interlayer film <highlight><bold>12</bold></highlight>; and a plug <highlight><bold>13</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>B, the floating gate electrode <highlight><bold>6</bold></highlight> of the nonvolatile memory element <highlight><bold>1</bold></highlight> is formed to have the irregular shape on its own surface so that a surface area of the floating gate electrode <highlight><bold>6</bold></highlight> is increased and a static capacity between the floating gate electrode <highlight><bold>6</bold></highlight> and the control electrode <highlight><bold>8</bold></highlight> can be increased. The irregular shape may be of a substantial hemisphere such as a mushroom shape, a waveform, or any other rugged shape, however, the surface area of the resulting floating gate electrode <highlight><bold>6</bold></highlight> preferably has constant accuracy. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> Next, a process of manufacturing the nonvolatile memory element <highlight><bold>1</bold></highlight> will be described. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A</cross-reference> to <highlight><bold>2</bold></highlight>C and <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>C are cross-sectional structural views for explaining the process of manufacturing the nonvolatile memory element <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> The process of manufacturing the nonvolatile memory element <highlight><bold>1</bold></highlight> is mainly comprised of a tunnel oxide film forming step of forming the tunnel oxide film <highlight><bold>5</bold></highlight> on the Si substrate <highlight><bold>2</bold></highlight> which is a semiconductor substrate to be a base; a floating gate electrode forming step of forming, on the tunnel oxide film <highlight><bold>5</bold></highlight>, the floating gate electrode <highlight><bold>6</bold></highlight> having an irregular shape on its own surface; an interlayer dielectric forming step of forming the interlayer dielectric <highlight><bold>7</bold></highlight> on the floating gate electrode <highlight><bold>6</bold></highlight>; a control electrode forming step of forming the control electrode <highlight><bold>8</bold></highlight> on the interlayer dielectric <highlight><bold>7</bold></highlight>; a gate electrode etching step of etching, in order to form a gate electrode, the tunnel oxide film <highlight><bold>5</bold></highlight>, the floating gate electrode <highlight><bold>6</bold></highlight>, the interlayer dielectric <highlight><bold>7</bold></highlight> and the control electrode <highlight><bold>8</bold></highlight>; a low concentration drain forming step of forming the low concentration drains <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>9</bold></highlight><highlight><italic>b</italic></highlight>; a gate sidewall forming step of forming the gate sidewall <highlight><bold>10</bold></highlight>; a source and drain forming step of forming the source <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>and the drain <highlight><bold>11</bold></highlight><highlight><italic>b</italic></highlight>; an interlayer film forming step of forming the interlayer film <highlight><bold>12</bold></highlight>; and a plug forming step of the plug <highlight><bold>13</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Each step will be described hereafter. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> When manufacturing the nonvolatile memory element <highlight><bold>1</bold></highlight>, firstly, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A, the element isolation layer <highlight><bold>3</bold></highlight> is formed in the Si substrate <highlight><bold>2</bold></highlight> by means of shallow trench isolation and the like, then the embedded layer <highlight><bold>4</bold></highlight> for adjusting a threshold voltage is formed by means of a conventional ion implantation process. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Next, the Si substrate <highlight><bold>2</bold></highlight> is thermally oxidized at about 800&deg; C. for about 15 minutes so that, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, the tunnel oxide film <highlight><bold>5</bold></highlight> having a thickness of about 8 nm is formed on a surface of the Si substrate <highlight><bold>2</bold></highlight> (the tunnel oxide film forming step). Then, polycrystalline Si or the like is deposited on the tunnel oxide film <highlight><bold>5</bold></highlight> by means of a chemical vapor deposition (CVD) process which is carried out in a situation where oxygen is removed from an air-tight CVD apparatus, so that the floating gate electrode <highlight><bold>6</bold></highlight> having an irregular shape of a substantial hemisphere (hemispherical polysicon: Hemispherical Grain) on its own surface as shown in <cross-reference target="DRAWINGS">FIG. 1B</cross-reference> is formed (the floating gate electrode forming step). To form such hemispherical polysicon, an amorphous silicon is deposited on a surface of the tunnel oxide film <highlight><bold>5</bold></highlight> at a temperature of about 550&deg; C. for about 40 minutes by means of a chemical vapor deposition (CVD) process using silane (SiH<highlight><subscript>4</subscript></highlight>) within a CVD apparatus which is applicable to a ultra-high vacuum, for example, so that an amorphous silicon film of about 100 nm is formed. Further, an annealing is carried out for about 10 minutes so as to grow hemispherical polysicon up to about 10 nm to 20 nm in grain diameter. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> After formation of the floating gate electrode <highlight><bold>6</bold></highlight>, the highly reliable interlayer dielectric <highlight><bold>7</bold></highlight> of SiO<highlight><subscript>2</subscript></highlight>, Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>or the like is grown on a surface of the floating gate electrode <highlight><bold>6</bold></highlight> up to about 15 nm by means of a film forming process to provide an ultra thin and ultra even film, such as an atomic layer chemical vapor deposition (AL-CVD) process (the interlayer dielectric forming step). Notably, the interlayer dielectric <highlight><bold>7</bold></highlight> formed in this step is preferably configured to have an even thickness to cover the hemisphere polysicon of the floating gate electrode <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> After formation of the interlayer dielectric <highlight><bold>7</bold></highlight>, a polycrystalline Si, a WSi or the like having a high concentration of phosphorus and the like is deposited on a surface of the interlayer dielectric <highlight><bold>7</bold></highlight> by means of a conventional LP-CVD and the like so as to form the control electrode <highlight><bold>8</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 2C</cross-reference> (the control electrode forming step). Then, patterning of the control electrode <highlight><bold>8</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> is carried out by means of conventional lithographic technology and RIE technology (the gate electrode etching step). By this gate electrode etching step, the tunnel oxide film <highlight><bold>5</bold></highlight>, the floating gate electrode <highlight><bold>6</bold></highlight>, the interlayer dielectric <highlight><bold>7</bold></highlight> and the control electrode <highlight><bold>8</bold></highlight> which are respectively formed by the tunnel oxide film forming step, the floating gate electrode forming step, the interlayer dielectric forming step and the control electrode forming step are etched so as to form the gate electrode. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> Using the patterned control electrode <highlight><bold>8</bold></highlight> as a mask, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>13</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form the low concentration drains <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>9</bold></highlight><highlight><italic>b </italic></highlight>(the low concentration drain forming step). </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, the gate sidewalls <highlight><bold>10</bold></highlight> are formed by means of conventional CVD and etch back processes (the gate sidewall forming step). Using the gate sidewalls <highlight><bold>10</bold></highlight> as masks, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>15</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form a source <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>and a drain <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>(the source and drain forming step). </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Finally, in order to activate the implanted impurities, heat treatment at about 900&deg; C. for about 30 minutes by means of a conventional electric heating furnace or heat treatment at about 1050&deg; C. for 10 seconds by means of rapid thermal processing (RTP) is carried out to form the interlayer film <highlight><bold>12</bold></highlight> of Si oxide film to be a connecting portion of the source <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>or the drain <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>(the interlayer film forming step); and the plug <highlight><bold>13</bold></highlight> of W or polycrystalline Si is formed (the plug forming step), thereby constructing the nonvolatile memory element <highlight><bold>1</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 3C</cross-reference>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> As described above, the nonvolatile memory element <highlight><bold>1</bold></highlight> is configured to have the floating gate electrode <highlight><bold>6</bold></highlight> where the hemisphere polysicon is formed on its surface and the interlayer dielectric <highlight><bold>7</bold></highlight> formed on the hemisphere polysicon to be highly even, so that the surface area of the floating gate electrode <highlight><bold>6</bold></highlight> is larger, to thereby increase the static capacity between the control electrode <highlight><bold>8</bold></highlight> and the floating gate electrode <highlight><bold>6</bold></highlight>. Thus, a ratio (a coupling ratio) of the static capacity between the control electrode <highlight><bold>8</bold></highlight> and the floating gate electrode <highlight><bold>6</bold></highlight> to the whole static capacity of the floating gate electrode <highlight><bold>6</bold></highlight> can be increased so that an applied voltage between the Si substrate <highlight><bold>2</bold></highlight> and the floating gate electrode <highlight><bold>6</bold></highlight> can be increased without increasing a write voltage to the whole nonvolatile memory element <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> As described above, in the embodiment, the nonvolatile memory element <highlight><bold>1</bold></highlight> is configured by forming the tunnel oxide film <highlight><bold>5</bold></highlight> on the Si substrate <highlight><bold>2</bold></highlight> to be a base; forming the floating gate electrode <highlight><bold>6</bold></highlight> on the tunnel oxide film <highlight><bold>5</bold></highlight> to have hemisphere polysicon on its own surface; forming the highly even interlayer dielectric <highlight><bold>7</bold></highlight> on the floating gate electrode <highlight><bold>6</bold></highlight>; and forming the control electrode <highlight><bold>8</bold></highlight> on the interlayer dielectric <highlight><bold>7</bold></highlight>, so that the coupling ratio is increased, whereby the applied voltage between the Si substrate <highlight><bold>2</bold></highlight> and the floating gate electrode <highlight><bold>6</bold></highlight> can be increased without increasing the write voltage to the whole nonvolatile memory element <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Therefore, it becomes possible to decrease the write voltage for the nonvolatile memory element <highlight><bold>1</bold></highlight>, and further, it becomes possible to decrease a withstanding voltage required for the drain, so that the element can be miniaturized. Further, since the nonvolatile memory element <highlight><bold>1</bold></highlight> is configured to be an FG type, sufficient density of storing charge, data retention time and endurance characteristics of write/erase may also be obtained. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Next, a second embodiment according to the present invention will be described. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The present embodiment is an application to the first embodiment and is different from the first embodiment in a configuration of a floating gate electrode <highlight><bold>30</bold></highlight> and an interlayer dielectric <highlight><bold>31</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A</cross-reference> to <highlight><bold>4</bold></highlight>B are structural views showing a structure of a nonvolatile memory element <highlight><bold>20</bold></highlight> according to the present embodiment. <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> shows a cross-sectional view of the nonvolatile memory element <highlight><bold>20</bold></highlight>, and <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> shows an enlarged cross-sectional view of a portion B in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The nonvolatile memory element <highlight><bold>20</bold></highlight> is an FG type nonvolatile memory element which is utilized as a flash memory, for example, and is mainly comprised of a Si substrate <highlight><bold>21</bold></highlight> which is a semiconductor substrate to be a base; an element isolation layer <highlight><bold>22</bold></highlight>; an embedded layer <highlight><bold>23</bold></highlight> provided in the Si substrate <highlight><bold>21</bold></highlight> so as to adjust a threshold voltage; a tunnel oxide film <highlight><bold>24</bold></highlight> formed on the Si substrate <highlight><bold>21</bold></highlight>; a floating gate electrode <highlight><bold>30</bold></highlight> formed on the tunnel oxide film <highlight><bold>24</bold></highlight> so as to have an irregular shape on its own surface; an interlayer dielectric <highlight><bold>31</bold></highlight> formed on the floating gate electrode <highlight><bold>30</bold></highlight>; a control electrode <highlight><bold>32</bold></highlight> provided on the interlayer dielectric <highlight><bold>31</bold></highlight>; low concentration drains <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>formed at a surface of the Si substrate <highlight><bold>21</bold></highlight>; a source <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>; a drain <highlight><bold>28</bold></highlight><highlight><italic>b</italic></highlight>; a gate sidewall <highlight><bold>27</bold></highlight> formed on an upper surface of the Si substrate <highlight><bold>21</bold></highlight>; an interlayer film <highlight><bold>29</bold></highlight>; and a plug <highlight><bold>33</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> Herein, the floating gate electrode <highlight><bold>30</bold></highlight> and the interlayer dielectric <highlight><bold>31</bold></highlight> are formed so as to surround a bottom surface and sidewalls of the control electrode <highlight><bold>32</bold></highlight>, which are different from the first embodiment. Thus, comparing with the first embodiment, it becomes possible to increase a ratio (a coupling ratio) of a static capacity between the control electrode <highlight><bold>32</bold></highlight> and the floating gate electrode <highlight><bold>30</bold></highlight> to the whole static capacity of the floating gate electrode <highlight><bold>30</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>B, the floating gate electrode <highlight><bold>30</bold></highlight> of the nonvolatile memory element <highlight><bold>20</bold></highlight> is formed to have the irregular shape on its own surface so that a surface area of the floating gate electrode <highlight><bold>30</bold></highlight> can be increased and a static capacity between the floating gate electrode <highlight><bold>30</bold></highlight> and the control electrode <highlight><bold>32</bold></highlight> can be increased. The irregular shape may be of a substantial hemisphere such as a mushroom shape, a waveform, or any other rugged shape, however, the surface area of the resulting floating gate electrode <highlight><bold>30</bold></highlight> preferably has constant accuracy. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Then, a process of manufacturing the nonvolatile memory element <highlight><bold>20</bold></highlight> will be described. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A</cross-reference> to <highlight><bold>5</bold></highlight>C and <cross-reference target="DRAWINGS">FIGS. 7A</cross-reference> to <highlight><bold>7</bold></highlight>C are cross-sectional structural views for explaining the process of manufacturing the nonvolatile memory element <highlight><bold>20</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> The process of manufacturing the nonvolatile memory element <highlight><bold>20</bold></highlight> is mainly comprised of a tunnel oxide film forming step of forming the tunnel oxide film <highlight><bold>24</bold></highlight> on a Si substrate <highlight><bold>21</bold></highlight> which is a semiconductor substrate to be a base; a dummy gate electrode forming step of forming a dummy gate electrode <highlight><bold>25</bold></highlight> on the tunnel oxide film <highlight><bold>24</bold></highlight>; a dummy gate electrode etching step of etching the dummy gate electrode <highlight><bold>25</bold></highlight>; a low concentration drain forming step of forming the low concentration drains <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>26</bold></highlight><highlight><italic>b</italic></highlight>; a gate sidewall forming step of covering a side of the dummy gate electrode <highlight><bold>25</bold></highlight> with the gate sidewall <highlight><bold>27</bold></highlight>; a source and drain forming step of forming the source <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>and the drain <highlight><bold>28</bold></highlight><highlight><italic>b</italic></highlight>; an interlayer film forming step of forming the interlayer film <highlight><bold>29</bold></highlight>; a dummy gate electrode removing step of removing the dummy gate electrode <highlight><bold>25</bold></highlight>; a floating gate electrode forming step of forming the floating gate electrode <highlight><bold>30</bold></highlight> having an irregular shape on its own surface; an interlayer dielectric forming step of forming the interlayer dielectric <highlight><bold>31</bold></highlight> on the floating gate electrode <highlight><bold>30</bold></highlight>; a control electrode forming step of forming the control electrode <highlight><bold>32</bold></highlight> on the interlayer dielectric <highlight><bold>31</bold></highlight>; a planarization step of removing the floating gate electrode <highlight><bold>30</bold></highlight> except for a gate portion, the interlayer dielectric <highlight><bold>31</bold></highlight>, and the control electrode <highlight><bold>32</bold></highlight>; and a plug forming step of forming the plug <highlight><bold>33</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Each step will be described hereafter. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> When manufacturing the nonvolatile memory element <highlight><bold>20</bold></highlight>, firstly, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A, the element isolation layer <highlight><bold>22</bold></highlight> is formed at the Si substrate <highlight><bold>21</bold></highlight> by means of shallow trench isolation and the like, then the embedded layer <highlight><bold>23</bold></highlight> for adjusting a threshold voltage is formed by means of a conventional ion implantation process. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Next, the Si substrate <highlight><bold>21</bold></highlight> is thermally oxidized at about 800&deg; C. for about 15 minutes so that, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>B, the tunnel oxide film <highlight><bold>24</bold></highlight> of about 8 nm is formed at a surface of the Si substrate <highlight><bold>21</bold></highlight> (the tunnel oxide film forming step). Using a conventional process such as LP-CVD process, a polycrystalline Si film is deposited up to about 600 nm so as to form the dummy gate electrode <highlight><bold>25</bold></highlight> (the dummy gate electrode forming step). </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Then, the resulting layered structure is processed by means of a conventional lithographic technology and a conventional RIE technology so that a pattern of the dummy gate electrode <highlight><bold>25</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 5C</cross-reference> is formed (the dummy gate electrode etching step). After patterning of the dummy gate electrode <highlight><bold>25</bold></highlight>, using the dummy gate electrode <highlight><bold>25</bold></highlight> as masks, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>13</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form the low concentration drains <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>(the low concentration drain forming step). </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>A, the gate sidewalls <highlight><bold>27</bold></highlight> are formed by means of conventional CVD and etch back processes (the gate sidewall forming step). Using the gate sidewalls <highlight><bold>27</bold></highlight> as masks, impurities such as phosphorus, arsenic, etc. are implanted by an ion implantation process at a concentration of 5&times;10<highlight><superscript>15</superscript></highlight>/cm<highlight><superscript>2</superscript></highlight>, for example, so as to form the source <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>and the drain <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>(the source and drain forming step). </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> In order to activate the implanted impurities, heat treatment at about 900&deg; C. for about 30 minutes by means of a conventional electric heating furnace or heat treatment at about 1050&deg; C. for 10 seconds by means of rapid thermal processing (RTP) is carried out to deposit the interlayer film <highlight><bold>29</bold></highlight> of Si oxide film etc. as shown in <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> (the interlayer film forming step). </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>C, by using a planarization technology such as a CMP for a conventional insulating film, a surface of the interlayer film <highlight><bold>29</bold></highlight> is planarized and the dummy gate electrode <highlight><bold>25</bold></highlight> is exposed so that the dummy gate electrode <highlight><bold>25</bold></highlight> is removed by a conventional etching process (the dummy gate electrode removing step). </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> Subsequently, as shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>A, polycrystalline Si or the like is deposited on a surface of the tunnel oxide film <highlight><bold>24</bold></highlight> and a side of the gate sidewall <highlight><bold>27</bold></highlight> by means of a chemical vapor deposition process which is carried out in a situation where oxygen is removed from an airtight CVD apparatus, so that the floating gate electrode <highlight><bold>30</bold></highlight> having an irregular shape of a substantial semicircle (hemispherical polysicon: Hemispherical Grain) on its own surface as shown in <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> is formed (the floating gate electrode forming step). </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> The formation of the floating gate electrode <highlight><bold>30</bold></highlight> is carried out along an inner sidewall of the gate sidewall <highlight><bold>27</bold></highlight> and an upper surface of the interlayer film <highlight><bold>29</bold></highlight>. The formation of such hemispherical polysicon is carried out in such a manner that an amorphous silicon is deposited on the tunnel oxide film <highlight><bold>24</bold></highlight> at a temperature of about 550&deg; C. for about 40 minutes by means of a chemical vapor deposition process using silane (SiH<highlight><subscript>4</subscript></highlight>) within a CVD apparatus which is applicable to a ultra-high vacuum, for example so as to form an amorphous silicon film up to about 100 nm, then an annealing is carried out for about 10 minutes so as to grow hemispherical polysicon up to about 10 nm to 20 nm in grain diameter. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> After formation of the floating gate electrode <highlight><bold>30</bold></highlight>, the ultra even and highly reliable interlayer dielectric <highlight><bold>31</bold></highlight> of SiO<highlight><subscript>2</subscript></highlight>, Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>or the like is deposited up to about 15 nm along a surface (an inner surface of a sidewall) of the floating gate electrode <highlight><bold>30</bold></highlight> by means of an atomic layer chemical vapor deposition process at about 400&deg; C. (the interlayer dielectric forming step). A polycrystalline Si doped with phosphorus and the like is deposited on its surface so as to form the control electrode <highlight><bold>32</bold></highlight> (the control electrode forming step). Notably, the formation of SiO<highlight><subscript>2 </subscript></highlight>layer out of the interlayer dielectric <highlight><bold>31</bold></highlight> may not be carried out by an atomic layer chemical vapor deposition process but may be carried out in a manner that after the hemispherical polysicon of the floating gate electrode <highlight><bold>30</bold></highlight> are thermally oxidized, Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>is deposited on a surface thereof by an atomic layer chemical vapor deposition process, for example, then the Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>is oxidized again. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> Subsequently, as shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>B, these are planarized; the floating gate electrode <highlight><bold>30</bold></highlight> except for a gate portion, the interlayer dielectric <highlight><bold>31</bold></highlight>, and the control electrode <highlight><bold>32</bold></highlight> are removed (the planarization step); and finally, as shown in <cross-reference target="DRAWINGS">FIG. 7C</cross-reference> the plug <highlight><bold>33</bold></highlight>, of a polycrystalline Si etc., to be a connecting portion of the source <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>and the drain <highlight><bold>28</bold></highlight><highlight><italic>b </italic></highlight>is formed (the plug forming step). </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> As described above, since the nonvolatile memory element <highlight><bold>20</bold></highlight> is configured in such a manner that the floating gate electrode <highlight><bold>30</bold></highlight> and the interlayer dielectric <highlight><bold>31</bold></highlight> surround a bottom surface and sides of the control electrode <highlight><bold>32</bold></highlight>, the static capacity between the control electrode <highlight><bold>32</bold></highlight> and the floating gate electrode <highlight><bold>30</bold></highlight> can be larger than that of the first embodiment. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> As described above, in the present embodiment, since the floating gate electrode <highlight><bold>30</bold></highlight> is formed to surround the bottom surface and the sides of the control electrode <highlight><bold>32</bold></highlight>, so as to configure the nonvolatile memory element <highlight><bold>20</bold></highlight>, a ratio (a coupling ratio) of a static capacity between the control electrode <highlight><bold>32</bold></highlight> and the floating gate electrode <highlight><bold>30</bold></highlight> to the whole static capacity of the floating gate electrode <highlight><bold>30</bold></highlight> can be significantly increased, and an applied voltage between the Si substrate <highlight><bold>21</bold></highlight> and the floating gate electrode <highlight><bold>30</bold></highlight> can be increased without increasing an applied voltage to the whole nonvolatile memory element <highlight><bold>20</bold></highlight>, thereby enabling the applied voltage to the whole nonvolatile memory element <highlight><bold>20</bold></highlight> to be reduced. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Further, a drain withstanding voltage required for the drain can be decreased so that it becomes possible to miniaturize the element. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Further, since the nonvolatile memory element <highlight><bold>20</bold></highlight> is configured to be an FG type, sufficient density of storing charge, data retention time and endurance characteristics of write/erase may also be obtained. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> As an example, when comparison is made in a typical FG type nonvolatile memory element of the 0.18 &mgr;m generation having a gate length of 0.18 &mgr;m, a gate width of 1.0 &mgr;m, and a gate height of 0.6 &mgr;m, an FG type nonvolatile memory element of a conventional configuration provides a coupling ratio of about 0.36, whereas the nonvolatile memory element <highlight><bold>20</bold></highlight> according to the present embodiment provides a coupling ratio of about 0.9, thereby increasing the coupling ratio up to almost 2.5 times. Therefore, when a required write voltage for the nonvolatile memory element of the conventional configuration is about 20 V, a write voltage of about 8.7 V can be utilized for writing in the present embodiment. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> It should be noted that the present invention is not limited to the embodiments as described above. For example, in the first and the second embodiments, although the highly even interlayer dielectric is formed on the surface of the floating gate electrode having hemispherical polysicon by using an atomic layer chemical vapor deposition process, the interlayer dielectric may be formed by means of any manufacturing process other than such an atomic layer chemical vapor deposition process as far as it can form an ultra thin layer in a substantially conformal manner. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> As described above, according to the present invention, the FG type nonvolatile memory element is configured by forming the tunnel oxide film on the Si substrate which is a semiconductor substrate to be a base; forming the floating gate electrode on the tunnel oxide film to have an irregular shape on its own surface; forming the highly even interlayer dielectric on the floating gate electrode having the irregular shape; and forming the control electrode on the interlayer dielectric, thereby maintaining sufficient density of stored charges, data retention time, and endurance characteristics of write/erase, and at the same time enabling a write voltage to decrease and the element itself to be miniaturized. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. In a nonvolatile memory element which retains data regardless of whether power supply for the element is on or off, said nonvolatile memory element is characterized by comprising: 
<claim-text>a semiconductor substrate to be a base; </claim-text>
<claim-text>a tunnel oxide film formed on said semiconductor substrate; </claim-text>
<claim-text>a floating gate electrode formed on said tunnel oxide film so as to have an irregular shape on a surface thereof; </claim-text>
<claim-text>an interlayer dielectric formed on said floating gate electrode; and </claim-text>
<claim-text>a control electrode formed on said interlayer dielectric. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, characterized in that said irregular shape is a substantially hemispherical shape. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, characterized in that a grain diameter of said irregular shape ranges from 10 nm to 20 nm. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, characterized in that said interlayer dielectric is formed by using an atomic layer chemical vapor deposition process. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, characterized in that said floating gate electrode and said interlayer dielectric are formed so as to surround a bottom surface and sides of said control electrode. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, characterized by being for a flash memory. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. In a method of manufacturing a nonvolatile memory element which retains data regardless of whether power supply for the element is on or off, said method of manufacturing a nonvolatile memory element is characterized by comprising: 
<claim-text>a tunnel oxide film forming step of forming a tunnel oxide film on a semiconductor substrate to be a base; </claim-text>
<claim-text>a floating gate electrode forming step of forming, on the tunnel oxide film, a floating gate electrode having an irregular shape on a surface thereof; </claim-text>
<claim-text>an interlayer dielectric forming step of forming an interlayer dielectric on the floating gate electrode; and </claim-text>
<claim-text>a control electrode forming step of forming a control electrode on the interlayer dielectric. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of manufacturing a nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, characterized in that said interlayer dielectric forming step is carried out to form the interlayer dielectric by using an atomic layer chemical vapor deposition process. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of manufacturing a nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, characterized by further comprising: 
<claim-text>a gate electrode etching step of etching the tunnel oxide film, the floating gate electrode, the interlayer dielectric, and the control electrode which are formed by said tunnel oxide film forming step, said floating gate electrode forming step, said interlayer dielectric forming step, and said control electrode forming step so as to form a gate electrode. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of manufacturing a nonvolatile memory element according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, characterized by further comprising: 
<claim-text>a dummy gate electrode forming step of forming a dummy gate electrode on the tunnel oxide film subsequent to said tunnel oxide film forming step; </claim-text>
<claim-text>a dummy gate electrode etching step of etching the dummy gate electrode; </claim-text>
<claim-text>a gate sidewall forming step of covering a sidewall of the dummy gate electrode with a gate sidewall; and </claim-text>
<claim-text>a dummy gate electrode removing step of removing the dummy gate electrode subsequent to forming the gate sidewall, wherein said floating gate electrode forming step is carried out to form the floating gate electrode along an inner sidewall of the gate sidewall, and said interlayer dielectric forming step is carried out to form the interlayer dielectric along an inner sidewall of the floating gate electrode.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1A</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003662A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003662A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003662A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003662A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003662A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003662A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003662A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003662A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003662A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003662A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003662A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003662A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
