---------------------------------------------------------------------------------------
-- Title          : Wishbone slave core for WR Core System Controller
---------------------------------------------------------------------------------------
-- File           : wrc_syscon_pkg.vhd
-- Author         : auto-generated by wbgen2 from wrc_syscon_wb.wb
-- Created        : Sat Jun 19 00:30:19 2021
-- Standard       : VHDL'87
---------------------------------------------------------------------------------------
-- THIS FILE WAS GENERATED BY wbgen2 FROM SOURCE FILE wrc_syscon_wb.wb
-- DO NOT HAND-EDIT UNLESS IT'S ABSOLUTELY NECESSARY!
---------------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package sysc_wbgen2_pkg is
  
  
  -- Input registers (user design -> WB slave)
  
  type t_sysc_in_registers is record
    gpsr_fmc_scl_i                           : std_logic;
    gpsr_fmc_sda_i                           : std_logic;
    gpsr_btn1_i                              : std_logic;
    gpsr_btn2_i                              : std_logic;
    gpsr_sfp_det_i                           : std_logic;
    gpsr_sfp_scl_i                           : std_logic;
    gpsr_sfp_sda_i                           : std_logic;
    gpsr_spi_sclk_i                          : std_logic;
    gpsr_spi_ncs_i                           : std_logic;
    gpsr_spi_mosi_i                          : std_logic;
    gpsr_spi_miso_i                          : std_logic;
    hwfr_memsize_i                           : std_logic_vector(3 downto 0);
    hwfr_storage_type_i                      : std_logic_vector(1 downto 0);
    hwfr_storage_sec_i                       : std_logic_vector(15 downto 0);
    hwir_name_i                              : std_logic_vector(31 downto 0);
    sdbfs_baddr_i                            : std_logic_vector(31 downto 0);
    tcr_tdiv_i                               : std_logic_vector(11 downto 0);
    tvr_i                                    : std_logic_vector(31 downto 0);
    diag_info_ver_i                          : std_logic_vector(15 downto 0);
    diag_info_id_i                           : std_logic_vector(15 downto 0);
    diag_nw_rw_i                             : std_logic_vector(15 downto 0);
    diag_nw_ro_i                             : std_logic_vector(15 downto 0);
    diag_cr_adr_i                            : std_logic_vector(15 downto 0);
    diag_dat_i                               : std_logic_vector(31 downto 0);
  end record;
  
  constant c_sysc_in_registers_init_value: t_sysc_in_registers := (
    gpsr_fmc_scl_i => '0',
    gpsr_fmc_sda_i => '0',
    gpsr_btn1_i => '0',
    gpsr_btn2_i => '0',
    gpsr_sfp_det_i => '0',
    gpsr_sfp_scl_i => '0',
    gpsr_sfp_sda_i => '0',
    gpsr_spi_sclk_i => '0',
    gpsr_spi_ncs_i => '0',
    gpsr_spi_mosi_i => '0',
    gpsr_spi_miso_i => '0',
    hwfr_memsize_i => (others => '0'),
    hwfr_storage_type_i => (others => '0'),
    hwfr_storage_sec_i => (others => '0'),
    hwir_name_i => (others => '0'),
    sdbfs_baddr_i => (others => '0'),
    tcr_tdiv_i => (others => '0'),
    tvr_i => (others => '0'),
    diag_info_ver_i => (others => '0'),
    diag_info_id_i => (others => '0'),
    diag_nw_rw_i => (others => '0'),
    diag_nw_ro_i => (others => '0'),
    diag_cr_adr_i => (others => '0'),
    diag_dat_i => (others => '0')
  );
  
  -- Output registers (WB slave -> user design)
  
  type t_sysc_out_registers is record
    rstr_trig_o                              : std_logic_vector(27 downto 0);
    rstr_trig_wr_o                           : std_logic;
    rstr_rst_o                               : std_logic;
    gpsr_led_stat_o                          : std_logic;
    gpsr_led_link_o                          : std_logic;
    gpsr_fmc_scl_o                           : std_logic;
    gpsr_fmc_scl_load_o                      : std_logic;
    gpsr_fmc_sda_o                           : std_logic;
    gpsr_fmc_sda_load_o                      : std_logic;
    gpsr_net_rst_o                           : std_logic;
    gpsr_sfp_scl_o                           : std_logic;
    gpsr_sfp_scl_load_o                      : std_logic;
    gpsr_sfp_sda_o                           : std_logic;
    gpsr_sfp_sda_load_o                      : std_logic;
    gpsr_spi_sclk_o                          : std_logic;
    gpsr_spi_sclk_load_o                     : std_logic;
    gpsr_spi_ncs_o                           : std_logic;
    gpsr_spi_ncs_load_o                      : std_logic;
    gpsr_spi_mosi_o                          : std_logic;
    gpsr_spi_mosi_load_o                     : std_logic;
    gpcr_led_stat_o                          : std_logic;
    gpcr_led_link_o                          : std_logic;
    gpcr_fmc_scl_o                           : std_logic;
    gpcr_fmc_sda_o                           : std_logic;
    gpcr_sfp_scl_o                           : std_logic;
    gpcr_sfp_sda_o                           : std_logic;
    gpcr_spi_sclk_o                          : std_logic;
    gpcr_spi_cs_o                            : std_logic;
    gpcr_spi_mosi_o                          : std_logic;
    tcr_enable_o                             : std_logic;
    diag_cr_adr_o                            : std_logic_vector(15 downto 0);
    diag_cr_adr_load_o                       : std_logic;
    diag_cr_rw_o                             : std_logic;
    diag_dat_o                               : std_logic_vector(31 downto 0);
    diag_dat_load_o                          : std_logic;
  end record;
  
  constant c_sysc_out_registers_init_value: t_sysc_out_registers := (
    rstr_trig_o => (others => '0'),
    rstr_trig_wr_o => '0',
    rstr_rst_o => '0',
    gpsr_led_stat_o => '0',
    gpsr_led_link_o => '0',
    gpsr_fmc_scl_o => '0',
    gpsr_fmc_scl_load_o => '0',
    gpsr_fmc_sda_o => '0',
    gpsr_fmc_sda_load_o => '0',
    gpsr_net_rst_o => '0',
    gpsr_sfp_scl_o => '0',
    gpsr_sfp_scl_load_o => '0',
    gpsr_sfp_sda_o => '0',
    gpsr_sfp_sda_load_o => '0',
    gpsr_spi_sclk_o => '0',
    gpsr_spi_sclk_load_o => '0',
    gpsr_spi_ncs_o => '0',
    gpsr_spi_ncs_load_o => '0',
    gpsr_spi_mosi_o => '0',
    gpsr_spi_mosi_load_o => '0',
    gpcr_led_stat_o => '0',
    gpcr_led_link_o => '0',
    gpcr_fmc_scl_o => '0',
    gpcr_fmc_sda_o => '0',
    gpcr_sfp_scl_o => '0',
    gpcr_sfp_sda_o => '0',
    gpcr_spi_sclk_o => '0',
    gpcr_spi_cs_o => '0',
    gpcr_spi_mosi_o => '0',
    tcr_enable_o => '0',
    diag_cr_adr_o => (others => '0'),
    diag_cr_adr_load_o => '0',
    diag_cr_rw_o => '0',
    diag_dat_o => (others => '0'),
    diag_dat_load_o => '0'
  );

function "or" (left, right: t_sysc_in_registers) return t_sysc_in_registers;
function f_x_to_zero (x:std_logic) return std_logic;
function f_x_to_zero (x:std_logic_vector) return std_logic_vector;

component wrc_syscon_wb is
  port (
    rst_n_i                                  : in     std_logic;
    clk_sys_i                                : in     std_logic;
    wb_adr_i                                 : in     std_logic_vector(3 downto 0);
    wb_dat_i                                 : in     std_logic_vector(31 downto 0);
    wb_dat_o                                 : out    std_logic_vector(31 downto 0);
    wb_cyc_i                                 : in     std_logic;
    wb_sel_i                                 : in     std_logic_vector(3 downto 0);
    wb_stb_i                                 : in     std_logic;
    wb_we_i                                  : in     std_logic;
    wb_ack_o                                 : out    std_logic;
    wb_err_o                                 : out    std_logic;
    wb_rty_o                                 : out    std_logic;
    wb_stall_o                               : out    std_logic;
    regs_i                                   : in     t_sysc_in_registers;
    regs_o                                   : out    t_sysc_out_registers
  );
end component;

end package;

package body sysc_wbgen2_pkg is
function f_x_to_zero (x:std_logic) return std_logic is
begin
  if x = '1' then
    return '1';
  else
    return '0';
  end if;
end function;

function f_x_to_zero (x:std_logic_vector) return std_logic_vector is
  variable tmp: std_logic_vector(x'length-1 downto 0);
begin
  for i in 0 to x'length-1 loop
    if(x(i) = 'X' or x(i) = 'U') then
      tmp(i):= '0';
    else
      tmp(i):=x(i);
    end if; 
  end loop; 
  return tmp;
end function;

function "or" (left, right: t_sysc_in_registers) return t_sysc_in_registers is
  variable tmp: t_sysc_in_registers;
begin
  tmp.gpsr_fmc_scl_i := f_x_to_zero(left.gpsr_fmc_scl_i) or f_x_to_zero(right.gpsr_fmc_scl_i);
  tmp.gpsr_fmc_sda_i := f_x_to_zero(left.gpsr_fmc_sda_i) or f_x_to_zero(right.gpsr_fmc_sda_i);
  tmp.gpsr_btn1_i := f_x_to_zero(left.gpsr_btn1_i) or f_x_to_zero(right.gpsr_btn1_i);
  tmp.gpsr_btn2_i := f_x_to_zero(left.gpsr_btn2_i) or f_x_to_zero(right.gpsr_btn2_i);
  tmp.gpsr_sfp_det_i := f_x_to_zero(left.gpsr_sfp_det_i) or f_x_to_zero(right.gpsr_sfp_det_i);
  tmp.gpsr_sfp_scl_i := f_x_to_zero(left.gpsr_sfp_scl_i) or f_x_to_zero(right.gpsr_sfp_scl_i);
  tmp.gpsr_sfp_sda_i := f_x_to_zero(left.gpsr_sfp_sda_i) or f_x_to_zero(right.gpsr_sfp_sda_i);
  tmp.gpsr_spi_sclk_i := f_x_to_zero(left.gpsr_spi_sclk_i) or f_x_to_zero(right.gpsr_spi_sclk_i);
  tmp.gpsr_spi_ncs_i := f_x_to_zero(left.gpsr_spi_ncs_i) or f_x_to_zero(right.gpsr_spi_ncs_i);
  tmp.gpsr_spi_mosi_i := f_x_to_zero(left.gpsr_spi_mosi_i) or f_x_to_zero(right.gpsr_spi_mosi_i);
  tmp.gpsr_spi_miso_i := f_x_to_zero(left.gpsr_spi_miso_i) or f_x_to_zero(right.gpsr_spi_miso_i);
  tmp.hwfr_memsize_i := f_x_to_zero(left.hwfr_memsize_i) or f_x_to_zero(right.hwfr_memsize_i);
  tmp.hwfr_storage_type_i := f_x_to_zero(left.hwfr_storage_type_i) or f_x_to_zero(right.hwfr_storage_type_i);
  tmp.hwfr_storage_sec_i := f_x_to_zero(left.hwfr_storage_sec_i) or f_x_to_zero(right.hwfr_storage_sec_i);
  tmp.hwir_name_i := f_x_to_zero(left.hwir_name_i) or f_x_to_zero(right.hwir_name_i);
  tmp.sdbfs_baddr_i := f_x_to_zero(left.sdbfs_baddr_i) or f_x_to_zero(right.sdbfs_baddr_i);
  tmp.tcr_tdiv_i := f_x_to_zero(left.tcr_tdiv_i) or f_x_to_zero(right.tcr_tdiv_i);
  tmp.tvr_i := f_x_to_zero(left.tvr_i) or f_x_to_zero(right.tvr_i);
  tmp.diag_info_ver_i := f_x_to_zero(left.diag_info_ver_i) or f_x_to_zero(right.diag_info_ver_i);
  tmp.diag_info_id_i := f_x_to_zero(left.diag_info_id_i) or f_x_to_zero(right.diag_info_id_i);
  tmp.diag_nw_rw_i := f_x_to_zero(left.diag_nw_rw_i) or f_x_to_zero(right.diag_nw_rw_i);
  tmp.diag_nw_ro_i := f_x_to_zero(left.diag_nw_ro_i) or f_x_to_zero(right.diag_nw_ro_i);
  tmp.diag_cr_adr_i := f_x_to_zero(left.diag_cr_adr_i) or f_x_to_zero(right.diag_cr_adr_i);
  tmp.diag_dat_i := f_x_to_zero(left.diag_dat_i) or f_x_to_zero(right.diag_dat_i);
  return tmp;
end function;

end package body;
