{
  "module_name": "pinctrl-jasperlake.c",
  "hash_id": "19147edf2da4944970cead821629ad3d1b4a9cad2f0d9815e5e53ff65d9d671c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-jasperlake.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define JSL_PAD_OWN\t0x020\n#define JSL_PADCFGLOCK\t0x080\n#define JSL_HOSTSW_OWN\t0x0c0\n#define JSL_GPI_IS\t0x100\n#define JSL_GPI_IE\t0x120\n\n#define JSL_GPP(r, s, e, g)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t\t.gpio_base = (g),\t\t\t\\\n\t}\n\n#define JSL_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, JSL)\n\n \nstatic const struct pinctrl_pin_desc jsl_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"CNV_BRI_DT_UART0_RTSB\"),\n\tPINCTRL_PIN(1, \"CNV_BRI_RSP_UART0_RXD\"),\n\tPINCTRL_PIN(2, \"EMMC_HIP_MON\"),\n\tPINCTRL_PIN(3, \"CNV_RGI_RSP_UART0_CTSB\"),\n\tPINCTRL_PIN(4, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(5, \"MODEM_CLKREQ\"),\n\tPINCTRL_PIN(6, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(7, \"EMMC_CMD\"),\n\tPINCTRL_PIN(8, \"EMMC_DATA0\"),\n\tPINCTRL_PIN(9, \"EMMC_DATA1\"),\n\tPINCTRL_PIN(10, \"EMMC_DATA2\"),\n\tPINCTRL_PIN(11, \"EMMC_DATA3\"),\n\tPINCTRL_PIN(12, \"EMMC_DATA4\"),\n\tPINCTRL_PIN(13, \"EMMC_DATA5\"),\n\tPINCTRL_PIN(14, \"EMMC_DATA6\"),\n\tPINCTRL_PIN(15, \"EMMC_DATA7\"),\n\tPINCTRL_PIN(16, \"EMMC_RCLK\"),\n\tPINCTRL_PIN(17, \"EMMC_CLK\"),\n\tPINCTRL_PIN(18, \"EMMC_RESETB\"),\n\tPINCTRL_PIN(19, \"A4WP_PRESENT\"),\n\t \n\tPINCTRL_PIN(20, \"SPI0_IO_2\"),\n\tPINCTRL_PIN(21, \"SPI0_IO_3\"),\n\tPINCTRL_PIN(22, \"SPI0_MOSI_IO_0\"),\n\tPINCTRL_PIN(23, \"SPI0_MISO_IO_1\"),\n\tPINCTRL_PIN(24, \"SPI0_TPM_CSB\"),\n\tPINCTRL_PIN(25, \"SPI0_FLASH_0_CSB\"),\n\tPINCTRL_PIN(26, \"SPI0_FLASH_1_CSB\"),\n\tPINCTRL_PIN(27, \"SPI0_CLK\"),\n\tPINCTRL_PIN(28, \"SPI0_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(29, \"CORE_VID_0\"),\n\tPINCTRL_PIN(30, \"CORE_VID_1\"),\n\tPINCTRL_PIN(31, \"VRALERTB\"),\n\tPINCTRL_PIN(32, \"CPU_GP_2\"),\n\tPINCTRL_PIN(33, \"CPU_GP_3\"),\n\tPINCTRL_PIN(34, \"SRCCLKREQB_0\"),\n\tPINCTRL_PIN(35, \"SRCCLKREQB_1\"),\n\tPINCTRL_PIN(36, \"SRCCLKREQB_2\"),\n\tPINCTRL_PIN(37, \"SRCCLKREQB_3\"),\n\tPINCTRL_PIN(38, \"SRCCLKREQB_4\"),\n\tPINCTRL_PIN(39, \"SRCCLKREQB_5\"),\n\tPINCTRL_PIN(40, \"PMCALERTB\"),\n\tPINCTRL_PIN(41, \"SLP_S0B\"),\n\tPINCTRL_PIN(42, \"PLTRSTB\"),\n\tPINCTRL_PIN(43, \"SPKR\"),\n\tPINCTRL_PIN(44, \"GSPI0_CS0B\"),\n\tPINCTRL_PIN(45, \"GSPI0_CLK\"),\n\tPINCTRL_PIN(46, \"GSPI0_MISO\"),\n\tPINCTRL_PIN(47, \"GSPI0_MOSI\"),\n\tPINCTRL_PIN(48, \"GSPI1_CS0B\"),\n\tPINCTRL_PIN(49, \"GSPI1_CLK\"),\n\tPINCTRL_PIN(50, \"GSPI1_MISO\"),\n\tPINCTRL_PIN(51, \"GSPI1_MOSI\"),\n\tPINCTRL_PIN(52, \"DDSP_HPD_A\"),\n\tPINCTRL_PIN(53, \"GSPI0_CLK_LOOPBK\"),\n\tPINCTRL_PIN(54, \"GSPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(55, \"ESPI_IO_0\"),\n\tPINCTRL_PIN(56, \"ESPI_IO_1\"),\n\tPINCTRL_PIN(57, \"ESPI_IO_2\"),\n\tPINCTRL_PIN(58, \"ESPI_IO_3\"),\n\tPINCTRL_PIN(59, \"ESPI_CSB\"),\n\tPINCTRL_PIN(60, \"ESPI_CLK\"),\n\tPINCTRL_PIN(61, \"ESPI_RESETB\"),\n\tPINCTRL_PIN(62, \"SMBCLK\"),\n\tPINCTRL_PIN(63, \"SMBDATA\"),\n\tPINCTRL_PIN(64, \"SMBALERTB\"),\n\tPINCTRL_PIN(65, \"CPU_GP_0\"),\n\tPINCTRL_PIN(66, \"CPU_GP_1\"),\n\tPINCTRL_PIN(67, \"USB2_OCB_1\"),\n\tPINCTRL_PIN(68, \"USB2_OCB_2\"),\n\tPINCTRL_PIN(69, \"USB2_OCB_3\"),\n\tPINCTRL_PIN(70, \"DDSP_HPD_A_TIME_SYNC_0\"),\n\tPINCTRL_PIN(71, \"DDSP_HPD_B\"),\n\tPINCTRL_PIN(72, \"DDSP_HPD_C\"),\n\tPINCTRL_PIN(73, \"USB2_OCB_0\"),\n\tPINCTRL_PIN(74, \"PCHHOTB\"),\n\tPINCTRL_PIN(75, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(76, \"SNDW1_CLK\"),\n\tPINCTRL_PIN(77, \"SNDW1_DATA\"),\n\tPINCTRL_PIN(78, \"SNDW2_CLK\"),\n\tPINCTRL_PIN(79, \"SNDW2_DATA\"),\n\tPINCTRL_PIN(80, \"SNDW1_CLK\"),\n\tPINCTRL_PIN(81, \"SNDW1_DATA\"),\n\tPINCTRL_PIN(82, \"SNDW4_CLK_DMIC_CLK_0\"),\n\tPINCTRL_PIN(83, \"SNDW4_DATA_DMIC_DATA_0\"),\n\t \n\tPINCTRL_PIN(84, \"HDA_BCLK\"),\n\tPINCTRL_PIN(85, \"HDA_SYNC\"),\n\tPINCTRL_PIN(86, \"HDA_SDO\"),\n\tPINCTRL_PIN(87, \"HDA_SDI_0\"),\n\tPINCTRL_PIN(88, \"HDA_RSTB\"),\n\tPINCTRL_PIN(89, \"HDA_SDI_1\"),\n\tPINCTRL_PIN(90, \"I2S1_SFRM\"),\n\tPINCTRL_PIN(91, \"I2S1_TXD\"),\n\t \n\tPINCTRL_PIN(92, \"GPPC_H_0\"),\n\tPINCTRL_PIN(93, \"SD_PWR_EN_B\"),\n\tPINCTRL_PIN(94, \"MODEM_CLKREQ\"),\n\tPINCTRL_PIN(95, \"SX_EXIT_HOLDOFFB\"),\n\tPINCTRL_PIN(96, \"I2C2_SDA\"),\n\tPINCTRL_PIN(97, \"I2C2_SCL\"),\n\tPINCTRL_PIN(98, \"I2C3_SDA\"),\n\tPINCTRL_PIN(99, \"I2C3_SCL\"),\n\tPINCTRL_PIN(100, \"I2C4_SDA\"),\n\tPINCTRL_PIN(101, \"I2C4_SCL\"),\n\tPINCTRL_PIN(102, \"CPU_VCCIO_PWR_GATEB\"),\n\tPINCTRL_PIN(103, \"I2S2_SCLK\"),\n\tPINCTRL_PIN(104, \"I2S2_SFRM\"),\n\tPINCTRL_PIN(105, \"I2S2_TXD\"),\n\tPINCTRL_PIN(106, \"I2S2_RXD\"),\n\tPINCTRL_PIN(107, \"I2S1_SCLK\"),\n\tPINCTRL_PIN(108, \"GPPC_H_16\"),\n\tPINCTRL_PIN(109, \"GPPC_H_17\"),\n\tPINCTRL_PIN(110, \"GPPC_H_18\"),\n\tPINCTRL_PIN(111, \"GPPC_H_19\"),\n\tPINCTRL_PIN(112, \"GPPC_H_20\"),\n\tPINCTRL_PIN(113, \"GPPC_H_21\"),\n\tPINCTRL_PIN(114, \"GPPC_H_22\"),\n\tPINCTRL_PIN(115, \"GPPC_H_23\"),\n\t \n\tPINCTRL_PIN(116, \"SPI1_CSB\"),\n\tPINCTRL_PIN(117, \"SPI1_CLK\"),\n\tPINCTRL_PIN(118, \"SPI1_MISO_IO_1\"),\n\tPINCTRL_PIN(119, \"SPI1_MOSI_IO_0\"),\n\tPINCTRL_PIN(120, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(121, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(122, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(123, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(124, \"ISH_SPI_CSB\"),\n\tPINCTRL_PIN(125, \"ISH_SPI_CLK\"),\n\tPINCTRL_PIN(126, \"ISH_SPI_MISO\"),\n\tPINCTRL_PIN(127, \"ISH_SPI_MOSI\"),\n\tPINCTRL_PIN(128, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(129, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(130, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(131, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(132, \"SPI1_IO_2\"),\n\tPINCTRL_PIN(133, \"SPI1_IO_3\"),\n\tPINCTRL_PIN(134, \"I2S_MCLK\"),\n\tPINCTRL_PIN(135, \"CNV_MFUART2_RXD\"),\n\tPINCTRL_PIN(136, \"CNV_MFUART2_TXD\"),\n\tPINCTRL_PIN(137, \"CNV_PA_BLANKING\"),\n\tPINCTRL_PIN(138, \"I2C5_SDA\"),\n\tPINCTRL_PIN(139, \"I2C5_SCL\"),\n\tPINCTRL_PIN(140, \"GSPI2_CLK_LOOPBK\"),\n\tPINCTRL_PIN(141, \"SPI1_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(142, \"CNV_BTEN\"),\n\tPINCTRL_PIN(143, \"CNV_WCEN\"),\n\tPINCTRL_PIN(144, \"CNV_BT_HOST_WAKEB\"),\n\tPINCTRL_PIN(145, \"CNV_BT_IF_SELECT\"),\n\tPINCTRL_PIN(146, \"vCNV_BT_UART_TXD\"),\n\tPINCTRL_PIN(147, \"vCNV_BT_UART_RXD\"),\n\tPINCTRL_PIN(148, \"vCNV_BT_UART_CTS_B\"),\n\tPINCTRL_PIN(149, \"vCNV_BT_UART_RTS_B\"),\n\tPINCTRL_PIN(150, \"vCNV_MFUART1_TXD\"),\n\tPINCTRL_PIN(151, \"vCNV_MFUART1_RXD\"),\n\tPINCTRL_PIN(152, \"vCNV_MFUART1_CTS_B\"),\n\tPINCTRL_PIN(153, \"vCNV_MFUART1_RTS_B\"),\n\tPINCTRL_PIN(154, \"vUART0_TXD\"),\n\tPINCTRL_PIN(155, \"vUART0_RXD\"),\n\tPINCTRL_PIN(156, \"vUART0_CTS_B\"),\n\tPINCTRL_PIN(157, \"vUART0_RTS_B\"),\n\tPINCTRL_PIN(158, \"vISH_UART0_TXD\"),\n\tPINCTRL_PIN(159, \"vISH_UART0_RXD\"),\n\tPINCTRL_PIN(160, \"vISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(161, \"vISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(162, \"vCNV_BT_I2S_BCLK\"),\n\tPINCTRL_PIN(163, \"vCNV_BT_I2S_WS_SYNC\"),\n\tPINCTRL_PIN(164, \"vCNV_BT_I2S_SDO\"),\n\tPINCTRL_PIN(165, \"vCNV_BT_I2S_SDI\"),\n\tPINCTRL_PIN(166, \"vI2S2_SCLK\"),\n\tPINCTRL_PIN(167, \"vI2S2_SFRM\"),\n\tPINCTRL_PIN(168, \"vI2S2_TXD\"),\n\tPINCTRL_PIN(169, \"vI2S2_RXD\"),\n\tPINCTRL_PIN(170, \"vSD3_CD_B\"),\n\t \n\tPINCTRL_PIN(171, \"GPPC_C_0\"),\n\tPINCTRL_PIN(172, \"GPPC_C_1\"),\n\tPINCTRL_PIN(173, \"GPPC_C_2\"),\n\tPINCTRL_PIN(174, \"GPPC_C_3\"),\n\tPINCTRL_PIN(175, \"GPPC_C_4\"),\n\tPINCTRL_PIN(176, \"GPPC_C_5\"),\n\tPINCTRL_PIN(177, \"SUSWARNB_SUSPWRDNACK\"),\n\tPINCTRL_PIN(178, \"SUSACKB\"),\n\tPINCTRL_PIN(179, \"UART0_RXD\"),\n\tPINCTRL_PIN(180, \"UART0_TXD\"),\n\tPINCTRL_PIN(181, \"UART0_RTSB\"),\n\tPINCTRL_PIN(182, \"UART0_CTSB\"),\n\tPINCTRL_PIN(183, \"UART1_RXD\"),\n\tPINCTRL_PIN(184, \"UART1_TXD\"),\n\tPINCTRL_PIN(185, \"UART1_RTSB\"),\n\tPINCTRL_PIN(186, \"UART1_CTSB\"),\n\tPINCTRL_PIN(187, \"I2C0_SDA\"),\n\tPINCTRL_PIN(188, \"I2C0_SCL\"),\n\tPINCTRL_PIN(189, \"I2C1_SDA\"),\n\tPINCTRL_PIN(190, \"I2C1_SCL\"),\n\tPINCTRL_PIN(191, \"UART2_RXD\"),\n\tPINCTRL_PIN(192, \"UART2_TXD\"),\n\tPINCTRL_PIN(193, \"UART2_RTSB\"),\n\tPINCTRL_PIN(194, \"UART2_CTSB\"),\n\t \n\tPINCTRL_PIN(195, \"L_BKLTEN\"),\n\tPINCTRL_PIN(196, \"L_BKLTCTL\"),\n\tPINCTRL_PIN(197, \"L_VDDEN\"),\n\tPINCTRL_PIN(198, \"SYS_PWROK\"),\n\tPINCTRL_PIN(199, \"SYS_RESETB\"),\n\tPINCTRL_PIN(200, \"MLK_RSTB\"),\n\t \n\tPINCTRL_PIN(201, \"ISH_GP_0\"),\n\tPINCTRL_PIN(202, \"ISH_GP_1\"),\n\tPINCTRL_PIN(203, \"IMGCLKOUT_1\"),\n\tPINCTRL_PIN(204, \"ISH_GP_2\"),\n\tPINCTRL_PIN(205, \"IMGCLKOUT_2\"),\n\tPINCTRL_PIN(206, \"SATA_LEDB\"),\n\tPINCTRL_PIN(207, \"IMGCLKOUT_3\"),\n\tPINCTRL_PIN(208, \"ISH_GP_3\"),\n\tPINCTRL_PIN(209, \"ISH_GP_4\"),\n\tPINCTRL_PIN(210, \"ISH_GP_5\"),\n\tPINCTRL_PIN(211, \"ISH_GP_6\"),\n\tPINCTRL_PIN(212, \"ISH_GP_7\"),\n\tPINCTRL_PIN(213, \"IMGCLKOUT_4\"),\n\tPINCTRL_PIN(214, \"DDPA_CTRLCLK\"),\n\tPINCTRL_PIN(215, \"DDPA_CTRLDATA\"),\n\tPINCTRL_PIN(216, \"DDPB_CTRLCLK\"),\n\tPINCTRL_PIN(217, \"DDPB_CTRLDATA\"),\n\tPINCTRL_PIN(218, \"DDPC_CTRLCLK\"),\n\tPINCTRL_PIN(219, \"DDPC_CTRLDATA\"),\n\tPINCTRL_PIN(220, \"IMGCLKOUT_5\"),\n\tPINCTRL_PIN(221, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(222, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(223, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(224, \"CNV_RGI_RSP\"),\n\t \n\tPINCTRL_PIN(225, \"SD3_CMD\"),\n\tPINCTRL_PIN(226, \"SD3_D0\"),\n\tPINCTRL_PIN(227, \"SD3_D1\"),\n\tPINCTRL_PIN(228, \"SD3_D2\"),\n\tPINCTRL_PIN(229, \"SD3_D3\"),\n\tPINCTRL_PIN(230, \"SD3_CDB\"),\n\tPINCTRL_PIN(231, \"SD3_CLK\"),\n\tPINCTRL_PIN(232, \"SD3_WP\"),\n};\n\nstatic const struct intel_padgroup jsl_community0_gpps[] = {\n\tJSL_GPP(0, 0, 19, 320),\t\t\t\t \n\tJSL_GPP(1, 20, 28, INTEL_GPIO_BASE_NOMAP),\t \n\tJSL_GPP(2, 29, 54, 32),\t\t\t\t \n\tJSL_GPP(3, 55, 75, 64),\t\t\t\t \n\tJSL_GPP(4, 76, 83, 96),\t\t\t\t \n\tJSL_GPP(5, 84, 91, 128),\t\t\t \n};\n\nstatic const struct intel_padgroup jsl_community1_gpps[] = {\n\tJSL_GPP(0, 92, 115, 160),\t\t\t \n\tJSL_GPP(1, 116, 141, 192),\t\t\t \n\tJSL_GPP(2, 142, 170, 224),\t\t\t \n\tJSL_GPP(3, 171, 194, 256),\t\t\t \n};\n\nstatic const struct intel_padgroup jsl_community4_gpps[] = {\n\tJSL_GPP(0, 195, 200, INTEL_GPIO_BASE_NOMAP),\t \n\tJSL_GPP(1, 201, 224, 288),\t\t\t \n};\n\nstatic const struct intel_padgroup jsl_community5_gpps[] = {\n\tJSL_GPP(0, 225, 232, INTEL_GPIO_BASE_ZERO),\t \n};\n\nstatic const struct intel_community jsl_communities[] = {\n\tJSL_COMMUNITY(0, 0, 91, jsl_community0_gpps),\n\tJSL_COMMUNITY(1, 92, 194, jsl_community1_gpps),\n\tJSL_COMMUNITY(2, 195, 224, jsl_community4_gpps),\n\tJSL_COMMUNITY(3, 225, 232, jsl_community5_gpps),\n};\n\nstatic const struct intel_pinctrl_soc_data jsl_soc_data = {\n\t.pins = jsl_pins,\n\t.npins = ARRAY_SIZE(jsl_pins),\n\t.communities = jsl_communities,\n\t.ncommunities = ARRAY_SIZE(jsl_communities),\n};\n\nstatic const struct acpi_device_id jsl_pinctrl_acpi_match[] = {\n\t{ \"INT34C8\", (kernel_ulong_t)&jsl_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, jsl_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(jsl_pinctrl_pm_ops);\n\nstatic struct platform_driver jsl_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"jasperlake-pinctrl\",\n\t\t.acpi_match_table = jsl_pinctrl_acpi_match,\n\t\t.pm = &jsl_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(jsl_pinctrl_driver);\n\nMODULE_AUTHOR(\"Andy Shevchenko <andriy.shevchenko@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Jasper Lake PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}