Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/umber/OneDrive/Desktop/p_asdi/3_MacchineAritmetiche/Moltiplicatore_Booth/Moltiplicatore_Booth.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/umber/OneDrive/Desktop/p_asdi/3_MacchineAritmetiche/Moltiplicatore_Booth/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:79]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/umber/OneDrive/Desktop/p_asdi/3_MacchineAritmetiche/Moltiplicatore_Booth/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:91]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/umber/OneDrive/Desktop/p_asdi/3_MacchineAritmetiche/Moltiplicatore_Booth/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:115]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/umber/OneDrive/Desktop/p_asdi/3_MacchineAritmetiche/Moltiplicatore_Booth/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
