C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/final_ALU/adder_8bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity adder_8bits
-- Compiling architecture adder_8bits of adder_8bits

} {} {}}
