Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dual_port_ram_behav xil_defaultlib.tb_dual_port_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/younas/Documents/Vivado/dual_port_bram/dual_port_bram.srcs/sources_1/new/block_ram_dual_port.sv" Line 1. Module block_ram_dual_port doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/younas/Documents/Vivado/dual_port_bram/dual_port_bram.srcs/sources_1/new/block_ram_dual_port.sv" Line 1. Module block_ram_dual_port doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.block_ram_dual_port
Compiling module xil_defaultlib.tb_dual_port_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dual_port_ram_behav
