$date
	Thu Jun 23 18:17:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 4 " address [3:0] $end
$var reg 1 # clock $end
$var reg 4 $ length [3:0] $end
$var reg 1 % rd $end
$var reg 1 & rddatavalid $end
$var reg 1 ' ready $end
$var reg 1 ( reset $end
$var reg 32 ) wdata [31:0] $end
$var reg 1 * wr $end
$scope module uut $end
$var wire 1 + Rx_clock $end
$var wire 4 , Rx_io_ADD [3:0] $end
$var wire 1 - Rx_io_RD $end
$var wire 1 . Rx_io_TOP_RDDATAVALID $end
$var wire 1 / Rx_io_TOP_READY $end
$var wire 32 0 Rx_io_WDATA [31:0] $end
$var wire 1 1 Rx_io_WR $end
$var wire 1 2 Tx_clock $end
$var wire 32 3 Tx_io_RDATA [31:0] $end
$var wire 1 4 Tx_io_RX_RDDATAVALID $end
$var wire 1 5 Tx_io_RX_READY $end
$var wire 4 6 Tx_io_TOP_ADDRESS [3:0] $end
$var wire 4 7 Tx_io_TOP_LENGTH [3:0] $end
$var wire 1 8 Tx_io_TOP_RD $end
$var wire 32 9 Tx_io_TOP_WDATA [31:0] $end
$var wire 1 : Tx_io_TOP_WR $end
$var wire 1 ; Tx_reset $end
$var wire 1 # clock $end
$var wire 4 < io_top_address [3:0] $end
$var wire 4 = io_top_length [3:0] $end
$var wire 1 % io_top_rd $end
$var wire 32 > io_top_rdata [31:0] $end
$var wire 1 & io_top_rddatavalid $end
$var wire 1 ' io_top_ready $end
$var wire 32 ? io_top_wdata [31:0] $end
$var wire 1 * io_top_wr $end
$var wire 1 ( reset $end
$var wire 1 @ Tx_io_WR $end
$var wire 32 A Tx_io_WDATA [31:0] $end
$var wire 32 B Tx_io_TOP_RDATA [31:0] $end
$var wire 1 C Tx_io_RD $end
$var wire 4 D Tx_io_ADDRESS [3:0] $end
$var wire 1 E Rx_io_READY $end
$var wire 1 F Rx_io_RDDATAVALID $end
$var wire 32 G Rx_io_RDATA [31:0] $end
$scope module Rx $end
$var wire 1 H _T_3 $end
$var wire 1 I _T_4 $end
$var wire 1 J _T_5 $end
$var wire 1 + clock $end
$var wire 4 K io_ADD [3:0] $end
$var wire 1 - io_RD $end
$var wire 1 F io_RDDATAVALID $end
$var wire 1 E io_READY $end
$var wire 1 . io_TOP_RDDATAVALID $end
$var wire 1 / io_TOP_READY $end
$var wire 32 L io_WDATA [31:0] $end
$var wire 1 1 io_WR $end
$var wire 1 M r_wr $end
$var wire 32 N rf__T_10_data [31:0] $end
$var wire 1 O rf__T_8_en $end
$var wire 1 P rf__T_8_mask $end
$var wire 32 Q rf__T_8_data [31:0] $end
$var wire 4 R rf__T_8_addr [3:0] $end
$var wire 4 S rf__T_10_addr [3:0] $end
$var wire 32 T io_RDATA [31:0] $end
$var wire 32 U _GEN_3 [31:0] $end
$var wire 32 V _GEN_13 [31:0] $end
$var wire 1 W _GEN_12 $end
$upscope $end
$scope module Tx $end
$var wire 1 X _GEN_17 $end
$var wire 1 Y _GEN_55 $end
$var wire 1 Z _GEN_56 $end
$var wire 1 [ _T_27 $end
$var wire 1 \ _T_28 $end
$var wire 1 ] _T_29 $end
$var wire 1 2 clock $end
$var wire 4 ^ io_ADDRESS [3:0] $end
$var wire 1 C io_RD $end
$var wire 32 _ io_RDATA [31:0] $end
$var wire 1 4 io_RX_RDDATAVALID $end
$var wire 1 5 io_RX_READY $end
$var wire 4 ` io_TOP_ADDRESS [3:0] $end
$var wire 4 a io_TOP_LENGTH [3:0] $end
$var wire 1 8 io_TOP_RD $end
$var wire 32 b io_TOP_WDATA [31:0] $end
$var wire 1 : io_TOP_WR $end
$var wire 1 @ io_WR $end
$var wire 1 c read_write $end
$var wire 1 ; reset $end
$var wire 32 d io_WDATA [31:0] $end
$var wire 32 e io_TOP_RDATA [31:0] $end
$var wire 3 f _T_8 [2:0] $end
$var wire 1 g _T_5 $end
$var wire 4 h _T_35 [3:0] $end
$var wire 4 i _T_33 [3:0] $end
$var wire 1 j _T_31 $end
$var wire 1 k _T_3 $end
$var wire 1 l _T_26 $end
$var wire 1 m _T_12 $end
$var wire 32 n _GEN_74 [31:0] $end
$var wire 32 o _GEN_49 [31:0] $end
$var reg 4 p r_address [3:0] $end
$var reg 4 q r_len [3:0] $end
$var reg 1 r r_rd $end
$var reg 3 s r_transaction_cnt [2:0] $end
$var reg 32 t r_wdata [31:0] $end
$var reg 1 u r_wr $end
$var reg 1 v read_wait $end
$var reg 2 w state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx w
xv
xu
bx t
bx s
xr
bx q
bx p
bx o
bx n
xm
xl
xk
xj
bx i
bx h
xg
bx f
bx e
bx d
xc
bx b
bx a
bx `
bx _
bx ^
x]
x\
x[
xZ
xY
xX
xW
bx V
bx U
bx T
bx S
bx R
bx Q
1P
xO
bx N
xM
bx L
bx K
xJ
xI
xH
bx G
xF
xE
bx D
xC
bx B
bx A
x@
bx ?
bx >
bx =
bx <
x;
x:
bx 9
x8
bx 7
bx 6
x5
x4
bx 3
02
x1
bx 0
x/
x.
x-
bx ,
0+
x*
bx )
x(
x'
x&
x%
bx $
0#
bx "
bx !
$end
#5000
12
1+
1#
#10000
02
0+
0#
#15000
b0 !
b0 >
b0 B
b0 e
b0 3
b0 _
b0 G
b0 T
b0 o
0O
b0 V
b0 n
0c
1[
1H
b0 U
0W
0M
b0 Q
b0 S
b0 R
0Z
0Y
1k
0l
b0 w
0v
1g
b1 f
b0 s
0-
0C
0r
01
0@
0u
b0 0
b0 L
b0 A
b0 d
b0 t
b1 i
b0 ,
b0 K
b0 D
b0 ^
b0 p
0j
b1111 h
b0 q
12
1+
1#
08
0%
0:
0*
1;
1(
#20000
02
0+
0#
#25000
1O
1M
b1010 Q
b110 S
b110 R
1Y
0k
1l
b1 w
11
1@
1u
b1010 0
b1010 L
b1010 A
b1010 d
b1010 t
b111 i
b110 ,
b110 K
b110 D
b110 ^
b110 p
1j
b11 h
b100 q
1J
1]
1I
1X
1\
1:
1*
15
1E
1/
1'
b1010 9
b1010 b
b1010 )
b1010 ?
1m
b100 7
b100 a
b100 $
b100 =
b110 6
b110 `
b110 "
b110 <
0;
0(
12
1+
1#
#30000
02
0+
0#
#35000
xc
b1011 Q
b111 S
b111 R
1v
b1011 0
b1011 L
b1011 A
b1011 d
b1011 t
b1000 i
b111 ,
b111 K
b111 D
b111 ^
b111 p
b10 h
b11 q
bx N
0:
0*
b1011 9
b1011 b
b1011 )
b1011 ?
0m
b0 7
b0 a
b0 $
b0 =
b0 6
b0 `
b0 "
b0 <
12
1+
1#
#40000
02
0+
0#
#45000
b1100 Q
b1000 S
b1000 R
b1100 0
b1100 L
b1100 A
b1100 d
b1100 t
b1001 i
b1000 ,
b1000 K
b1000 D
b1000 ^
b1000 p
b1 h
b10 q
bx N
15
1E
1/
1'
b1100 9
b1100 b
b1100 )
b1100 ?
12
1+
1#
#50000
02
0+
0#
#55000
b1101 Q
b1001 S
b1001 R
0Y
b1101 0
b1101 L
b1101 A
b1101 d
b1101 t
b1010 i
b1001 ,
b1001 K
b1001 D
b1001 ^
b1001 p
0j
b0 h
b1 q
bx N
b1101 9
b1101 b
b1101 )
b1101 ?
12
1+
1#
#60000
02
0+
0#
#65000
0O
0c
0M
b0 Q
b0 S
b0 R
1k
0l
b0 w
0v
01
0@
0u
b0 0
b0 L
b0 A
b0 d
b0 t
b1 i
b0 ,
b0 K
b0 D
b0 ^
b0 p
b1111 h
b0 q
bx N
b0 9
b0 b
b0 )
b0 ?
12
1+
1#
#70000
02
0+
0#
#75000
b1010 !
b1010 >
b1010 B
b1010 e
b1010 n
b1010 o
b1010 3
b1010 _
b1010 G
b1010 T
0\
0I
b1010 V
1c
0[
0H
b1010 U
1W
b1010 N
b110 S
b110 R
1Z
0k
1l
b1 w
1v
1-
1C
1r
b111 i
b110 ,
b110 K
b110 D
b110 ^
b110 p
1j
b11 h
b100 q
14
1F
1.
1&
18
1%
1m
b100 7
b100 a
b100 $
b100 =
b110 6
b110 `
b110 "
b110 <
12
1+
1#
#80000
02
0+
0#
#85000
b1011 !
b1011 >
b1011 B
b1011 e
b1011 n
b1011 o
b1011 3
b1011 _
b1011 G
b1011 T
b1011 V
b1011 U
b1011 N
b111 S
b111 R
b1000 i
b111 ,
b111 K
b111 D
b111 ^
b111 p
b10 h
b11 q
08
0%
0m
b0 7
b0 a
b0 $
b0 =
b0 6
b0 `
b0 "
b0 <
12
1+
1#
#90000
02
0+
0#
#95000
b1100 !
b1100 >
b1100 B
b1100 e
b1100 n
b1100 o
b1100 3
b1100 _
b1100 G
b1100 T
b1100 V
b1100 U
b1100 N
b1000 S
b1000 R
b1001 i
b1000 ,
b1000 K
b1000 D
b1000 ^
b1000 p
b1 h
b10 q
12
1+
1#
#100000
02
0+
0#
#105000
b1101 !
b1101 >
b1101 B
b1101 e
b1101 n
b1101 o
b1101 3
b1101 _
b1101 G
b1101 T
b1101 V
b1101 U
b1101 N
b1001 S
b1001 R
0Z
b1010 i
b1001 ,
b1001 K
b1001 D
b1001 ^
b1001 p
0j
b0 h
b1 q
12
1+
1#
#110000
02
0+
0#
#115000
b0 !
b0 >
b0 B
b0 e
b0 3
b0 _
b0 G
b0 T
b0 o
1\
1I
b0 V
b0 n
0c
1[
1H
b0 U
0W
bx N
b0 S
b0 R
1k
0l
b0 w
0v
0-
0C
0r
b1 i
b0 ,
b0 K
b0 D
b0 ^
b0 p
b1111 h
b0 q
12
1+
1#
#120000
02
0+
0#
#125000
12
1+
1#
#130000
02
0+
0#
#135000
12
1+
1#
#140000
02
0+
0#
#145000
12
1+
1#
#150000
02
0+
0#
#155000
12
1+
1#
#160000
02
0+
0#
#165000
12
1+
1#
#170000
02
0+
0#
#175000
12
1+
1#
#180000
02
0+
0#
#185000
12
1+
1#
