vendor_name = ModelSim
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/xorfour.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Selector21.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/QuadSelector21.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/overflowDetect.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Lab2Adder.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/InstructionRegister.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/FlagRegister.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/andfour.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/alu.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Accumulator.bdf
source_file = 1, TRISCRAMf14A.v
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/opCodeDecoder.v
source_file = 1, accController.v
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Waveform.vwf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ACCWave.vwf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/partA.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74157.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/altsyncram_rlc1.tdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.hex
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/adder.bdf
source_file = 1, C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/fourtosev.v
design_name = partA
instance = comp, \PC|inst|25~_emulated , PC|inst|25~_emulated, partA, 1
instance = comp, \ACC|inst2|23~_emulated , ACC|inst2|23~_emulated, partA, 1
instance = comp, \inst6|inst|Selector0~3 , inst6|inst|Selector0~3, partA, 1
instance = comp, \inst6|inst|Selector0~4 , inst6|inst|Selector0~4, partA, 1
instance = comp, \PC|inst|25~3 , PC|inst|25~3, partA, 1
instance = comp, \PC|inst|25~0 , PC|inst|25~0, partA, 1
instance = comp, \ACC|inst2|23~3 , ACC|inst2|23~3, partA, 1
instance = comp, \ACC|inst2|23~0 , ACC|inst2|23~0, partA, 1
instance = comp, \PC|inst|5 , PC|inst|5, partA, 1
instance = comp, \PC|inst|51 , PC|inst|51, partA, 1
instance = comp, \PC|inst|21 , PC|inst|21, partA, 1
instance = comp, \ACC|inst2|5 , ACC|inst2|5, partA, 1
instance = comp, \ACC|inst2|51 , ACC|inst2|51, partA, 1
instance = comp, \ACC|inst2|21 , ACC|inst2|21, partA, 1
instance = comp, \ACC|inst2|24~1 , ACC|inst2|24~1, partA, 1
instance = comp, \inst6|inst|state.0100~clkctrl , inst6|inst|state.0100~clkctrl, partA, 1
instance = comp, \CLKcontroller~I , CLKcontroller, partA, 1
instance = comp, \inst3~clkctrl , inst3~clkctrl, partA, 1
instance = comp, \PC|inst|55 , PC|inst|55, partA, 1
instance = comp, \PC|inst|23~1 , PC|inst|23~1, partA, 1
instance = comp, \PC|inst|23~3 , PC|inst|23~3, partA, 1
instance = comp, \inst6|inst|state.0000~feeder , inst6|inst|state.0000~feeder, partA, 1
instance = comp, \CLRcontroller~I , CLRcontroller, partA, 1
instance = comp, \inst6|inst|state.0000 , inst6|inst|state.0000, partA, 1
instance = comp, \PC|inst|88~0 , PC|inst|88~0, partA, 1
instance = comp, \PC|inst|23~0 , PC|inst|23~0, partA, 1
instance = comp, \PC|inst|23~_emulated , PC|inst|23~_emulated, partA, 1
instance = comp, \PC|inst|23~2 , PC|inst|23~2, partA, 1
instance = comp, \MemAddSel|25~0 , MemAddSel|25~0, partA, 1
instance = comp, \Adder1|inst4|inst2|inst5~0 , Adder1|inst4|inst2|inst5~0, partA, 1
instance = comp, \inst6|inst|state~31 , inst6|inst|state~31, partA, 1
instance = comp, \inst6|inst|state.1010 , inst6|inst|state.1010, partA, 1
instance = comp, \inst6|inst|Selector1~0 , inst6|inst|Selector1~0, partA, 1
instance = comp, \inst6|inst|state.1011 , inst6|inst|state.1011, partA, 1
instance = comp, \~GND , ~GND, partA, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a3 , inst5|altsyncram_component|auto_generated|ram_block1a3, partA, 1
instance = comp, \inst19|inst2 , inst19|inst2, partA, 1
instance = comp, \inst19|inst3 , inst19|inst3, partA, 1
instance = comp, \inst6|inst2|Decoder0~2 , inst6|inst2|Decoder0~2, partA, 1
instance = comp, \inst6|inst|state~29 , inst6|inst|state~29, partA, 1
instance = comp, \inst6|inst|state.0101 , inst6|inst|state.0101, partA, 1
instance = comp, \ACC|inst2|86~0 , ACC|inst2|86~0, partA, 1
instance = comp, \ACC|inst2|53 , ACC|inst2|53, partA, 1
instance = comp, \ACC|inst2|25~1 , ACC|inst2|25~1, partA, 1
instance = comp, \ACC|inst2|25~3 , ACC|inst2|25~3, partA, 1
instance = comp, \ACC|inst2|25~0 , ACC|inst2|25~0, partA, 1
instance = comp, \ACC|inst2|25~_emulated , ACC|inst2|25~_emulated, partA, 1
instance = comp, \ACC|inst2|25~2 , ACC|inst2|25~2, partA, 1
instance = comp, \ACC|inst2|87~0 , ACC|inst2|87~0, partA, 1
instance = comp, \Adder1|inst4|inst2|inst6~0 , Adder1|inst4|inst2|inst6~0, partA, 1
instance = comp, \ACC|inst2|87~1 , ACC|inst2|87~1, partA, 1
instance = comp, \ACC|inst2|54 , ACC|inst2|54, partA, 1
instance = comp, \ACC|inst2|24~3 , ACC|inst2|24~3, partA, 1
instance = comp, \ACC|inst2|24~0 , ACC|inst2|24~0, partA, 1
instance = comp, \ACC|inst2|24~_emulated , ACC|inst2|24~_emulated, partA, 1
instance = comp, \ACC|inst2|24~2 , ACC|inst2|24~2, partA, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a0 , inst5|altsyncram_component|auto_generated|ram_block1a0, partA, 1
instance = comp, \PC|inst|87~0 , PC|inst|87~0, partA, 1
instance = comp, \PC|inst|54 , PC|inst|54, partA, 1
instance = comp, \PC|inst|24~1 , PC|inst|24~1, partA, 1
instance = comp, \PC|inst|24~3 , PC|inst|24~3, partA, 1
instance = comp, \PC|inst|24~0 , PC|inst|24~0, partA, 1
instance = comp, \PC|inst|24~_emulated , PC|inst|24~_emulated, partA, 1
instance = comp, \PC|inst|24~2 , PC|inst|24~2, partA, 1
instance = comp, \MemAddSel|24~0 , MemAddSel|24~0, partA, 1
instance = comp, \ACC|inst2|52 , ACC|inst2|52, partA, 1
instance = comp, \ACC|inst2|26~1 , ACC|inst2|26~1, partA, 1
instance = comp, \ACC|inst2|26~3 , ACC|inst2|26~3, partA, 1
instance = comp, \ACC|inst2|85~0 , ACC|inst2|85~0, partA, 1
instance = comp, \ACC|inst2|26~0 , ACC|inst2|26~0, partA, 1
instance = comp, \ACC|inst2|26~_emulated , ACC|inst2|26~_emulated, partA, 1
instance = comp, \ACC|inst2|26~2 , ACC|inst2|26~2, partA, 1
instance = comp, \PC|inst|53 , PC|inst|53, partA, 1
instance = comp, \PC|inst|25~1 , PC|inst|25~1, partA, 1
instance = comp, \PC|inst|86~0 , PC|inst|86~0, partA, 1
instance = comp, \PC|inst|25~2 , PC|inst|25~2, partA, 1
instance = comp, \MemAddSel|23~0 , MemAddSel|23~0, partA, 1
instance = comp, \Adder1|inst4|inst4|inst5~0 , Adder1|inst4|inst4|inst5~0, partA, 1
instance = comp, \ACC|inst2|55 , ACC|inst2|55, partA, 1
instance = comp, \ACC|inst2|88~0 , ACC|inst2|88~0, partA, 1
instance = comp, \ACC|inst2|23~1 , ACC|inst2|23~1, partA, 1
instance = comp, \ACC|inst2|23~2 , ACC|inst2|23~2, partA, 1
instance = comp, \inst19|inst , inst19|inst, partA, 1
instance = comp, \inst19|inst4 , inst19|inst4, partA, 1
instance = comp, \inst6|inst2|Decoder0~1 , inst6|inst2|Decoder0~1, partA, 1
instance = comp, \inst6|inst|state~25 , inst6|inst|state~25, partA, 1
instance = comp, \inst6|inst|state.1000 , inst6|inst|state.1000, partA, 1
instance = comp, \inst6|inst|state.1001 , inst6|inst|state.1001, partA, 1
instance = comp, \inst6|inst2|Decoder0~3 , inst6|inst2|Decoder0~3, partA, 1
instance = comp, \inst6|inst|Selector3~0 , inst6|inst|Selector3~0, partA, 1
instance = comp, \inst6|inst|state.1111 , inst6|inst|state.1111, partA, 1
instance = comp, \inst6|inst|Selector0~2 , inst6|inst|Selector0~2, partA, 1
instance = comp, \inst6|inst|state~30 , inst6|inst|state~30, partA, 1
instance = comp, \inst6|inst|Selector0~5 , inst6|inst|Selector0~5, partA, 1
instance = comp, \inst6|inst2|Decoder0~4 , inst6|inst2|Decoder0~4, partA, 1
instance = comp, \inst6|inst|Selector0~0 , inst6|inst|Selector0~0, partA, 1
instance = comp, \inst6|inst|Selector0~1 , inst6|inst|Selector0~1, partA, 1
instance = comp, \inst6|inst|Selector0~6 , inst6|inst|Selector0~6, partA, 1
instance = comp, \inst6|inst|state.0001 , inst6|inst|state.0001, partA, 1
instance = comp, \inst6|inst|state~27 , inst6|inst|state~27, partA, 1
instance = comp, \inst6|inst|state.0010 , inst6|inst|state.0010, partA, 1
instance = comp, \inst6|inst|state.0011 , inst6|inst|state.0011, partA, 1
instance = comp, \inst6|inst|state.0100 , inst6|inst|state.0100, partA, 1
instance = comp, \inst6|inst2|Decoder0~0 , inst6|inst2|Decoder0~0, partA, 1
instance = comp, \inst6|inst|state~24 , inst6|inst|state~24, partA, 1
instance = comp, \inst6|inst|state.0111 , inst6|inst|state.0111, partA, 1
instance = comp, \inst6|inst|state~26 , inst6|inst|state~26, partA, 1
instance = comp, \inst6|inst|state.1100 , inst6|inst|state.1100, partA, 1
instance = comp, \inst6|inst|WideOr5 , inst6|inst|WideOr5, partA, 1
instance = comp, \PC|inst|52 , PC|inst|52, partA, 1
instance = comp, \PC|inst|85~0 , PC|inst|85~0, partA, 1
instance = comp, \PC|inst|26~1 , PC|inst|26~1, partA, 1
instance = comp, \PC|inst|26~3 , PC|inst|26~3, partA, 1
instance = comp, \PC|inst|26~0 , PC|inst|26~0, partA, 1
instance = comp, \PC|inst|26~_emulated , PC|inst|26~_emulated, partA, 1
instance = comp, \PC|inst|26~2 , PC|inst|26~2, partA, 1
instance = comp, \MemAddSel|22~0 , MemAddSel|22~0, partA, 1
instance = comp, \inst6|inst|WideOr6 , inst6|inst|WideOr6, partA, 1
instance = comp, \inst6|inst|C42 , inst6|inst|C42, partA, 1
instance = comp, \inst6|inst|state~28 , inst6|inst|state~28, partA, 1
instance = comp, \inst6|inst|state.0110 , inst6|inst|state.0110, partA, 1
instance = comp, \MDoutHex|WideOr0~0 , MDoutHex|WideOr0~0, partA, 1
instance = comp, \MDoutHex|WideOr1~0 , MDoutHex|WideOr1~0, partA, 1
instance = comp, \MDoutHex|WideOr2~0 , MDoutHex|WideOr2~0, partA, 1
instance = comp, \MDoutHex|WideOr3~0 , MDoutHex|WideOr3~0, partA, 1
instance = comp, \MDoutHex|WideOr4~0 , MDoutHex|WideOr4~0, partA, 1
instance = comp, \MDoutHex|WideOr5~0 , MDoutHex|WideOr5~0, partA, 1
instance = comp, \MDoutHex|WideOr6~0 , MDoutHex|WideOr6~0, partA, 1
instance = comp, \MDoutHex7|WideOr0~0 , MDoutHex7|WideOr0~0, partA, 1
instance = comp, \MDoutHex7|WideOr1~0 , MDoutHex7|WideOr1~0, partA, 1
instance = comp, \MDoutHex7|WideOr2~0 , MDoutHex7|WideOr2~0, partA, 1
instance = comp, \MDoutHex7|WideOr3~0 , MDoutHex7|WideOr3~0, partA, 1
instance = comp, \MDoutHex7|WideOr4~0 , MDoutHex7|WideOr4~0, partA, 1
instance = comp, \MDoutHex7|WideOr5~0 , MDoutHex7|WideOr5~0, partA, 1
instance = comp, \MDoutHex7|WideOr6~0 , MDoutHex7|WideOr6~0, partA, 1
instance = comp, \MDoutHex8|WideOr0~0 , MDoutHex8|WideOr0~0, partA, 1
instance = comp, \MDoutHex8|WideOr1~0 , MDoutHex8|WideOr1~0, partA, 1
instance = comp, \MDoutHex8|WideOr2~0 , MDoutHex8|WideOr2~0, partA, 1
instance = comp, \MDoutHex8|WideOr3~0 , MDoutHex8|WideOr3~0, partA, 1
instance = comp, \MDoutHex8|WideOr4~0 , MDoutHex8|WideOr4~0, partA, 1
instance = comp, \MDoutHex8|WideOr5~0 , MDoutHex8|WideOr5~0, partA, 1
instance = comp, \MDoutHex8|WideOr6~0 , MDoutHex8|WideOr6~0, partA, 1
instance = comp, \inst6|inst|Selector2~0 , inst6|inst|Selector2~0, partA, 1
instance = comp, \inst6|inst|state.1110 , inst6|inst|state.1110, partA, 1
instance = comp, \inst6|inst|C10 , inst6|inst|C10, partA, 1
instance = comp, \Adder1|inst4|inst|inst , Adder1|inst4|inst|inst, partA, 1
instance = comp, \Adder1|inst4|inst3|inst5~0 , Adder1|inst4|inst3|inst5~0, partA, 1
instance = comp, \Adder1|inst4|inst4|inst5 , Adder1|inst4|inst4|inst5, partA, 1
instance = comp, \MAR0~I , MAR0, partA, 1
instance = comp, \C4~I , C4, partA, 1
instance = comp, \C42~I , C42, partA, 1
instance = comp, \C9~I , C9, partA, 1
instance = comp, \C8~I , C8, partA, 1
instance = comp, \C2~I , C2, partA, 1
instance = comp, \MAR1~I , MAR1, partA, 1
instance = comp, \MAR2~I , MAR2, partA, 1
instance = comp, \MAR3~I , MAR3, partA, 1
instance = comp, \PC0~I , PC0, partA, 1
instance = comp, \PC1~I , PC1, partA, 1
instance = comp, \PC2~I , PC2, partA, 1
instance = comp, \PC3~I , PC3, partA, 1
instance = comp, \Mout3~I , Mout3, partA, 1
instance = comp, \Mout2~I , Mout2, partA, 1
instance = comp, \Mout1~I , Mout1, partA, 1
instance = comp, \Mout0~I , Mout0, partA, 1
instance = comp, \MDoutHex0~I , MDoutHex0, partA, 1
instance = comp, \MDoutHex1~I , MDoutHex1, partA, 1
instance = comp, \MDoutHex2~I , MDoutHex2, partA, 1
instance = comp, \MDoutHex3~I , MDoutHex3, partA, 1
instance = comp, \MDoutHex4~I , MDoutHex4, partA, 1
instance = comp, \MDoutHex5~I , MDoutHex5, partA, 1
instance = comp, \MDoutHex6~I , MDoutHex6, partA, 1
instance = comp, \MARHex0~I , MARHex0, partA, 1
instance = comp, \MARHex1~I , MARHex1, partA, 1
instance = comp, \MARHex2~I , MARHex2, partA, 1
instance = comp, \MARHex3~I , MARHex3, partA, 1
instance = comp, \MARHex4~I , MARHex4, partA, 1
instance = comp, \MARHex5~I , MARHex5, partA, 1
instance = comp, \MARHex6~I , MARHex6, partA, 1
instance = comp, \MDinHex0~I , MDinHex0, partA, 1
instance = comp, \MDinHex1~I , MDinHex1, partA, 1
instance = comp, \MDinHex2~I , MDinHex2, partA, 1
instance = comp, \MDinHex3~I , MDinHex3, partA, 1
instance = comp, \MDinHex4~I , MDinHex4, partA, 1
instance = comp, \MDinHex5~I , MDinHex5, partA, 1
instance = comp, \MDinHex6~I , MDinHex6, partA, 1
instance = comp, \C0~I , C0, partA, 1
instance = comp, \C3~I , C3, partA, 1
instance = comp, \C7~I , C7, partA, 1
instance = comp, \C1~I , C1, partA, 1
instance = comp, \C5~I , C5, partA, 1
instance = comp, \C6~I , C6, partA, 1
instance = comp, \C10~I , C10, partA, 1
instance = comp, \C11~I , C11, partA, 1
instance = comp, \MDIn0~I , MDIn0, partA, 1
instance = comp, \MDIn1~I , MDIn1, partA, 1
instance = comp, \MDIn2~I , MDIn2, partA, 1
instance = comp, \MDIn3~I , MDIn3, partA, 1
instance = comp, \IR3~I , IR3, partA, 1
instance = comp, \IR2~I , IR2, partA, 1
instance = comp, \IR1~I , IR1, partA, 1
instance = comp, \IR0~I , IR0, partA, 1
instance = comp, \readWrite~I , readWrite, partA, 1
instance = comp, \Operand0~I , Operand0, partA, 1
instance = comp, \Operand1~I , Operand1, partA, 1
instance = comp, \Operand2~I , Operand2, partA, 1
instance = comp, \Operand3~I , Operand3, partA, 1
instance = comp, \R0~I , R0, partA, 1
instance = comp, \R1~I , R1, partA, 1
instance = comp, \R2~I , R2, partA, 1
instance = comp, \R3~I , R3, partA, 1
