Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Wed Nov 20 18:24:16 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt TPF_Prueba_impl_1.twr TPF_Prueba_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock pll/lscc_pll_inst/Clk
        2.2  Clock ClockK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "pll/lscc_pll_inst/Clk"
=======================
create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll/lscc_pll_inst/Clk       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/Clk             |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll/lscc_pll_inst/Clk       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ClockK                            |                     3.968 ns |           slack = -17.345 ns 
------------------------------------------------------------------------------------------------------

2.2 Clock "ClockK"
=======================
create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock ClockK              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ClockK                            |             Target |          31.746 ns |         31.500 MHz 
                                        | Actual (all paths) |          19.403 ns |         51.538 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock ClockK              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/Clk             |                     3.968 ns |            slack = -3.483 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 6.06335%

3.1.2  Timing Errors
---------------------
Timing Errors: 15 endpoints (setup), 1 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 90.188 ns (setup), 2.044 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pll/lscc_pll_inst/C                                                                                                    
lk} -period 83.3333333333333 [get_nets                                                                                                     
Clk]                                    |    3.968 ns |  -17.345 ns |    5   |   20.830 ns |  48.008 MHz |        3       |        3       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {ClockK} -                                                                                                    
source [get_pins {pll/lscc_pll_inst/u_P                                                                                                    
LL_B/REFERENCECLK}] -multiply_by 21 -di                                                                                                    
vide_by 8 [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/OUTGLOBAL }]                    |    3.968 ns |   -3.483 ns |    3   |   19.403 ns |  51.538 MHz |       39       |       12       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
reset_c/D                                |  -17.346 ns 
count_i1/D                               |  -17.346 ns 
count_i0/D                               |  -17.346 ns 
{controller/h_count_646__i5/SR   controller/h_count_646__i6/SR}              
                                         |   -3.484 ns 
{controller/h_count_646__i3/SR   controller/h_count_646__i4/SR}              
                                         |   -3.484 ns 
{controller/h_count_646__i1/SR   controller/h_count_646__i2/SR}              
                                         |   -3.484 ns 
controller/h_count_646__i0/SR            |   -3.484 ns 
controller/h_count_646__i9/SR            |   -3.484 ns 
{controller/h_count_646__i7/SR   controller/h_count_646__i8/SR}              
                                         |   -3.484 ns 
controller/v_count__i9/SP                |   -3.219 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          15 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pll/lscc_pll_inst/C                                                                                                    
lk} -period 83.3333333333333 [get_nets                                                                                                     
Clk]                                    |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |        3       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {ClockK} -                                                                                                    
source [get_pins {pll/lscc_pll_inst/u_P                                                                                                    
LL_B/REFERENCECLK}] -multiply_by 21 -di                                                                                                    
vide_by 8 [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/OUTGLOBAL }]                    |    0.000 ns |   -2.044 ns |    2   |        ---- |        ---- |       39       |        1       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Pas_Gen/pausa_c/D                        |   -2.044 ns 
controller/v_count__i9/SR                |    2.129 ns 
{controller/v_count__i7/SR   controller/v_count__i8/SR}              
                                         |    2.129 ns 
{controller/v_count__i1/SR   controller/v_count__i2/SR}              
                                         |    2.672 ns 
{controller/v_count__i5/SR   controller/v_count__i6/SR}              
                                         |    2.672 ns 
{controller/v_count__i3/SR   controller/v_count__i4/SR}              
                                         |    2.672 ns 
controller/v_count__i0/SR                |    2.672 ns 
reset_c/D                                |    3.417 ns 
count_i1/D                               |    3.417 ns 
controller/h_count_646__i5/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           1 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
der1                                    |                     input
izq1                                    |                     input
der2                                    |                     input
izq2                                    |                     input
pause                                   |                     input
h_sync                                  |                    output
v_sync                                  |                    output
blue                                    |                    output
red                                     |                    output
green                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
y_place_i5                              |                  No Clock
y_place_i6                              |                  No Clock
y_place_i3                              |                  No Clock
x_place_i6                              |                  No Clock
speeddef__i1                            |                  No Clock
speeddef__i2                            |                  No Clock
x_place_i5                              |                  No Clock
x_place_i6                              |                  No Clock
x_place_i3                              |                  No Clock
x_place_i4                              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       275
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
----------------------------------------------------------------------
3 endpoints scored, 3 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i4/Q
Path End         : count_i0/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 5
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -17.345 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                421.977

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    11.024
+ Data Path Delay                            15.601
-----------------------------------------   -------
End-of-path arrival time( ns )              439.323

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i3/CK   controller/v_count__i4/CK}->controller/v_count__i4/Q
                                          SLICE_R14C11C   CLK_TO_Q1_DELAY  1.391        12.415  22      
y_count[4]                                                NET DELAY        2.026        14.441  1       
controller/i19936_2_lut/A->controller/i19936_2_lut/Z
                                          SLICE_R13C11C   C0_TO_F0_DELAY   0.450        14.891  2       
controller/n21117                                         NET DELAY        3.960        18.851  1       
controller/i4_4_lut/D->controller/i4_4_lut/Z
                                          SLICE_R13C3A    D1_TO_F1_DELAY   0.450        19.301  5       
v_sync_N_70                                               NET DELAY        2.172        21.473  1       
controller/i1_4_lut/B->controller/i1_4_lut/Z
                                          SLICE_R13C3B    D1_TO_F1_DELAY   0.450        21.923  28      
Speed                                                     NET DELAY        4.225        26.148  1       
i13_3_lut_4_lut_3_lut/A->i13_3_lut_4_lut_3_lut/Z
                                          SLICE_R13C21C   D1_TO_F1_DELAY   0.477        26.625  1       
n19691                                                    NET DELAY        0.000        26.625  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i4/Q
Path End         : count_i1/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 5
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -17.345 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                421.977

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    11.024
+ Data Path Delay                            15.601
-----------------------------------------   -------
End-of-path arrival time( ns )              439.323

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i3/CK   controller/v_count__i4/CK}->controller/v_count__i4/Q
                                          SLICE_R14C11C   CLK_TO_Q1_DELAY  1.391        12.415  22      
y_count[4]                                                NET DELAY        2.026        14.441  1       
controller/i19936_2_lut/A->controller/i19936_2_lut/Z
                                          SLICE_R13C11C   C0_TO_F0_DELAY   0.450        14.891  2       
controller/n21117                                         NET DELAY        3.960        18.851  1       
controller/i4_4_lut/D->controller/i4_4_lut/Z
                                          SLICE_R13C3A    D1_TO_F1_DELAY   0.450        19.301  5       
v_sync_N_70                                               NET DELAY        2.172        21.473  1       
controller/i1_4_lut/B->controller/i1_4_lut/Z
                                          SLICE_R13C3B    D1_TO_F1_DELAY   0.450        21.923  28      
Speed                                                     NET DELAY        4.225        26.148  1       
i1_3_lut/A->i1_3_lut/Z                    SLICE_R13C21C   D0_TO_F0_DELAY   0.477        26.625  1       
n2241                                                     NET DELAY        0.000        26.625  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/v_count__i4/Q
Path End         : reset_c/D
Source Clock     : ClockK
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 5
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : -5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -17.345 ns  (Failed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#6)   416.666
+ Destination Clock Source Latency                               0.000
- Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
- Setup Time                                                     0.199
------------------------------------------------------------   -------
End-of-path required time( ns )                                421.977

  Source Clock Arrival Time (ClockK:R#14)   412.698
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    11.024
+ Data Path Delay                            15.601
-----------------------------------------   -------
End-of-path arrival time( ns )              439.323

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/v_count__i3/CK   controller/v_count__i4/CK}->controller/v_count__i4/Q
                                          SLICE_R14C11C   CLK_TO_Q1_DELAY  1.391        12.415  22      
y_count[4]                                                NET DELAY        2.026        14.441  1       
controller/i19936_2_lut/A->controller/i19936_2_lut/Z
                                          SLICE_R13C11C   C0_TO_F0_DELAY   0.450        14.891  2       
controller/n21117                                         NET DELAY        3.960        18.851  1       
controller/i4_4_lut/D->controller/i4_4_lut/Z
                                          SLICE_R13C3A    D1_TO_F1_DELAY   0.450        19.301  5       
v_sync_N_70                                               NET DELAY        2.172        21.473  1       
controller/i1_4_lut/B->controller/i1_4_lut/Z
                                          SLICE_R13C3B    D1_TO_F1_DELAY   0.450        21.923  28      
Speed                                                     NET DELAY        4.225        26.148  1       
i1_4_lut_adj_230/B->i1_4_lut_adj_230/Z    SLICE_R13C21B   D0_TO_F0_DELAY   0.477        26.625  1       
n2243                                                     NET DELAY        0.000        26.625  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
39 endpoints scored, 12 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i7/SR   controller/h_count_646__i8/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.462

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.436
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.945

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.258        17.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/h_count_646__i9/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.462

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.436
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.945

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.258        17.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/h_count_646__i0/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.462

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.436
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.945

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.258        17.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i1/SR   controller/h_count_646__i2/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.462

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.436
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.945

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.258        17.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i3/SR   controller/h_count_646__i4/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.462

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.436
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.945

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.258        17.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/h_count_646__i5/SR   controller/h_count_646__i6/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.483 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.530
---------------------------------------------   -------
End-of-path required time( ns )                 264.462

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.436
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.945

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.258        17.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i7/SP   controller/v_count__i8/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.218 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.793

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.502
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.011

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.324        18.012  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i9/SP
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -3.218 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.793

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          12.502
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            268.011

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        3.324        18.012  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i0/SP
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.702 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.793

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          11.986
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.495

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        2.808        17.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i3/SP   controller/v_count__i4/SP}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 3
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 5.514 ns
Setup Constraint : 3.968 ns 
Path Slack       : -2.702 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#9)   253.968
+ Master Clock Source Latency                     0.000
- Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
- Setup Time                                      0.199
---------------------------------------------   -------
End-of-path required time( ns )                 264.793

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#4)   249.999
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          11.986
-------------------------------------------------------   -------
End-of-path arrival time( ns )                            267.495

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        3.218        10.119  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.450        10.569  7       
n1084                                                     NET DELAY        3.669        14.238  1       
i21300_4_lut/B->i21300_4_lut/Z            SLICE_R15C11B   A1_TO_F1_DELAY   0.450        14.688  12      
n3083                                                     NET DELAY        2.808        17.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {pll/lscc_pll_inst/Clk} -period 83.3333333333333 [get_nets Clk]
----------------------------------------------------------------------
3 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i0/Q
Path End         : count_i1/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  5.510

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.417
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{count_i1/CK   count_i0/CK}->count_i0/Q   SLICE_R13C21C   CLK_TO_Q1_DELAY  1.391         6.901  10      
count[0]                                                  NET DELAY        1.576         8.477  1       
i1_3_lut/C->i1_3_lut/Z                    SLICE_R13C21C   C0_TO_F0_DELAY   0.450         8.927  1       
n2241                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i0/Q
Path End         : reset_c/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  5.510

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.417
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{count_i1/CK   count_i0/CK}->count_i0/Q   SLICE_R13C21C   CLK_TO_Q1_DELAY  1.391         6.901  10      
count[0]                                                  NET DELAY        1.576         8.477  1       
i1_4_lut_adj_230/C->i1_4_lut_adj_230/Z    SLICE_R13C21B   C0_TO_F0_DELAY   0.450         8.927  1       
n2243                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i0/Q
Path End         : count_i0/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: pll/lscc_pll_inst/Clk
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.470 ns  (Passed)

  Destination Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)     0.000
+ Destination Clock Source Latency                               0.000
+ Destination Clock Uncertainty                                  0.000
+ Destination Clock Path Delay                                   5.510
+ Hold Time                                                     -0.000
------------------------------------------------------------   -------
End-of-path required time( ns )                                  5.510

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.470
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.980

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{count_i1/CK   count_i0/CK}->count_i0/Q   SLICE_R13C21C   CLK_TO_Q1_DELAY  1.391         6.901  10      
count[0]                                                  NET DELAY        1.629         8.530  1       
i13_3_lut_4_lut_3_lut/C->i13_3_lut_4_lut_3_lut/Z
                                          SLICE_R13C21C   B1_TO_F1_DELAY   0.450         8.980  1       
n19691                                                    NET DELAY        0.000         8.980  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {ClockK} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 21 -divide_by 8 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
39 endpoints scored, 1 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count_i0/Q
Path End         : Pas_Gen/pausa_c/D
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -2.044 ns  (Failed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  11.024

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)   0.000
+ Source Clock Source Latency                             0.000
+ Source Clock Path Delay                                 5.510
+ Data Path Delay                                         3.470
-------------------------------------------------------   -----
End-of-path arrival time( ns )                            8.980

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{count_i1/CK   count_i0/CK}->count_i0/Q   SLICE_R13C21C   CLK_TO_Q1_DELAY  1.391         6.901  10      
count[0]                                                  NET DELAY        1.629         8.530  1       
i1_3_lut_4_lut/B->i1_3_lut_4_lut/Z        SLICE_R13C20B   B1_TO_F1_DELAY   0.450         8.980  1       
n2240                                                     NET DELAY        0.000         8.980  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i7/SR   controller/v_count__i8/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.129 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.507

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.126
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            12.636

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.914         9.815  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.477        10.292  7       
n1084                                                     NET DELAY        2.344        12.636  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i9/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.129 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.507

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.126
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            12.636

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.914         9.815  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.477        10.292  7       
n1084                                                     NET DELAY        2.344        12.636  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : controller/v_count__i0/SR
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.672 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.507

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.669
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.179

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.914         9.815  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.477        10.292  7       
n1084                                                     NET DELAY        2.887        13.179  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i3/SR   controller/v_count__i4/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.672 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.507

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.669
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.179

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.914         9.815  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.477        10.292  7       
n1084                                                     NET DELAY        2.887        13.179  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i5/SR   controller/v_count__i6/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.672 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.507

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.669
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.179

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.914         9.815  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.477        10.292  7       
n1084                                                     NET DELAY        2.887        13.179  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : reset_c/Q
Path End         : {controller/v_count__i1/SR   controller/v_count__i2/SR}
Source Clock     : pll/lscc_pll_inst/Clk
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 5.514 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.672 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                       0.517
---------------------------------------------   -------
End-of-path required time( ns )                  10.507

  Source Clock Arrival Time (pll/lscc_pll_inst/Clk:R#1)    0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          7.669
-------------------------------------------------------   ------
End-of-path arrival time( ns )                            13.179

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
reset_c/CK->reset_c/Q                     SLICE_R13C21B   CLK_TO_Q0_DELAY  1.391         6.901  3       
reset                                                     NET DELAY        2.914         9.815  1       
i21298_4_lut/A->i21298_4_lut/Z            SLICE_R13C12B   A0_TO_F0_DELAY   0.477        10.292  7       
n1084                                                     NET DELAY        2.887        13.179  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_646__i0/Q
Path End         : controller/h_count_646__i0/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  11.024

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  11.024
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
controller/h_count_646__i0/CK->controller/h_count_646__i0/Q
                                          SLICE_R16C11A   CLK_TO_Q1_DELAY  1.391        12.415  3       
controller/x_count[0]_2                                   NET DELAY        1.576        13.991  1       
controller/h_count_646_add_4_1/C1->controller/h_count_646_add_4_1/S1
                                          SLICE_R16C11A   C1_TO_F1_DELAY   0.450        14.441  1       
controller/n45[0]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_646__i2/Q
Path End         : controller/h_count_646__i2/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  11.024

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  11.024
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/h_count_646__i1/CK   controller/h_count_646__i2/CK}->controller/h_count_646__i2/Q
                                          SLICE_R16C11B   CLK_TO_Q1_DELAY  1.391        12.415  16      
x_count[2]                                                NET DELAY        1.576        13.991  1       
controller/h_count_646_add_4_3/C1->controller/h_count_646_add_4_3/S1
                                          SLICE_R16C11B   C1_TO_F1_DELAY   0.450        14.441  1       
controller/n45[2]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : controller/h_count_646__i1/Q
Path End         : controller/h_count_646__i1/D
Source Clock     : ClockK
Destination Clock: ClockK
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (ClockK:R#1)     0.000
+ Master Clock Source Latency                     0.000
+ Destination Clock Uncertainty                   0.000
+ Destination Clock Path Delay                   11.024
+ Hold Time                                      -0.000
---------------------------------------------   -------
End-of-path required time( ns )                  11.024

  Source Clock Arrival Time (ClockK:R#1)    0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                  11.024
+ Data Path Delay                           3.417
----------------------------------------   ------
End-of-path arrival time( ns )             14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{controller/h_count_646__i1/CK   controller/h_count_646__i2/CK}->controller/h_count_646__i1/Q
                                          SLICE_R16C11B   CLK_TO_Q0_DELAY  1.391        12.415  15      
x_count[1]                                                NET DELAY        1.576        13.991  1       
controller/h_count_646_add_4_3/C0->controller/h_count_646_add_4_3/S0
                                          SLICE_R16C11B   C0_TO_F0_DELAY   0.450        14.441  1       
controller/n45[1]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
ins1/CLKHF                                HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
Clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
ClockK                                                       NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

