Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
             0.0000    0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock network delay (ideal)
             0.0000    0.0000    0.0000 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0048    0.0983    0.6142    0.6142 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0983    0.0000    0.6142 ^ _07425_/A (sky130_fd_sc_hd__buf_6)
   0.0233    0.0946    0.2107    0.8249 ^ _07425_/X (sky130_fd_sc_hd__buf_6)
             0.0946    0.0000    0.8249 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0396    0.5613    0.6426    1.4675 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.5613    0.0000    1.4675 ^ _07482_/A (sky130_fd_sc_hd__buf_6)
   0.0500    0.1769    0.4441    1.9116 ^ _07482_/X (sky130_fd_sc_hd__buf_6)
             0.1769    0.0000    1.9116 ^ _08210_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0039    0.1553    1.1309    3.0425 v _08210_/X (sky130_fd_sc_hd__mux4_2)
             0.1553    0.0000    3.0425 v _08211_/A3 (sky130_fd_sc_hd__mux4_2)
   0.0015    0.1335    1.0354    4.0778 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.1335    0.0000    4.0778 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0022    0.0701    0.3195    4.3974 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0701    0.0000    4.3974 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0042    0.1127    0.6063    5.0037 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.1127    0.0000    5.0037 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0042    0.2240    0.2917    5.2954 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.2240    0.0000    5.2954 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0016    0.0658    0.1455    5.4409 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0658    0.0000    5.4409 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0095    0.1153    0.5465    5.9873 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.1153    0.0000    5.9873 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0169    0.3158    0.3027    6.2900 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.3158    0.0000    6.2900 ^ _08746_/A (sky130_fd_sc_hd__buf_6)
   0.0276    0.1086    0.3101    6.6001 ^ _08746_/X (sky130_fd_sc_hd__buf_6)
             0.1086    0.0000    6.6001 ^ _09039_/A1 (sky130_fd_sc_hd__a21oi_2)
   0.0016    0.0908    0.0990    6.6991 v _09039_/Y (sky130_fd_sc_hd__a21oi_2)
             0.0908    0.0000    6.6991 v core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 6.6991   data arrival time

             0.0000   11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock network delay (ideal)
                       0.0000   11.0000   clock reconvergence pessimism
                                11.0000 ^ core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                      -0.2965   10.7035   library setup time
                                10.7035   data required time
-------------------------------------------------------------------------------
                                10.7035   data required time
                                -6.6991   data arrival time
-------------------------------------------------------------------------------
                                 4.0044   slack (MET)


