/**
 * @file mmu.c
 * @brief
 * @author Denis Deryugin <deryugin.denis@gmail.com>
 * @version
 * @date 2015-08-18
 */

#include <string.h>
#include <inttypes.h>

#include <asm/hal/mmu.h>
#include <asm/regs.h>
#include <asm/cp15.h>
#include <embox/unit.h>
#include <hal/mmu.h>
#include <mem/vmem.h>
#include <util/log.h>

#include <framework/mod/options.h>
#include <kernel/printk.h>

EMBOX_UNIT_INIT(mmu_init);

#define DOMAIN_ACCESS OPTION_GET(NUMBER, domain_access)
#define CTX_NUMBER    32 /* TODO: make it related to number of tasks */
#define LOG_LEVEL     OPTION_GET(NUMBER, log_level)

#define KERNEL_ASID 0
void arm_set_asid(uint32_t asid);

uint32_t arm_get_contextidr(void);
void arm_set_contextidr(uint32_t val);

#define TTBR0_ADDR_MASK 0xFFFFFF00
uint32_t arm_get_ttbr0(void);
void arm_set_ttbr0(uint32_t val);

/**
 * @brief Fill translation table and so on
 * @note Assume MMU is off right now
 *
 * @return
 */
static int mmu_init(void) {
	__asm__ __volatile__ (
		/* setup c3, Domain Access Control Register */
#if DOMAIN_ACCESS == 1
		"mov r0, #0x55\n\t" /* Client for all domains */
#elif DOMAIN_ACCESS == 3
		"mov r0, #0xff\n\t" /* Manager for all domains */
#else
#error Given domain access level is not supported
#endif
		"orr r0, r0, lsl #8\n\t"
		"orr r0, r0, lsl #16\n\t"
		"mcr p15, 0, r0, c3, c0, 0\n\t"
		: :
	);

	arm_set_asid(KERNEL_ASID);

	return 0;
}

void _print_mmu_regs(void);

/**
* @brief Turn MMU on
*
* @note Set flag CR_M at c1, the control register
*/
void mmu_on(void) {
#ifndef NOMMU
	__asm__ __volatile__ (
		"mrc p15, 0, r0, c1, c0, 0\n\t"
		"orr r0, r0, %[flag]\n\t" /* enabling MMU */
		"mcr p15, 0, r0, c1, c0, 0"
		: : [flag] "I" (CR_M)
	);
#endif

	_print_mmu_regs();
}

 /**
 * @brief Turn MMU off
 *
 * @note Clear flag CR_M at c1, the control register
 */
 void mmu_off(void) {
 #ifndef NOMMU
 	__asm__ __volatile__ (
 		"mrc p15, 0, r0, c1, c0, 0\n\t"
 		"bic r0, r0, %[flag]\n\t"
 		"mcr p15, 0, r0, c1, c0, 0"
 		: : [flag] "I" (CR_M)
 	);
 #endif
}

void mmu_flush_tlb(void) {
	uint32_t zero = 0;

	__asm__ __volatile__ (
			"mcr p15, 0, %[zero], c8, c7, 0" : : [zero] "r" (zero) :
	);
}

mmu_vaddr_t mmu_get_fault_address(void) {
	mmu_vaddr_t val;

	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c6, c0, 0" : [out] "=r" (val) :
	);

	return val;
}

mmu_ctx_t mmu_create_context(mmu_pgd_t *pgd) {
	return (mmu_ctx_t) pgd;
}

void mmu_set_context(mmu_ctx_t ctx) {
	printk("set ctx 0x%" PRIx32 "\n", (uint32_t)ctx);
	uint32_t ttbr0 = arm_get_ttbr0();
	ttbr0 &= ~TTBR0_ADDR_MASK;
	ttbr0 |= ctx & TTBR0_ADDR_MASK;
	arm_set_ttbr0(ttbr0);
}

uint32_t arm_get_contextidr(void);
void arm_set_contextidr(uint32_t val);

#define CONTEXTIDR_ASID_MASK 0xFF
uint32_t arm_get_asid(void) {
	/* Suppose we always use short-descriptor format,
	 * so ASID is in the CONTEXTIDR register */
	return arm_get_contextidr() & CONTEXTIDR_ASID_MASK;
}

void arm_set_asid(uint32_t asid) {
	/* Suppose we always use short-descriptor format,
	 * so ASID is in the CONTEXTIDR register */
	uint32_t contextidr = arm_get_contextidr() & ~CONTEXTIDR_ASID_MASK;
	contextidr |= (asid & CONTEXTIDR_ASID_MASK);

	return arm_set_contextidr(contextidr);
}

/**
 * @brief Get address of first translation level
 * @note XXX We have the same ctx for all tasks
 *
 * @param ctx
 *
 * @return Pointer to translation table
 */
mmu_pgd_t *mmu_get_root(mmu_ctx_t ctx) {
	return (void*) ctx;
}

/* Software accessible MMU registers */
uint32_t _get_mmu_tlb_type(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 3" : [out] "=r" (val) :
	);
	return val;
}


uint32_t _get_mmu_translation_table_base_0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c2, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_translation_table_base_1(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c2, c0, 1" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_domain_access_control(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c3, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_data_fault_status(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c5, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_instruction_fault_status(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c5, c0, 1" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_data_fault_address(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c6, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_instruction_fault_address(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c6, c0, 1" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_tlb_lockdown(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c10, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_primary_region_remap(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c10, c2, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_normal_memory_remap(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c10, c2, 1" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_fsce_pid(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c13, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t arm_get_contextidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c13, c0, 1" : [out] "=r" (val) :
	);
	return val;
}

void arm_set_contextidr(uint32_t val) {
	__asm__ __volatile__ (
		"mcr p15, 0, %0, c13, c0, 1\n\t"
		: : "r" (val) :
	);
}

uint32_t arm_get_ttbr0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c2, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

void arm_set_ttbr0(uint32_t val) {
	__asm__ __volatile__ (
		"mcr p15, 0, %0, c2, c0, 0" : : "r" (val)
	);
}

#ifdef CORTEX_A9
/* CP15 c15 implemented */
uint32_t _get_mmu_peripheral_port_memory_remap(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c15, c2, 4" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_tlb_lockdown_index(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c15, c4, 2" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_tlb_lockdown_va(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c15, c5, 2" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_tlb_lockdown_pa(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c15, c6, 2" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_mmu_tlb_lockdown_attributes(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c15, c7, 2" : [out] "=r" (val) :
	);
	return val;
}
#endif

#ifdef CORTEX_A9
/* CP15 c11, Reserved for TCM DMA registers */
uint32_t _get_pleidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c11, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_pleasr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c11, c0, 2" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_plesfr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c11, c0, 4" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_pleuar(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c11, c1, 0" : [out] "=r" (val) :
	);
	return val;
}

uint32_t _get_plepcr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c11, c1, 1" : [out] "=r" (val) :
	);
	return val;
}
#endif

/*******************************
 Identification registers
 *******************************/
/* Main ID Register */
uint32_t _get_midr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 0" : [out] "=r" (val) :
	);
	return val;
}

/* Cache Type Register */
uint32_t _get_ctr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 1" : [out] "=r" (val) :
	);
	return val;
}

/* TCM Type Register */
uint32_t _get_tcmtr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 2" : [out] "=r" (val) :
	);
	return val;
}

/* TLB Type Register */
uint32_t _get_tlbtr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 3" : [out] "=r" (val) :
	);
	return val;
}

/* Multiprocessor Affinity Register */
uint32_t _get_mpidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 5" : [out] "=r" (val) :
	);
	return val;
}

/* Revision ID register */
uint32_t _get_revidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c0, 6" : [out] "=r" (val) :
	);
	return val;
}
/* Processor Feature Register 0 */
uint32_t _get_pfr0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 0" : [out] "=r" (val) :
	);
	return val;
}
/* Processor Feature Register 1 */
uint32_t _get_pfr1(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 1" : [out] "=r" (val) :
	);
	return val;
}
/* Debug Feature Register 0 */
uint32_t _get_dfr0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 2" : [out] "=r" (val) :
	);
	return val;
}
/* Auxiliary Feature Register 0 */
uint32_t _get_afr0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 3" : [out] "=r" (val) :
	);
	return val;
}
/* Memory Model Feature Register 0 */
uint32_t _get_mmfr0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 4" : [out] "=r" (val) :
	);
	return val;
}
/* Memory Model Feature Register 1 */
uint32_t _get_mmfr1(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 5" : [out] "=r" (val) :
	);
	return val;
}
/*Memory Model Feature Register 2 */
uint32_t _get_mmfr2(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 6" : [out] "=r" (val) :
	);
	return val;
}
/* Memory Model Feature Register 3 */
uint32_t _get_mmfr3(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c1, 7" : [out] "=r" (val) :
	);
	return val;
}

/* Instruction Set Attribute Register 0 */
uint32_t _get_isar0(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c2, 0" : [out] "=r" (val) :
	);
	return val;
}
/* Instruction Set Attribute Register 1 */
uint32_t _get_isar1(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c2, 1" : [out] "=r" (val) :
	);
	return val;
}
/* Instruction Set Attribute Register 2 */
uint32_t _get_isar2(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c2, 2" : [out] "=r" (val) :
	);
	return val;
}
/* Instruction Set Attribute Register 0 */
uint32_t _get_isar3(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c2, 3" : [out] "=r" (val) :
	);
	return val;
}
/* Instruction Set Attribute Register 4 */
uint32_t _get_isar4(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 0, %[out], c0, c2, 4" : [out] "=r" (val) :
	);
	return val;
}
/* Cache Size Identification Register */
uint32_t _get_ccsidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 1, %[out], c0, c0, 0" : [out] "=r" (val) :
	);
	return val;
}
/* Cache Level ID Register */
uint32_t _get_clidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 1, %[out], c0, c0, 1" : [out] "=r" (val) :
	);
	return val;
}
/* Auxiliary ID Register */
uint32_t _get_aidr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 1, %[out], c0, c0, 7" : [out] "=r" (val) :
	);
	return val;
}
/* Cache Size Selection Register */
uint32_t _get_csselr(void) {
	uint32_t val;
	__asm__ __volatile__ (
		"mrc p15, 2, %[out], c0, c0, 0" : [out] "=r" (val) :
	);
	return val;
}
void _print_mmu_regs(void) {
#if LOG_LEVEL >= LOG_INFO
	/* Sometimes accessing this registers crushes the emulator */
	uint32_t fault_status;

	log_boot_start();

	log_boot("ARM MMU registers summary:\n");
	log_boot("TLB Type:                  %#10x\n", _get_mmu_tlb_type());
	log_boot("SCTRL:                     %#10x\n", cp15_get_sctrl());
	log_boot("ACTRL:                     %#10x\n", cp15_get_actrl());
	log_boot("CPACR:                     %#10x\n", cp15_get_cpacr());
	log_boot("Non-Secure Access Control: %#10x\n", cp15_get_nsacr());
	log_boot("Translation Table Base 0:  %#10x\n", _get_mmu_translation_table_base_0());
	log_boot("Translation Table Base 1:  %#10x\n", _get_mmu_translation_table_base_1());
	log_boot("Domain Access Conrol:      %#10x\n", _get_mmu_domain_access_control());

	fault_status = _get_mmu_data_fault_status();
	log_boot("Data Fault Status:         %#10x\n", fault_status);
	if (fault_status) {
		log_boot("Data Fault Address:        %#10x\n",  _get_mmu_data_fault_address());
	}

	fault_status = _get_mmu_instruction_fault_status();
	log_boot("Instruction Fault Status:  %#10x\n", fault_status);
	if (fault_status) {
		log_boot("Instruction Fault Address: %#10x\n", _get_mmu_instruction_fault_address());
	}

	log_boot("TLB lockdown:              %#10x\n", _get_mmu_tlb_lockdown());

	log_boot("Primary Region Remap:      %#10x\n", _get_mmu_primary_region_remap());
	log_boot("Normal Memory Remap:       %#10x\n", _get_mmu_normal_memory_remap());

	log_boot("FSCE PID:                  %#10x\n", _get_mmu_fsce_pid());

	log_boot("Context ID:                %#10x\n", arm_get_contextidr());
#ifdef CORTEX_A9
	/* CP15 c15 implemented */
	log_boot("Peripheral port remap:     %#10x\n", _get_mmu_peripheral_port_memory_remap());

	log_boot("TLB Lockdown Index:        %#10x\n", _get_mmu_tlb_lockdown_index());
	log_boot("TLB Lockdown VA:           %#10x\n", _get_mmu_tlb_lockdown_va());
	log_boot("TLB Lockdown PA:           %#10x\n", _get_mmu_tlb_lockdown_pa());
	log_boot("TLB Lockdown Attribues:    %#10x\n", _get_mmu_tlb_lockdown_attributes());
	/* CP15 c11, Reserved for TCM DMA registers */
	log_boot("PLEIDR:                    %#10x\n", _get_pleidr());

	if (_get_pleidr()) {
		log_boot("PLEASR:                    %#10x\n", _get_pleasr());
		log_boot("PLESFR:                    %#10x\n", _get_plesfr());
		log_boot("PLEAUR:                    %#10x\n", _get_pleuar());
		log_boot("PLEPCR:                    %#10x\n", _get_plepcr());
	}
#endif /* CORTEX_A9 */
	log_boot("MIDR:                      %#10x\n", _get_midr());
	log_boot("CTR:                       %#10x\n", _get_ctr());
	log_boot("TCMTR:                     %#10x\n", _get_tcmtr());
	log_boot("TLBTR:                     %#10x\n", _get_tlbtr());
	log_boot("MPIDR:                     %#10x\n", _get_mpidr());
	log_boot("REVIDR:                    %#10x\n", _get_revidr());

	log_boot("PFR0:                      %#10x\n", _get_pfr0());
	log_boot("PFR1:                      %#10x\n", _get_pfr1());
	log_boot("DFR0:                      %#10x\n", _get_dfr0());
	log_boot("AFR0:                      %#10x\n", _get_afr0());

	log_boot("MMFR0:                     %#10x\n", _get_mmfr0());
	log_boot("MMFR1:                     %#10x\n", _get_mmfr1());
	log_boot("MMFR2:                     %#10x\n", _get_mmfr2());
	log_boot("MMFR3:                     %#10x\n", _get_mmfr3());

	log_boot("ISAR0:                     %#10x\n", _get_isar0());
	log_boot("ISAR1:                     %#10x\n", _get_isar1());
	log_boot("ISAR2:                     %#10x\n", _get_isar2());
	log_boot("ISAR3:                     %#10x\n", _get_isar3());
	log_boot("ISAR4:                     %#10x\n", _get_isar4());

	log_boot("CCSIDR:                    %#10x\n", _get_ccsidr());
	log_boot("CLIDR:                     %#10x\n", _get_clidr());
	log_boot("AIDR:                      %#10x\n", _get_aidr());
	log_boot("CSSELR:                    %#10x\n", _get_csselr());

	log_boot_stop();
#endif
}
