
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	4016d0 <ferror@plt+0x60>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <memcpy@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 417000 <ferror@plt+0x15990>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <memcpy@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <_exit@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16990>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <strlen@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16990>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <fputs@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16990>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <exit@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16990>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <error@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16990>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <getpartitions_num@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16990>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <strtod@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16990>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <meminfo@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16990>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <strftime@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16990>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <__cxa_atexit@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16990>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <__fpending@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <localtime@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <fclose@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <fopen@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <time@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <bindtextdomain@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <__libc_start_main@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16990>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <sleep@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16990>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <__gmon_start__@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16990>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <abort@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16990>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <getdiskstat@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16990>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16990>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <getopt_long@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16990>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16990>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16990>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16990>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <sysconf@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <getstat@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <dcgettext@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <setlinebuf@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <printf@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16990>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <__errno_location@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16990>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <putchar@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16990>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16990>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <ioctl@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16990>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16990>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <getslabinfo@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16990>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <ferror@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16990>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

Disassembly of section .text:

0000000000401680 <.text>:
  401680:	mov	x29, #0x0                   	// #0
  401684:	mov	x30, #0x0                   	// #0
  401688:	mov	x5, x0
  40168c:	ldr	x1, [sp]
  401690:	add	x2, sp, #0x8
  401694:	mov	x6, sp
  401698:	movz	x0, #0x0, lsl #48
  40169c:	movk	x0, #0x0, lsl #32
  4016a0:	movk	x0, #0x40, lsl #16
  4016a4:	movk	x0, #0x17ac
  4016a8:	movz	x3, #0x0, lsl #48
  4016ac:	movk	x3, #0x0, lsl #32
  4016b0:	movk	x3, #0x40, lsl #16
  4016b4:	movk	x3, #0x6738
  4016b8:	movz	x4, #0x0, lsl #48
  4016bc:	movk	x4, #0x0, lsl #32
  4016c0:	movk	x4, #0x40, lsl #16
  4016c4:	movk	x4, #0x67b8
  4016c8:	bl	401500 <__libc_start_main@plt>
  4016cc:	bl	401530 <abort@plt>
  4016d0:	adrp	x0, 417000 <ferror@plt+0x15990>
  4016d4:	ldr	x0, [x0, #4064]
  4016d8:	cbz	x0, 4016e0 <ferror@plt+0x70>
  4016dc:	b	401520 <__gmon_start__@plt>
  4016e0:	ret
  4016e4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4016e8:	add	x1, x0, #0x168
  4016ec:	adrp	x0, 418000 <ferror@plt+0x16990>
  4016f0:	add	x0, x0, #0x168
  4016f4:	cmp	x1, x0
  4016f8:	b.eq	401724 <ferror@plt+0xb4>  // b.none
  4016fc:	sub	sp, sp, #0x10
  401700:	adrp	x1, 406000 <ferror@plt+0x4990>
  401704:	ldr	x1, [x1, #2024]
  401708:	str	x1, [sp, #8]
  40170c:	cbz	x1, 40171c <ferror@plt+0xac>
  401710:	mov	x16, x1
  401714:	add	sp, sp, #0x10
  401718:	br	x16
  40171c:	add	sp, sp, #0x10
  401720:	ret
  401724:	ret
  401728:	adrp	x0, 418000 <ferror@plt+0x16990>
  40172c:	add	x1, x0, #0x168
  401730:	adrp	x0, 418000 <ferror@plt+0x16990>
  401734:	add	x0, x0, #0x168
  401738:	sub	x1, x1, x0
  40173c:	mov	x2, #0x2                   	// #2
  401740:	asr	x1, x1, #3
  401744:	sdiv	x1, x1, x2
  401748:	cbz	x1, 401774 <ferror@plt+0x104>
  40174c:	sub	sp, sp, #0x10
  401750:	adrp	x2, 406000 <ferror@plt+0x4990>
  401754:	ldr	x2, [x2, #2032]
  401758:	str	x2, [sp, #8]
  40175c:	cbz	x2, 40176c <ferror@plt+0xfc>
  401760:	mov	x16, x2
  401764:	add	sp, sp, #0x10
  401768:	br	x16
  40176c:	add	sp, sp, #0x10
  401770:	ret
  401774:	ret
  401778:	stp	x29, x30, [sp, #-32]!
  40177c:	mov	x29, sp
  401780:	str	x19, [sp, #16]
  401784:	adrp	x19, 418000 <ferror@plt+0x16990>
  401788:	ldrb	w0, [x19, #496]
  40178c:	cbnz	w0, 40179c <ferror@plt+0x12c>
  401790:	bl	4016e4 <ferror@plt+0x74>
  401794:	mov	w0, #0x1                   	// #1
  401798:	strb	w0, [x19, #496]
  40179c:	ldr	x19, [sp, #16]
  4017a0:	ldp	x29, x30, [sp], #32
  4017a4:	ret
  4017a8:	b	401728 <ferror@plt+0xb8>
  4017ac:	stp	x29, x30, [sp, #-96]!
  4017b0:	stp	x28, x27, [sp, #16]
  4017b4:	stp	x26, x25, [sp, #32]
  4017b8:	stp	x24, x23, [sp, #48]
  4017bc:	stp	x22, x21, [sp, #64]
  4017c0:	stp	x20, x19, [sp, #80]
  4017c4:	mov	x29, sp
  4017c8:	sub	sp, sp, #0x250
  4017cc:	adrp	x26, 418000 <ferror@plt+0x16990>
  4017d0:	ldr	x8, [x26, #448]
  4017d4:	mov	x21, x1
  4017d8:	adrp	x1, 407000 <ferror@plt+0x5990>
  4017dc:	mov	w20, w0
  4017e0:	adrp	x9, 418000 <ferror@plt+0x16990>
  4017e4:	add	x1, x1, #0x5bd
  4017e8:	mov	w0, #0x6                   	// #6
  4017ec:	str	x8, [x9, #368]
  4017f0:	bl	401650 <setlocale@plt>
  4017f4:	adrp	x19, 406000 <ferror@plt+0x4990>
  4017f8:	add	x19, x19, #0xa4f
  4017fc:	adrp	x1, 406000 <ferror@plt+0x4990>
  401800:	add	x1, x1, #0xa59
  401804:	mov	x0, x19
  401808:	bl	4014f0 <bindtextdomain@plt>
  40180c:	mov	x0, x19
  401810:	bl	401550 <textdomain@plt>
  401814:	adrp	x0, 404000 <ferror@plt+0x2990>
  401818:	add	x0, x0, #0xbc
  40181c:	bl	4067c0 <ferror@plt+0x5150>
  401820:	adrp	x22, 406000 <ferror@plt+0x4990>
  401824:	adrp	x23, 406000 <ferror@plt+0x4990>
  401828:	adrp	x24, 406000 <ferror@plt+0x4990>
  40182c:	mov	x19, xzr
  401830:	add	x22, x22, #0xa6b
  401834:	add	x23, x23, #0x838
  401838:	adrp	x27, 418000 <ferror@plt+0x16990>
  40183c:	mov	w28, #0x1                   	// #1
  401840:	adrp	x25, 418000 <ferror@plt+0x16990>
  401844:	add	x24, x24, #0x7f8
  401848:	mov	w0, w20
  40184c:	mov	x1, x21
  401850:	mov	x2, x22
  401854:	mov	x3, x23
  401858:	mov	x4, xzr
  40185c:	bl	401560 <getopt_long@plt>
  401860:	cmp	w0, #0x55
  401864:	b.le	401890 <ferror@plt+0x220>
  401868:	sub	w8, w0, #0x61
  40186c:	cmp	w8, #0x16
  401870:	b.hi	401a98 <ferror@plt+0x428>  // b.pmore
  401874:	adr	x9, 401884 <ferror@plt+0x214>
  401878:	ldrh	w10, [x24, x8, lsl #1]
  40187c:	add	x9, x9, x10, lsl #2
  401880:	br	x9
  401884:	adrp	x8, 418000 <ferror@plt+0x16990>
  401888:	strb	w28, [x8, #508]
  40188c:	b	401848 <ferror@plt+0x1d8>
  401890:	cmn	w0, #0x1
  401894:	b.eq	401a34 <ferror@plt+0x3c4>  // b.none
  401898:	cmp	w0, #0x44
  40189c:	b.ne	4018b4 <ferror@plt+0x244>  // b.any
  4018a0:	adrp	x9, 418000 <ferror@plt+0x16990>
  4018a4:	ldr	w8, [x9, #504]
  4018a8:	orr	w8, w8, #0x10
  4018ac:	str	w8, [x9, #504]
  4018b0:	b	401848 <ferror@plt+0x1d8>
  4018b4:	cmp	w0, #0x53
  4018b8:	b.ne	403278 <ferror@plt+0x1c08>  // b.any
  4018bc:	ldr	x8, [x27, #384]
  4018c0:	ldrb	w8, [x8]
  4018c4:	cmp	w8, #0x61
  4018c8:	b.gt	40199c <ferror@plt+0x32c>
  4018cc:	cmp	w8, #0x42
  4018d0:	b.eq	4019b4 <ferror@plt+0x344>  // b.none
  4018d4:	cmp	w8, #0x4b
  4018d8:	b.eq	4019c0 <ferror@plt+0x350>  // b.none
  4018dc:	cmp	w8, #0x4d
  4018e0:	b.ne	401a00 <ferror@plt+0x390>  // b.any
  4018e4:	adrp	x8, 418000 <ferror@plt+0x16990>
  4018e8:	mov	w9, #0x100000              	// #1048576
  4018ec:	str	x9, [x8, #344]
  4018f0:	mov	w8, #0x4d                  	// #77
  4018f4:	b	401a2c <ferror@plt+0x3bc>
  4018f8:	adrp	x8, 418000 <ferror@plt+0x16990>
  4018fc:	strb	w28, [x8, #512]
  401900:	b	401848 <ferror@plt+0x1d8>
  401904:	adrp	x9, 418000 <ferror@plt+0x16990>
  401908:	ldr	w8, [x9, #504]
  40190c:	orr	w8, w8, #0x1
  401910:	str	w8, [x9, #504]
  401914:	b	401848 <ferror@plt+0x1d8>
  401918:	adrp	x9, 418000 <ferror@plt+0x16990>
  40191c:	ldr	w8, [x9, #504]
  401920:	orr	w8, w8, #0x4
  401924:	str	w8, [x9, #504]
  401928:	b	401848 <ferror@plt+0x1d8>
  40192c:	adrp	x10, 418000 <ferror@plt+0x16990>
  401930:	ldr	w8, [x10, #504]
  401934:	ldr	x9, [x27, #384]
  401938:	mov	w11, #0x642f                	// #25647
  40193c:	movk	w11, #0x7665, lsl #16
  401940:	orr	w8, w8, #0x8
  401944:	str	w8, [x10, #504]
  401948:	ldr	w8, [x9]
  40194c:	ldrb	w10, [x9, #4]
  401950:	eor	w8, w8, w11
  401954:	mov	w11, #0x2f                  	// #47
  401958:	eor	w10, w10, w11
  40195c:	orr	w8, w8, w10
  401960:	add	x10, x9, #0x5
  401964:	cmp	w8, #0x0
  401968:	csel	x19, x10, x9, eq  // eq = none
  40196c:	b	401848 <ferror@plt+0x1d8>
  401970:	adrp	x9, 418000 <ferror@plt+0x16990>
  401974:	ldr	w8, [x9, #504]
  401978:	orr	w8, w8, #0x2
  40197c:	str	w8, [x9, #504]
  401980:	b	401848 <ferror@plt+0x1d8>
  401984:	adrp	x8, 418000 <ferror@plt+0x16990>
  401988:	strb	w28, [x8, #520]
  40198c:	b	401848 <ferror@plt+0x1d8>
  401990:	adrp	x8, 418000 <ferror@plt+0x16990>
  401994:	strb	w28, [x8, #516]
  401998:	b	401848 <ferror@plt+0x1d8>
  40199c:	cmp	w8, #0x6d
  4019a0:	b.eq	4019d4 <ferror@plt+0x364>  // b.none
  4019a4:	cmp	w8, #0x6b
  4019a8:	b.eq	4019ec <ferror@plt+0x37c>  // b.none
  4019ac:	cmp	w8, #0x62
  4019b0:	b.ne	401a00 <ferror@plt+0x390>  // b.any
  4019b4:	adrp	x9, 418000 <ferror@plt+0x16990>
  4019b8:	str	x28, [x9, #344]
  4019bc:	b	401a2c <ferror@plt+0x3bc>
  4019c0:	adrp	x8, 418000 <ferror@plt+0x16990>
  4019c4:	mov	w9, #0x400                 	// #1024
  4019c8:	str	x9, [x8, #344]
  4019cc:	mov	w8, #0x4b                  	// #75
  4019d0:	b	401a2c <ferror@plt+0x3bc>
  4019d4:	mov	w9, #0x4240                	// #16960
  4019d8:	adrp	x8, 418000 <ferror@plt+0x16990>
  4019dc:	movk	w9, #0xf, lsl #16
  4019e0:	str	x9, [x8, #344]
  4019e4:	mov	w8, #0x6d                  	// #109
  4019e8:	b	401a2c <ferror@plt+0x3bc>
  4019ec:	adrp	x8, 418000 <ferror@plt+0x16990>
  4019f0:	mov	w9, #0x3e8                 	// #1000
  4019f4:	str	x9, [x8, #344]
  4019f8:	mov	w8, #0x6b                  	// #107
  4019fc:	b	401a2c <ferror@plt+0x3bc>
  401a00:	adrp	x1, 406000 <ferror@plt+0x4990>
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	mov	x0, xzr
  401a0c:	add	x1, x1, #0xa9e
  401a10:	bl	4015e0 <dcgettext@plt>
  401a14:	mov	x2, x0
  401a18:	mov	w0, #0x1                   	// #1
  401a1c:	mov	w1, wzr
  401a20:	bl	401440 <error@plt>
  401a24:	ldr	x8, [x27, #384]
  401a28:	ldrb	w8, [x8]
  401a2c:	strb	w8, [x25, #352]
  401a30:	b	401848 <ferror@plt+0x1d8>
  401a34:	adrp	x23, 418000 <ferror@plt+0x16990>
  401a38:	ldr	w8, [x23, #392]
  401a3c:	cmp	w8, w20
  401a40:	b.ge	401b24 <ferror@plt+0x4b4>  // b.tcont
  401a44:	sxtw	x9, w8
  401a48:	add	w8, w8, #0x1
  401a4c:	str	w8, [x23, #392]
  401a50:	ldr	x22, [x21, x9, lsl #3]
  401a54:	adrp	x1, 406000 <ferror@plt+0x4990>
  401a58:	add	x1, x1, #0xac8
  401a5c:	mov	w2, #0x5                   	// #5
  401a60:	mov	x0, xzr
  401a64:	bl	4015e0 <dcgettext@plt>
  401a68:	mov	x1, x0
  401a6c:	mov	x0, x22
  401a70:	bl	403cd4 <ferror@plt+0x2664>
  401a74:	mov	x22, x0
  401a78:	cmp	x0, #0x1
  401a7c:	b.lt	401ae8 <ferror@plt+0x478>  // b.tstop
  401a80:	mov	x8, #0x100000000           	// #4294967296
  401a84:	cmp	x22, x8
  401a88:	b.lt	401b0c <ferror@plt+0x49c>  // b.tstop
  401a8c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401a90:	add	x1, x1, #0xb00
  401a94:	b	401af0 <ferror@plt+0x480>
  401a98:	cmp	w0, #0x56
  401a9c:	b.ne	403278 <ferror@plt+0x1c08>  // b.any
  401aa0:	adrp	x1, 406000 <ferror@plt+0x4990>
  401aa4:	add	x1, x1, #0xa7b
  401aa8:	mov	w2, #0x5                   	// #5
  401aac:	mov	x0, xzr
  401ab0:	bl	4015e0 <dcgettext@plt>
  401ab4:	ldr	x1, [x26, #448]
  401ab8:	adrp	x2, 406000 <ferror@plt+0x4990>
  401abc:	add	x2, x2, #0xa87
  401ac0:	bl	401600 <printf@plt>
  401ac4:	mov	w0, wzr
  401ac8:	add	sp, sp, #0x250
  401acc:	ldp	x20, x19, [sp, #80]
  401ad0:	ldp	x22, x21, [sp, #64]
  401ad4:	ldp	x24, x23, [sp, #48]
  401ad8:	ldp	x26, x25, [sp, #32]
  401adc:	ldp	x28, x27, [sp, #16]
  401ae0:	ldp	x29, x30, [sp], #96
  401ae4:	ret
  401ae8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401aec:	add	x1, x1, #0xae1
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	mov	x0, xzr
  401af8:	bl	4015e0 <dcgettext@plt>
  401afc:	mov	x2, x0
  401b00:	mov	w0, #0x1                   	// #1
  401b04:	mov	w1, wzr
  401b08:	bl	401440 <error@plt>
  401b0c:	ldr	w8, [x23, #392]
  401b10:	adrp	x9, 418000 <ferror@plt+0x16990>
  401b14:	str	w22, [x9, #356]
  401b18:	adrp	x9, 418000 <ferror@plt+0x16990>
  401b1c:	mov	w10, #0x1                   	// #1
  401b20:	strb	w10, [x9, #524]
  401b24:	cmp	w8, w20
  401b28:	b.ge	401b6c <ferror@plt+0x4fc>  // b.tcont
  401b2c:	add	w9, w8, #0x1
  401b30:	str	w9, [x23, #392]
  401b34:	ldr	x21, [x21, w8, sxtw #3]
  401b38:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b3c:	add	x1, x1, #0xac8
  401b40:	mov	w2, #0x5                   	// #5
  401b44:	mov	x0, xzr
  401b48:	bl	4015e0 <dcgettext@plt>
  401b4c:	mov	x1, x0
  401b50:	mov	x0, x21
  401b54:	bl	403cd4 <ferror@plt+0x2664>
  401b58:	ldr	w8, [x23, #392]
  401b5c:	adrp	x9, 418000 <ferror@plt+0x16990>
  401b60:	str	x0, [x9, #528]
  401b64:	adrp	x9, 418000 <ferror@plt+0x16990>
  401b68:	strb	wzr, [x9, #524]
  401b6c:	cmp	w8, w20
  401b70:	b.lt	403278 <ferror@plt+0x1c08>  // b.tstop
  401b74:	adrp	x8, 418000 <ferror@plt+0x16990>
  401b78:	ldrb	w8, [x8, #512]
  401b7c:	tbnz	w8, #0, 401bbc <ferror@plt+0x54c>
  401b80:	sub	x2, x29, #0xb0
  401b84:	mov	w0, #0x1                   	// #1
  401b88:	mov	w1, #0x5413                	// #21523
  401b8c:	bl	401640 <ioctl@plt>
  401b90:	ldurh	w8, [x29, #-176]
  401b94:	mov	w9, #0x18                  	// #24
  401b98:	mov	w10, #0x16                  	// #22
  401b9c:	cmp	w8, #0x0
  401ba0:	csel	w8, w9, w8, eq  // eq = none
  401ba4:	cmn	w0, #0x1
  401ba8:	csel	w8, w9, w8, eq  // eq = none
  401bac:	subs	w8, w8, #0x3
  401bb0:	csel	w8, w8, w10, hi  // hi = pmore
  401bb4:	adrp	x9, 418000 <ferror@plt+0x16990>
  401bb8:	str	w8, [x9, #536]
  401bbc:	adrp	x21, 418000 <ferror@plt+0x16990>
  401bc0:	ldr	x0, [x21, #400]
  401bc4:	bl	4015f0 <setlinebuf@plt>
  401bc8:	adrp	x8, 418000 <ferror@plt+0x16990>
  401bcc:	ldr	w8, [x8, #504]
  401bd0:	cmp	w8, #0x8
  401bd4:	b.hi	4023b0 <ferror@plt+0xd40>  // b.pmore
  401bd8:	adrp	x9, 406000 <ferror@plt+0x4990>
  401bdc:	add	x9, x9, #0x826
  401be0:	adr	x10, 401bf0 <ferror@plt+0x580>
  401be4:	ldrh	w11, [x9, x8, lsl #1]
  401be8:	add	x10, x10, x11, lsl #2
  401bec:	br	x10
  401bf0:	adrp	x1, 406000 <ferror@plt+0x4990>
  401bf4:	add	x1, x1, #0xdea
  401bf8:	sub	x0, x29, #0x60
  401bfc:	mov	w2, #0x48                  	// #72
  401c00:	sub	x22, x29, #0x60
  401c04:	bl	4013f0 <memcpy@plt>
  401c08:	adrp	x1, 406000 <ferror@plt+0x4990>
  401c0c:	add	x1, x1, #0xe32
  401c10:	sub	x0, x29, #0xb0
  401c14:	mov	w2, #0x4c                  	// #76
  401c18:	sub	x23, x29, #0xb0
  401c1c:	bl	4013f0 <memcpy@plt>
  401c20:	adrp	x8, 418000 <ferror@plt+0x16990>
  401c24:	ldr	x21, [x8, #480]
  401c28:	mov	w0, #0x1e                  	// #30
  401c2c:	and	x20, x21, #0xffffffff
  401c30:	bl	4015c0 <sysconf@plt>
  401c34:	adrp	x24, 418000 <ferror@plt+0x16990>
  401c38:	ldr	w19, [x24, #356]
  401c3c:	lsr	x8, x0, #10
  401c40:	str	x8, [sp, #80]
  401c44:	bl	40354c <ferror@plt+0x1edc>
  401c48:	bl	401470 <meminfo@plt>
  401c4c:	sub	x8, x29, #0xc0
  401c50:	sub	x9, x29, #0xbc
  401c54:	sub	x10, x29, #0xb8
  401c58:	sub	x11, x29, #0xb4
  401c5c:	add	x12, sp, #0xc0
  401c60:	add	x13, sp, #0xc8
  401c64:	add	x14, sp, #0xd0
  401c68:	add	x15, sp, #0xe0
  401c6c:	add	x16, sp, #0xf0
  401c70:	add	x17, sp, #0x100
  401c74:	sub	x0, x29, #0xd0
  401c78:	sub	x1, x29, #0xe0
  401c7c:	sub	x2, x29, #0xf0
  401c80:	sub	x3, x29, #0x100
  401c84:	add	x4, sp, #0x140
  401c88:	add	x5, sp, #0x130
  401c8c:	add	x6, sp, #0x120
  401c90:	add	x7, sp, #0x110
  401c94:	stp	x9, x8, [sp, #64]
  401c98:	stp	x11, x10, [sp, #48]
  401c9c:	stp	x13, x12, [sp, #32]
  401ca0:	stp	x15, x14, [sp, #16]
  401ca4:	stp	x17, x16, [sp]
  401ca8:	bl	4015d0 <getstat@plt>
  401cac:	adrp	x8, 418000 <ferror@plt+0x16990>
  401cb0:	ldrb	w8, [x8, #520]
  401cb4:	cmp	w8, #0x1
  401cb8:	b.ne	401ce4 <ferror@plt+0x674>  // b.any
  401cbc:	add	x0, sp, #0xb8
  401cc0:	bl	4014e0 <time@plt>
  401cc4:	add	x0, sp, #0xb8
  401cc8:	bl	4014b0 <localtime@plt>
  401ccc:	adrp	x2, 406000 <ferror@plt+0x4990>
  401cd0:	mov	x3, x0
  401cd4:	add	x2, x2, #0xe7e
  401cd8:	add	x0, sp, #0x98
  401cdc:	mov	w1, #0x20                  	// #32
  401ce0:	bl	401480 <strftime@plt>
  401ce4:	adrp	x8, 418000 <ferror@plt+0x16990>
  401ce8:	adrp	x12, 418000 <ferror@plt+0x16990>
  401cec:	ldrb	w8, [x8, #516]
  401cf0:	adrp	x9, 418000 <ferror@plt+0x16990>
  401cf4:	ldr	x12, [x12, #344]
  401cf8:	ldr	w9, [x9, #504]
  401cfc:	adrp	x15, 418000 <ferror@plt+0x16990>
  401d00:	ldr	x15, [x15, #416]
  401d04:	adrp	x11, 418000 <ferror@plt+0x16990>
  401d08:	adrp	x16, 418000 <ferror@plt+0x16990>
  401d0c:	ldrb	w11, [x11, #508]
  401d10:	ldr	x13, [sp, #224]
  401d14:	ldr	x16, [x16, #464]
  401d18:	cmp	w8, #0x0
  401d1c:	ucvtf	s0, x12
  401d20:	ldr	x12, [sp, #80]
  401d24:	mov	w10, #0x400                 	// #1024
  401d28:	csel	x0, x23, x22, ne  // ne = any
  401d2c:	cmp	w9, #0x4
  401d30:	ldr	x14, [sp, #208]
  401d34:	ucvtf	s1, x15
  401d38:	csinc	w9, w10, wzr, ne  // ne = any
  401d3c:	adrp	x17, 418000 <ferror@plt+0x16990>
  401d40:	adrp	x18, 418000 <ferror@plt+0x16990>
  401d44:	adrp	x1, 418000 <ferror@plt+0x16990>
  401d48:	adrp	x2, 418000 <ferror@plt+0x16990>
  401d4c:	fdiv	s1, s1, s0
  401d50:	scvtf	s3, w9
  401d54:	add	x17, x17, #0x168
  401d58:	add	x18, x18, #0x198
  401d5c:	add	x1, x1, #0x1a8
  401d60:	add	x2, x2, #0x1b0
  401d64:	mul	x8, x13, x12
  401d68:	ucvtf	s2, x16
  401d6c:	fmul	s1, s1, s3
  401d70:	cmp	w11, #0x0
  401d74:	fcvtzu	x3, s1
  401d78:	ucvtf	s1, x8
  401d7c:	fdiv	s2, s2, s0
  401d80:	csel	x8, x17, x18, ne  // ne = any
  401d84:	csel	x9, x1, x2, ne  // ne = any
  401d88:	mul	x12, x14, x12
  401d8c:	fmul	s2, s2, s3
  401d90:	ldr	x8, [x8]
  401d94:	ldr	x9, [x9]
  401d98:	fcvtzu	x4, s2
  401d9c:	ucvtf	s2, x12
  401da0:	fdiv	s1, s1, s0
  401da4:	fdiv	s2, s2, s0
  401da8:	fmul	s1, s1, s3
  401dac:	fmul	s2, s2, s3
  401db0:	ldur	x12, [x29, #-240]
  401db4:	ldr	x13, [sp, #304]
  401db8:	fcvtzu	x10, s1
  401dbc:	fcvtzu	x11, s2
  401dc0:	ucvtf	s1, x8
  401dc4:	ucvtf	s2, x9
  401dc8:	ldur	x8, [x29, #-208]
  401dcc:	ldur	x9, [x29, #-224]
  401dd0:	ldr	x14, [sp, #288]
  401dd4:	ldur	x15, [x29, #-256]
  401dd8:	ldr	x16, [sp, #320]
  401ddc:	add	x12, x13, x12
  401de0:	ldr	x17, [sp, #272]
  401de4:	add	x8, x9, x8
  401de8:	add	x12, x12, x14
  401dec:	add	x6, x12, x8
  401df0:	ldr	w18, [sp, #200]
  401df4:	ldr	w9, [sp, #192]
  401df8:	ldr	x13, [sp, #256]
  401dfc:	ldr	x5, [sp, #240]
  401e00:	add	x6, x6, x15
  401e04:	add	x6, x6, x16
  401e08:	mov	w14, #0x64                  	// #100
  401e0c:	add	x6, x6, x17
  401e10:	ldp	w2, w1, [x29, #-184]
  401e14:	mul	x15, x15, x14
  401e18:	cmp	x6, #0x0
  401e1c:	fdiv	s1, s1, s0
  401e20:	fdiv	s0, s2, s0
  401e24:	mul	w18, w18, w21
  401e28:	mul	w9, w9, w21
  401e2c:	mul	x13, x13, x20
  401e30:	mul	x5, x5, x20
  401e34:	mul	x10, x20, x10
  401e38:	mul	x11, x20, x11
  401e3c:	mul	x16, x16, x14
  401e40:	mul	x17, x17, x14
  401e44:	mul	x8, x8, x14
  401e48:	mul	x12, x12, x14
  401e4c:	csinc	x6, x6, xzr, ne  // ne = any
  401e50:	csel	x14, x14, x15, eq  // eq = none
  401e54:	add	x10, x10, x6, lsr #1
  401e58:	add	x11, x11, x6, lsr #1
  401e5c:	add	x13, x13, x6, lsr #1
  401e60:	add	x15, x5, x6, lsr #1
  401e64:	add	x18, x18, x6, lsr #1
  401e68:	add	x9, x9, x6, lsr #1
  401e6c:	add	x8, x8, x6, lsr #1
  401e70:	add	x12, x12, x6, lsr #1
  401e74:	add	x14, x14, x6, lsr #1
  401e78:	add	x16, x16, x6, lsr #1
  401e7c:	add	x17, x17, x6, lsr #1
  401e80:	fmul	s1, s1, s3
  401e84:	fmul	s0, s0, s3
  401e88:	udiv	x7, x10, x6
  401e8c:	udiv	x10, x11, x6
  401e90:	udiv	x11, x13, x6
  401e94:	udiv	x13, x15, x6
  401e98:	udiv	x15, x18, x6
  401e9c:	udiv	x9, x9, x6
  401ea0:	udiv	x8, x8, x6
  401ea4:	udiv	x12, x12, x6
  401ea8:	udiv	x14, x14, x6
  401eac:	udiv	x16, x16, x6
  401eb0:	udiv	x17, x17, x6
  401eb4:	fcvtzu	x5, s1
  401eb8:	fcvtzu	x6, s0
  401ebc:	str	w17, [sp, #72]
  401ec0:	str	w16, [sp, #64]
  401ec4:	str	w14, [sp, #56]
  401ec8:	str	w12, [sp, #48]
  401ecc:	str	w8, [sp, #40]
  401ed0:	str	w9, [sp, #32]
  401ed4:	str	w15, [sp, #24]
  401ed8:	str	w13, [sp, #16]
  401edc:	str	w11, [sp, #8]
  401ee0:	str	w10, [sp]
  401ee4:	bl	401600 <printf@plt>
  401ee8:	adrp	x8, 418000 <ferror@plt+0x16990>
  401eec:	ldrb	w8, [x8, #520]
  401ef0:	cmp	w8, #0x1
  401ef4:	b.ne	401f08 <ferror@plt+0x898>  // b.any
  401ef8:	adrp	x0, 406000 <ferror@plt+0x4990>
  401efc:	add	x0, x0, #0xe90
  401f00:	add	x1, sp, #0x98
  401f04:	bl	401600 <printf@plt>
  401f08:	mov	w0, #0xa                   	// #10
  401f0c:	bl	401620 <putchar@plt>
  401f10:	adrp	x8, 418000 <ferror@plt+0x16990>
  401f14:	ldrb	w8, [x8, #524]
  401f18:	tbnz	w8, #0, 401f2c <ferror@plt+0x8bc>
  401f1c:	adrp	x8, 418000 <ferror@plt+0x16990>
  401f20:	ldr	x8, [x8, #528]
  401f24:	cmp	x8, #0x2
  401f28:	b.cc	401ac4 <ferror@plt+0x454>  // b.lo, b.ul, b.last
  401f2c:	mov	w23, wzr
  401f30:	mov	w20, wzr
  401f34:	lsr	x19, x19, #1
  401f38:	mov	w22, #0x2                   	// #2
  401f3c:	sub	x25, x29, #0xe0
  401f40:	add	x26, sp, #0x130
  401f44:	ldr	w0, [x24, #356]
  401f48:	str	w23, [sp, #136]
  401f4c:	bl	401510 <sleep@plt>
  401f50:	adrp	x8, 418000 <ferror@plt+0x16990>
  401f54:	ldrb	w8, [x8, #512]
  401f58:	tbnz	w8, #0, 401f78 <ferror@plt+0x908>
  401f5c:	adrp	x8, 418000 <ferror@plt+0x16990>
  401f60:	ldr	w8, [x8, #536]
  401f64:	sub	w9, w22, #0x1
  401f68:	udiv	w10, w9, w8
  401f6c:	msub	w8, w10, w8, w9
  401f70:	cbnz	w8, 401f78 <ferror@plt+0x908>
  401f74:	bl	40354c <ferror@plt+0x1edc>
  401f78:	cmp	w20, #0x0
  401f7c:	str	w22, [sp, #144]
  401f80:	cset	w23, eq  // eq = none
  401f84:	bl	401470 <meminfo@plt>
  401f88:	sub	x8, x29, #0xd0
  401f8c:	add	x28, x8, w23, uxtw #3
  401f90:	sub	x8, x29, #0xf0
  401f94:	add	x27, x8, w23, uxtw #3
  401f98:	sub	x8, x29, #0x100
  401f9c:	add	x1, x25, w23, uxtw #3
  401fa0:	add	x25, x8, w23, uxtw #3
  401fa4:	add	x8, sp, #0x140
  401fa8:	add	x24, x8, w23, uxtw #3
  401fac:	add	x8, sp, #0x120
  401fb0:	add	x6, x8, w23, uxtw #3
  401fb4:	add	x8, sp, #0x110
  401fb8:	add	x5, x26, w23, uxtw #3
  401fbc:	add	x26, x8, w23, uxtw #3
  401fc0:	add	x8, sp, #0x100
  401fc4:	add	x9, x8, w23, uxtw #3
  401fc8:	add	x8, sp, #0xf0
  401fcc:	add	x10, x8, w23, uxtw #3
  401fd0:	add	x8, sp, #0xe0
  401fd4:	add	x21, x8, w23, uxtw #3
  401fd8:	add	x8, sp, #0xd0
  401fdc:	add	x22, x8, w23, uxtw #3
  401fe0:	add	x8, sp, #0xc8
  401fe4:	add	x11, x8, w23, uxtw #2
  401fe8:	add	x8, sp, #0xc0
  401fec:	add	x12, x8, w23, uxtw #2
  401ff0:	sub	x8, x29, #0xc0
  401ff4:	str	x8, [sp, #72]
  401ff8:	sub	x8, x29, #0xbc
  401ffc:	str	x8, [sp, #64]
  402000:	sub	x8, x29, #0xb8
  402004:	str	x8, [sp, #56]
  402008:	sub	x8, x29, #0xb4
  40200c:	mov	x0, x28
  402010:	mov	x2, x27
  402014:	mov	x3, x25
  402018:	mov	x4, x24
  40201c:	mov	x7, x26
  402020:	stp	x12, x8, [sp, #40]
  402024:	stp	x12, x11, [sp, #88]
  402028:	stp	x22, x11, [sp, #24]
  40202c:	stp	x10, x21, [sp, #8]
  402030:	stp	x10, x9, [sp, #104]
  402034:	str	x9, [sp]
  402038:	stp	x1, x6, [sp, #120]
  40203c:	mov	x23, x5
  402040:	bl	4015d0 <getstat@plt>
  402044:	adrp	x8, 418000 <ferror@plt+0x16990>
  402048:	ldrb	w8, [x8, #520]
  40204c:	cmp	w8, #0x1
  402050:	b.ne	40207c <ferror@plt+0xa0c>  // b.any
  402054:	add	x0, sp, #0xb8
  402058:	bl	4014e0 <time@plt>
  40205c:	add	x0, sp, #0xb8
  402060:	bl	4014b0 <localtime@plt>
  402064:	adrp	x2, 406000 <ferror@plt+0x4990>
  402068:	mov	x3, x0
  40206c:	add	x0, sp, #0x98
  402070:	mov	w1, #0x20                  	// #32
  402074:	add	x2, x2, #0xe7e
  402078:	bl	401480 <strftime@plt>
  40207c:	sub	x8, x29, #0xd0
  402080:	ldr	x9, [x28]
  402084:	ldr	x10, [x8, w20, uxtw #3]
  402088:	sub	x8, x29, #0xf0
  40208c:	ldr	x11, [x27]
  402090:	ldr	x13, [x8, w20, uxtw #3]
  402094:	sub	x8, x29, #0x100
  402098:	sub	x9, x9, x10
  40209c:	adrp	x10, 418000 <ferror@plt+0x16990>
  4020a0:	ldr	x15, [x8, w20, uxtw #3]
  4020a4:	add	x8, sp, #0x140
  4020a8:	ldrb	w12, [x10, #516]
  4020ac:	add	x10, sp, #0xe0
  4020b0:	ldr	x14, [x25]
  4020b4:	ldr	x16, [x24]
  4020b8:	ldr	x17, [x8, w20, uxtw #3]
  4020bc:	ldr	x18, [x21]
  4020c0:	sub	x11, x11, x13
  4020c4:	ldr	x13, [x10, w20, uxtw #3]
  4020c8:	add	x10, sp, #0xd0
  4020cc:	sub	x14, x14, x15
  4020d0:	ldr	x15, [x10, w20, uxtw #3]
  4020d4:	sub	x10, x16, x17
  4020d8:	adrp	x16, 418000 <ferror@plt+0x16990>
  4020dc:	sub	x13, x18, x13
  4020e0:	adrp	x18, 418000 <ferror@plt+0x16990>
  4020e4:	ldr	w1, [sp, #136]
  4020e8:	ldr	x0, [x22]
  4020ec:	ldr	x16, [x16, #416]
  4020f0:	ldr	x18, [x18, #464]
  4020f4:	adrp	x17, 418000 <ferror@plt+0x16990>
  4020f8:	sub	x15, x0, x15
  4020fc:	ucvtf	s0, x16
  402100:	adrp	x16, 418000 <ferror@plt+0x16990>
  402104:	ucvtf	s2, x18
  402108:	add	w18, w1, w14
  40210c:	ldr	x0, [sp, #80]
  402110:	cmp	w1, #0x0
  402114:	ldr	x17, [x17, #344]
  402118:	ldr	w16, [x16, #504]
  40211c:	sxtw	x18, w18
  402120:	csel	x14, x14, x18, eq  // eq = none
  402124:	cmp	w14, #0x0
  402128:	mul	x13, x13, x0
  40212c:	mul	x15, x15, x0
  402130:	csel	x18, xzr, x14, lt  // lt = tstop
  402134:	cmp	w12, #0x0
  402138:	sub	x12, x29, #0x60
  40213c:	sub	x0, x29, #0xb0
  402140:	ucvtf	s1, x17
  402144:	adrp	x17, 418000 <ferror@plt+0x16990>
  402148:	csel	x0, x0, x12, ne  // ne = any
  40214c:	cmp	w16, #0x4
  402150:	mov	w12, #0x400                 	// #1024
  402154:	ldrb	w17, [x17, #508]
  402158:	csinc	w12, w12, wzr, ne  // ne = any
  40215c:	fdiv	s0, s0, s1
  402160:	scvtf	s3, w12
  402164:	fmul	s0, s0, s3
  402168:	fdiv	s2, s2, s1
  40216c:	fcvtzu	x3, s0
  402170:	ucvtf	s0, x13
  402174:	adrp	x12, 418000 <ferror@plt+0x16990>
  402178:	adrp	x13, 418000 <ferror@plt+0x16990>
  40217c:	fmul	s2, s2, s3
  402180:	cmp	w17, #0x0
  402184:	add	x12, x12, #0x168
  402188:	add	x13, x13, #0x198
  40218c:	fcvtzu	x4, s2
  402190:	ucvtf	s2, x15
  402194:	csel	x12, x12, x13, ne  // ne = any
  402198:	adrp	x13, 418000 <ferror@plt+0x16990>
  40219c:	adrp	x15, 418000 <ferror@plt+0x16990>
  4021a0:	add	x13, x13, #0x1a8
  4021a4:	add	x15, x15, #0x1b0
  4021a8:	csel	x13, x13, x15, ne  // ne = any
  4021ac:	ldr	x12, [x12]
  4021b0:	ldr	x13, [x13]
  4021b4:	fdiv	s0, s0, s1
  4021b8:	fdiv	s2, s2, s1
  4021bc:	fmul	s0, s0, s3
  4021c0:	fmul	s2, s2, s3
  4021c4:	fcvtzu	x15, s0
  4021c8:	ucvtf	s0, x12
  4021cc:	fcvtzu	x12, s2
  4021d0:	ucvtf	s2, x13
  4021d4:	add	x13, sp, #0x110
  4021d8:	ldr	x8, [x26]
  4021dc:	ldr	x13, [x13, w20, uxtw #3]
  4021e0:	ldp	x2, x1, [sp, #96]
  4021e4:	ldp	x17, x16, [sp, #112]
  4021e8:	ldr	x5, [sp, #88]
  4021ec:	sub	x8, x8, x13
  4021f0:	ldr	x13, [x23]
  4021f4:	ldr	x1, [x1]
  4021f8:	ldr	x16, [x16]
  4021fc:	ldr	x17, [x17]
  402200:	add	x11, x11, x13
  402204:	add	x13, sp, #0xf0
  402208:	ldr	x13, [x13, w20, uxtw #3]
  40220c:	add	x1, x1, x19
  402210:	add	x9, x9, x16
  402214:	add	x16, sp, #0x100
  402218:	ldr	w5, [x5]
  40221c:	sub	x13, x1, x13
  402220:	add	x1, sp, #0xc0
  402224:	ldr	x16, [x16, w20, uxtw #3]
  402228:	ldr	w1, [x1, w20, uxtw #2]
  40222c:	add	x17, x17, x19
  402230:	add	w5, w5, w19
  402234:	ldr	w2, [x2]
  402238:	sub	x16, x17, x16
  40223c:	add	x17, sp, #0xc8
  402240:	sub	w5, w5, w1
  402244:	ldr	x1, [sp, #128]
  402248:	ldr	w17, [x17, w20, uxtw #2]
  40224c:	add	x26, sp, #0x130
  402250:	ldr	x6, [x26, w20, uxtw #3]
  402254:	add	w2, w2, w19
  402258:	sub	x25, x29, #0xe0
  40225c:	ldr	x7, [x1]
  402260:	add	x1, sp, #0x120
  402264:	eor	w21, w20, #0x1
  402268:	sub	w17, w2, w17
  40226c:	ldr	x2, [x25, w20, uxtw #3]
  402270:	ldr	x20, [x1, w20, uxtw #3]
  402274:	sub	x11, x11, x6
  402278:	add	x11, x11, x7
  40227c:	sub	x9, x9, x2
  402280:	sub	x11, x11, x20
  402284:	add	x7, x11, x9
  402288:	add	x7, x7, x10
  40228c:	adrp	x24, 418000 <ferror@plt+0x16990>
  402290:	add	x7, x7, x8
  402294:	ldr	w6, [x24, #356]
  402298:	mov	w22, #0x64                  	// #100
  40229c:	and	w23, w14, w14, asr #31
  4022a0:	add	x14, x7, x18
  4022a4:	ldp	w2, w1, [x29, #-184]
  4022a8:	mul	x18, x18, x22
  4022ac:	cmp	x14, #0x0
  4022b0:	fdiv	s0, s0, s1
  4022b4:	fdiv	s1, s2, s1
  4022b8:	mul	x10, x10, x22
  4022bc:	mul	x8, x8, x22
  4022c0:	mul	x9, x9, x22
  4022c4:	mul	x11, x11, x22
  4022c8:	csinc	x14, x14, xzr, ne  // ne = any
  4022cc:	csel	x18, x22, x18, eq  // eq = none
  4022d0:	add	x15, x15, x19
  4022d4:	add	x12, x12, x19
  4022d8:	add	x9, x9, x14, lsr #1
  4022dc:	add	x11, x11, x14, lsr #1
  4022e0:	add	x18, x18, x14, lsr #1
  4022e4:	add	x10, x10, x14, lsr #1
  4022e8:	add	x8, x8, x14, lsr #1
  4022ec:	fmul	s0, s0, s3
  4022f0:	fmul	s1, s1, s3
  4022f4:	udiv	x16, x16, x6
  4022f8:	udiv	x13, x13, x6
  4022fc:	udiv	w17, w17, w6
  402300:	udiv	w20, w5, w6
  402304:	udiv	x7, x15, x6
  402308:	udiv	x12, x12, x6
  40230c:	udiv	x9, x9, x14
  402310:	udiv	x11, x11, x14
  402314:	udiv	x15, x18, x14
  402318:	udiv	x10, x10, x14
  40231c:	udiv	x8, x8, x14
  402320:	fcvtzu	x5, s0
  402324:	fcvtzu	x6, s1
  402328:	str	w20, [sp, #32]
  40232c:	str	w17, [sp, #24]
  402330:	str	w13, [sp, #16]
  402334:	str	w16, [sp, #8]
  402338:	str	w12, [sp]
  40233c:	str	w8, [sp, #72]
  402340:	str	w10, [sp, #64]
  402344:	str	w15, [sp, #56]
  402348:	str	w11, [sp, #48]
  40234c:	str	w9, [sp, #40]
  402350:	bl	401600 <printf@plt>
  402354:	adrp	x8, 418000 <ferror@plt+0x16990>
  402358:	ldrb	w8, [x8, #520]
  40235c:	cmp	w8, #0x1
  402360:	b.ne	402374 <ferror@plt+0xd04>  // b.any
  402364:	adrp	x0, 406000 <ferror@plt+0x4990>
  402368:	add	x1, sp, #0x98
  40236c:	add	x0, x0, #0xe90
  402370:	bl	401600 <printf@plt>
  402374:	mov	w0, #0xa                   	// #10
  402378:	bl	401620 <putchar@plt>
  40237c:	adrp	x8, 418000 <ferror@plt+0x16990>
  402380:	ldrb	w10, [x8, #524]
  402384:	adrp	x8, 418000 <ferror@plt+0x16990>
  402388:	ldr	w22, [sp, #144]
  40238c:	ldr	x8, [x8, #528]
  402390:	mov	w20, w21
  402394:	mov	w9, w22
  402398:	add	w22, w22, #0x1
  40239c:	tbnz	w10, #0, 401f44 <ferror@plt+0x8d4>
  4023a0:	cmp	x8, x9
  4023a4:	mov	w20, w21
  4023a8:	b.hi	401f44 <ferror@plt+0x8d4>  // b.pmore
  4023ac:	b	401ac4 <ferror@plt+0x454>
  4023b0:	cmp	w8, #0x10
  4023b4:	b.ne	403278 <ferror@plt+0x1c08>  // b.any
  4023b8:	adrp	x0, 407000 <ferror@plt+0x5990>
  4023bc:	adrp	x1, 407000 <ferror@plt+0x5990>
  4023c0:	add	x0, x0, #0x2e6
  4023c4:	add	x1, x1, #0x2f6
  4023c8:	bl	4014d0 <fopen@plt>
  4023cc:	cbz	x0, 401ac4 <ferror@plt+0x454>
  4023d0:	bl	4014c0 <fclose@plt>
  4023d4:	sub	x0, x29, #0xb0
  4023d8:	sub	x1, x29, #0x60
  4023dc:	bl	401540 <getdiskstat@plt>
  4023e0:	adrp	x1, 407000 <ferror@plt+0x5990>
  4023e4:	mov	w20, w0
  4023e8:	add	x1, x1, #0x5b1
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	mov	x0, xzr
  4023f4:	bl	4015e0 <dcgettext@plt>
  4023f8:	mov	w1, w20
  4023fc:	bl	401600 <printf@plt>
  402400:	adrp	x1, 407000 <ferror@plt+0x5990>
  402404:	add	x1, x1, #0x5be
  402408:	mov	w2, #0x5                   	// #5
  40240c:	mov	x0, xzr
  402410:	bl	4015e0 <dcgettext@plt>
  402414:	ldur	x8, [x29, #-176]
  402418:	mov	x19, x0
  40241c:	mov	w1, w20
  402420:	mov	x0, x8
  402424:	bl	401450 <getpartitions_num@plt>
  402428:	mov	w1, w0
  40242c:	mov	x0, x19
  402430:	bl	401600 <printf@plt>
  402434:	cmp	w20, #0x1
  402438:	b.lt	40310c <ferror@plt+0x1a9c>  // b.tstop
  40243c:	ldur	x9, [x29, #-176]
  402440:	mov	w8, w20
  402444:	mov	w10, #0x4dd3                	// #19923
  402448:	mov	x19, xzr
  40244c:	mov	x20, xzr
  402450:	mov	x21, xzr
  402454:	mov	x22, xzr
  402458:	mov	x23, xzr
  40245c:	mov	x24, xzr
  402460:	mov	x25, xzr
  402464:	mov	x26, xzr
  402468:	mov	x27, xzr
  40246c:	mov	x28, xzr
  402470:	mov	w8, w8
  402474:	add	x9, x9, #0x30
  402478:	movk	w10, #0x1062, lsl #16
  40247c:	ldr	w11, [x9, #28]
  402480:	ldr	w15, [x9, #36]
  402484:	subs	x8, x8, #0x1
  402488:	add	x28, x28, x11
  40248c:	ldp	w11, w14, [x9]
  402490:	add	x24, x24, x15
  402494:	add	x27, x27, x14
  402498:	ldp	x12, x14, [x9, #-48]
  40249c:	mul	x11, x11, x10
  4024a0:	add	x20, x20, x11, lsr #38
  4024a4:	add	x26, x12, x26
  4024a8:	ldp	w12, w13, [x9, #8]
  4024ac:	add	x22, x14, x22
  4024b0:	add	x25, x25, x13
  4024b4:	add	x23, x23, x12
  4024b8:	ldp	w12, w13, [x9, #16]
  4024bc:	add	x9, x9, #0x58
  4024c0:	mul	x11, x12, x10
  4024c4:	add	x21, x21, x13
  4024c8:	add	x19, x19, x11, lsr #38
  4024cc:	b.ne	40247c <ferror@plt+0xe0c>  // b.any
  4024d0:	b	403134 <ferror@plt+0x1ac4>
  4024d4:	adrp	x8, 407000 <ferror@plt+0x5990>
  4024d8:	add	x8, x8, #0x280
  4024dc:	ldp	q0, q1, [x8]
  4024e0:	ldr	q2, [x8, #32]
  4024e4:	adrp	x8, 407000 <ferror@plt+0x5990>
  4024e8:	add	x8, x8, #0x2b1
  4024ec:	sub	x9, x29, #0xb0
  4024f0:	stp	q0, q1, [x9, #80]
  4024f4:	ldp	q0, q1, [x8]
  4024f8:	adrp	x0, 407000 <ferror@plt+0x5990>
  4024fc:	adrp	x1, 407000 <ferror@plt+0x5990>
  402500:	add	x0, x0, #0x2e6
  402504:	stp	q0, q1, [x9]
  402508:	ldr	q0, [x8, #32]
  40250c:	ldur	x8, [x8, #45]
  402510:	add	x1, x1, #0x2f6
  402514:	str	q2, [x9, #112]
  402518:	sturb	wzr, [x29, #-48]
  40251c:	str	q0, [x9, #32]
  402520:	stur	x8, [x9, #45]
  402524:	bl	4014d0 <fopen@plt>
  402528:	cbz	x0, 4030cc <ferror@plt+0x1a5c>
  40252c:	bl	4014c0 <fclose@plt>
  402530:	sub	x0, x29, #0xd0
  402534:	sub	x1, x29, #0xe0
  402538:	bl	401540 <getdiskstat@plt>
  40253c:	adrp	x8, 418000 <ferror@plt+0x16990>
  402540:	ldrb	w8, [x8, #520]
  402544:	mov	w19, w0
  402548:	cmp	w8, #0x1
  40254c:	b.ne	402578 <ferror@plt+0xf08>  // b.any
  402550:	sub	x0, x29, #0xf0
  402554:	bl	4014e0 <time@plt>
  402558:	sub	x0, x29, #0xf0
  40255c:	bl	4014b0 <localtime@plt>
  402560:	adrp	x2, 406000 <ferror@plt+0x4990>
  402564:	mov	x3, x0
  402568:	add	x2, x2, #0xe7e
  40256c:	add	x0, sp, #0x98
  402570:	mov	w1, #0x20                  	// #32
  402574:	bl	401480 <strftime@plt>
  402578:	adrp	x8, 418000 <ferror@plt+0x16990>
  40257c:	ldrb	w8, [x8, #512]
  402580:	cmp	w8, #0x1
  402584:	b.ne	40258c <ferror@plt+0xf1c>  // b.any
  402588:	bl	4038cc <ferror@plt+0x225c>
  40258c:	mov	x28, x19
  402590:	cbz	w19, 402674 <ferror@plt+0x1004>
  402594:	mov	w8, #0x58                  	// #88
  402598:	mov	w26, #0x4dd3                	// #19923
  40259c:	adrp	x19, 406000 <ferror@plt+0x4990>
  4025a0:	mov	x20, xzr
  4025a4:	mov	x23, xzr
  4025a8:	sub	x24, x29, #0x60
  4025ac:	sub	x25, x29, #0xb0
  4025b0:	movk	w26, #0x1062, lsl #16
  4025b4:	add	x19, x19, #0xe90
  4025b8:	mul	x27, x28, x8
  4025bc:	adrp	x22, 418000 <ferror@plt+0x16990>
  4025c0:	adrp	x8, 418000 <ferror@plt+0x16990>
  4025c4:	ldrb	w8, [x8, #512]
  4025c8:	tbnz	w8, #0, 4025e0 <ferror@plt+0xf70>
  4025cc:	ldr	w8, [x22, #536]
  4025d0:	udiv	x9, x23, x8
  4025d4:	msub	x8, x9, x8, x23
  4025d8:	cbnz	x8, 4025e0 <ferror@plt+0xf70>
  4025dc:	bl	4038cc <ferror@plt+0x225c>
  4025e0:	adrp	x8, 418000 <ferror@plt+0x16990>
  4025e4:	ldrb	w8, [x8, #516]
  4025e8:	ldur	x9, [x29, #-208]
  4025ec:	cmp	w8, #0x0
  4025f0:	add	x8, x9, x20
  4025f4:	ldp	w9, w3, [x8, #48]
  4025f8:	ldp	w11, w10, [x8, #64]
  4025fc:	add	x1, x8, #0x10
  402600:	ldr	w2, [x8, #76]
  402604:	ldr	w6, [x8, #84]
  402608:	ldp	w7, w5, [x8, #56]
  40260c:	ldp	x4, x8, [x8]
  402610:	mul	x9, x9, x26
  402614:	mul	x11, x11, x26
  402618:	csel	x0, x25, x24, ne  // ne = any
  40261c:	lsr	x9, x9, #38
  402620:	lsr	x11, x11, #38
  402624:	str	w10, [sp, #8]
  402628:	str	x8, [sp]
  40262c:	str	w11, [sp, #24]
  402630:	str	w9, [sp, #16]
  402634:	bl	401600 <printf@plt>
  402638:	adrp	x8, 418000 <ferror@plt+0x16990>
  40263c:	ldrb	w8, [x8, #520]
  402640:	cmp	w8, #0x1
  402644:	b.ne	402654 <ferror@plt+0xfe4>  // b.any
  402648:	add	x1, sp, #0x98
  40264c:	mov	x0, x19
  402650:	bl	401600 <printf@plt>
  402654:	mov	w0, #0xa                   	// #10
  402658:	bl	401620 <putchar@plt>
  40265c:	ldr	x0, [x21, #400]
  402660:	bl	4015b0 <fflush@plt>
  402664:	add	x20, x20, #0x58
  402668:	cmp	x27, x20
  40266c:	add	x23, x23, #0x1
  402670:	b.ne	4025c0 <ferror@plt+0xf50>  // b.any
  402674:	ldur	x0, [x29, #-208]
  402678:	bl	4015a0 <free@plt>
  40267c:	ldur	x0, [x29, #-224]
  402680:	bl	4015a0 <free@plt>
  402684:	adrp	x8, 418000 <ferror@plt+0x16990>
  402688:	ldrb	w8, [x8, #524]
  40268c:	mov	x25, x28
  402690:	tbnz	w8, #0, 4026a4 <ferror@plt+0x1034>
  402694:	adrp	x8, 418000 <ferror@plt+0x16990>
  402698:	ldr	x8, [x8, #528]
  40269c:	cmp	x8, #0x2
  4026a0:	b.cc	401ac4 <ferror@plt+0x454>  // b.lo, b.ul, b.last
  4026a4:	mov	w27, #0x4dd3                	// #19923
  4026a8:	adrp	x20, 406000 <ferror@plt+0x4990>
  4026ac:	mov	w22, #0x1                   	// #1
  4026b0:	sub	x28, x29, #0x60
  4026b4:	sub	x19, x29, #0xb0
  4026b8:	movk	w27, #0x1062, lsl #16
  4026bc:	add	x20, x20, #0xe90
  4026c0:	adrp	x26, 418000 <ferror@plt+0x16990>
  4026c4:	adrp	x8, 418000 <ferror@plt+0x16990>
  4026c8:	ldr	w0, [x8, #356]
  4026cc:	bl	401510 <sleep@plt>
  4026d0:	sub	x0, x29, #0xd0
  4026d4:	sub	x1, x29, #0xe0
  4026d8:	bl	401540 <getdiskstat@plt>
  4026dc:	adrp	x8, 418000 <ferror@plt+0x16990>
  4026e0:	ldrb	w8, [x8, #520]
  4026e4:	mov	w24, w0
  4026e8:	cmp	w8, #0x1
  4026ec:	b.ne	402718 <ferror@plt+0x10a8>  // b.any
  4026f0:	sub	x0, x29, #0xf0
  4026f4:	bl	4014e0 <time@plt>
  4026f8:	sub	x0, x29, #0xf0
  4026fc:	bl	4014b0 <localtime@plt>
  402700:	adrp	x2, 406000 <ferror@plt+0x4990>
  402704:	mov	x3, x0
  402708:	add	x0, sp, #0x98
  40270c:	mov	w1, #0x20                  	// #32
  402710:	add	x2, x2, #0xe7e
  402714:	bl	401480 <strftime@plt>
  402718:	cbz	w24, 4027e8 <ferror@plt+0x1178>
  40271c:	mov	w8, #0x58                  	// #88
  402720:	stp	x22, x25, [sp, #136]
  402724:	mov	x23, xzr
  402728:	mul	x22, x24, x8
  40272c:	adrp	x8, 418000 <ferror@plt+0x16990>
  402730:	ldrb	w8, [x8, #512]
  402734:	tbnz	w8, #0, 40274c <ferror@plt+0x10dc>
  402738:	ldr	w8, [x26, #536]
  40273c:	udiv	x9, x25, x8
  402740:	msub	x8, x9, x8, x25
  402744:	cbnz	x8, 40274c <ferror@plt+0x10dc>
  402748:	bl	4038cc <ferror@plt+0x225c>
  40274c:	adrp	x8, 418000 <ferror@plt+0x16990>
  402750:	ldrb	w8, [x8, #516]
  402754:	ldur	x9, [x29, #-208]
  402758:	cmp	w8, #0x0
  40275c:	add	x8, x9, x23
  402760:	ldp	w9, w3, [x8, #48]
  402764:	ldp	w11, w10, [x8, #64]
  402768:	add	x1, x8, #0x10
  40276c:	ldr	w2, [x8, #76]
  402770:	ldr	w6, [x8, #84]
  402774:	ldp	w7, w5, [x8, #56]
  402778:	ldp	x4, x8, [x8]
  40277c:	mul	x9, x9, x27
  402780:	mul	x11, x11, x27
  402784:	csel	x0, x19, x28, ne  // ne = any
  402788:	lsr	x9, x9, #38
  40278c:	lsr	x11, x11, #38
  402790:	str	w10, [sp, #8]
  402794:	str	x8, [sp]
  402798:	str	w11, [sp, #24]
  40279c:	str	w9, [sp, #16]
  4027a0:	bl	401600 <printf@plt>
  4027a4:	adrp	x8, 418000 <ferror@plt+0x16990>
  4027a8:	ldrb	w8, [x8, #520]
  4027ac:	cmp	w8, #0x1
  4027b0:	b.ne	4027c0 <ferror@plt+0x1150>  // b.any
  4027b4:	add	x1, sp, #0x98
  4027b8:	mov	x0, x20
  4027bc:	bl	401600 <printf@plt>
  4027c0:	mov	w0, #0xa                   	// #10
  4027c4:	bl	401620 <putchar@plt>
  4027c8:	ldr	x0, [x21, #400]
  4027cc:	bl	4015b0 <fflush@plt>
  4027d0:	add	x23, x23, #0x58
  4027d4:	cmp	x22, x23
  4027d8:	add	x25, x25, #0x1
  4027dc:	b.ne	40272c <ferror@plt+0x10bc>  // b.any
  4027e0:	ldp	x22, x25, [sp, #136]
  4027e4:	add	x25, x25, x24
  4027e8:	ldur	x0, [x29, #-208]
  4027ec:	bl	4015a0 <free@plt>
  4027f0:	ldur	x0, [x29, #-224]
  4027f4:	bl	4015a0 <free@plt>
  4027f8:	adrp	x8, 418000 <ferror@plt+0x16990>
  4027fc:	ldrb	w9, [x8, #524]
  402800:	adrp	x8, 418000 <ferror@plt+0x16990>
  402804:	ldr	x8, [x8, #528]
  402808:	add	x22, x22, #0x1
  40280c:	tbnz	w9, #0, 4026c4 <ferror@plt+0x1054>
  402810:	cmp	x22, x8
  402814:	b.cc	4026c4 <ferror@plt+0x1054>  // b.lo, b.ul, b.last
  402818:	b	401ac4 <ferror@plt+0x454>
  40281c:	bl	401470 <meminfo@plt>
  402820:	add	x8, sp, #0xc8
  402824:	add	x9, sp, #0xd0
  402828:	add	x10, sp, #0xe0
  40282c:	add	x11, sp, #0xf0
  402830:	add	x12, sp, #0xb8
  402834:	add	x13, sp, #0xc0
  402838:	add	x14, sp, #0x100
  40283c:	add	x15, sp, #0x110
  402840:	add	x16, sp, #0x120
  402844:	add	x17, sp, #0x130
  402848:	sub	x0, x29, #0xb0
  40284c:	sub	x1, x29, #0x60
  402850:	add	x2, sp, #0x98
  402854:	sub	x3, x29, #0xd0
  402858:	sub	x4, x29, #0xe0
  40285c:	sub	x5, x29, #0xf0
  402860:	sub	x6, x29, #0x100
  402864:	add	x7, sp, #0x140
  402868:	stp	x9, x8, [sp, #64]
  40286c:	stp	x11, x10, [sp, #48]
  402870:	stp	x13, x12, [sp, #32]
  402874:	stp	x15, x14, [sp, #16]
  402878:	stp	x17, x16, [sp]
  40287c:	bl	4015d0 <getstat@plt>
  402880:	adrp	x1, 407000 <ferror@plt+0x5990>
  402884:	add	x1, x1, #0x38
  402888:	mov	w2, #0x5                   	// #5
  40288c:	mov	x0, xzr
  402890:	bl	4015e0 <dcgettext@plt>
  402894:	adrp	x21, 418000 <ferror@plt+0x16990>
  402898:	adrp	x8, 418000 <ferror@plt+0x16990>
  40289c:	adrp	x22, 418000 <ferror@plt+0x16990>
  4028a0:	ldr	w10, [x21, #504]
  4028a4:	ldr	x9, [x22, #344]
  4028a8:	ldr	x8, [x8, #488]
  4028ac:	mov	w20, #0x400                 	// #1024
  4028b0:	cmp	w10, #0x4
  4028b4:	ucvtf	s0, x9
  4028b8:	ucvtf	s1, x8
  4028bc:	csinc	w8, w20, wzr, ne  // ne = any
  4028c0:	fdiv	s0, s1, s0
  4028c4:	scvtf	s1, w8
  4028c8:	adrp	x19, 418000 <ferror@plt+0x16990>
  4028cc:	fmul	s0, s0, s1
  4028d0:	add	x19, x19, #0x160
  4028d4:	fcvtzu	x1, s0
  4028d8:	mov	x2, x19
  4028dc:	bl	401600 <printf@plt>
  4028e0:	adrp	x1, 407000 <ferror@plt+0x5990>
  4028e4:	add	x1, x1, #0x4f
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	mov	x0, xzr
  4028f0:	bl	4015e0 <dcgettext@plt>
  4028f4:	adrp	x8, 418000 <ferror@plt+0x16990>
  4028f8:	ldr	w10, [x21, #504]
  4028fc:	ldr	x9, [x22, #344]
  402900:	ldr	x8, [x8, #440]
  402904:	mov	x2, x19
  402908:	cmp	w10, #0x4
  40290c:	ucvtf	s0, x9
  402910:	ucvtf	s1, x8
  402914:	csinc	w8, w20, wzr, ne  // ne = any
  402918:	fdiv	s0, s1, s0
  40291c:	scvtf	s1, w8
  402920:	fmul	s0, s0, s1
  402924:	fcvtzu	x1, s0
  402928:	bl	401600 <printf@plt>
  40292c:	adrp	x1, 407000 <ferror@plt+0x5990>
  402930:	add	x1, x1, #0x65
  402934:	mov	w2, #0x5                   	// #5
  402938:	mov	x0, xzr
  40293c:	bl	4015e0 <dcgettext@plt>
  402940:	adrp	x8, 418000 <ferror@plt+0x16990>
  402944:	ldr	w10, [x21, #504]
  402948:	ldr	x9, [x22, #344]
  40294c:	ldr	x8, [x8, #424]
  402950:	mov	x2, x19
  402954:	cmp	w10, #0x4
  402958:	ucvtf	s0, x9
  40295c:	ucvtf	s1, x8
  402960:	csinc	w8, w20, wzr, ne  // ne = any
  402964:	fdiv	s0, s1, s0
  402968:	scvtf	s1, w8
  40296c:	fmul	s0, s0, s1
  402970:	fcvtzu	x1, s0
  402974:	bl	401600 <printf@plt>
  402978:	adrp	x1, 407000 <ferror@plt+0x5990>
  40297c:	add	x1, x1, #0x7d
  402980:	mov	w2, #0x5                   	// #5
  402984:	mov	x0, xzr
  402988:	bl	4015e0 <dcgettext@plt>
  40298c:	adrp	x8, 418000 <ferror@plt+0x16990>
  402990:	ldr	w10, [x21, #504]
  402994:	ldr	x9, [x22, #344]
  402998:	ldr	x8, [x8, #360]
  40299c:	mov	x2, x19
  4029a0:	cmp	w10, #0x4
  4029a4:	ucvtf	s0, x9
  4029a8:	ucvtf	s1, x8
  4029ac:	csinc	w8, w20, wzr, ne  // ne = any
  4029b0:	fdiv	s0, s1, s0
  4029b4:	scvtf	s1, w8
  4029b8:	fmul	s0, s0, s1
  4029bc:	fcvtzu	x1, s0
  4029c0:	bl	401600 <printf@plt>
  4029c4:	adrp	x1, 407000 <ferror@plt+0x5990>
  4029c8:	add	x1, x1, #0x97
  4029cc:	mov	w2, #0x5                   	// #5
  4029d0:	mov	x0, xzr
  4029d4:	bl	4015e0 <dcgettext@plt>
  4029d8:	adrp	x8, 418000 <ferror@plt+0x16990>
  4029dc:	ldr	w10, [x21, #504]
  4029e0:	ldr	x9, [x22, #344]
  4029e4:	ldr	x8, [x8, #464]
  4029e8:	mov	x2, x19
  4029ec:	cmp	w10, #0x4
  4029f0:	ucvtf	s0, x9
  4029f4:	ucvtf	s1, x8
  4029f8:	csinc	w8, w20, wzr, ne  // ne = any
  4029fc:	fdiv	s0, s1, s0
  402a00:	scvtf	s1, w8
  402a04:	fmul	s0, s0, s1
  402a08:	fcvtzu	x1, s0
  402a0c:	bl	401600 <printf@plt>
  402a10:	adrp	x1, 407000 <ferror@plt+0x5990>
  402a14:	add	x1, x1, #0xad
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	bl	4015e0 <dcgettext@plt>
  402a24:	adrp	x8, 418000 <ferror@plt+0x16990>
  402a28:	ldr	w10, [x21, #504]
  402a2c:	ldr	x9, [x22, #344]
  402a30:	ldr	x8, [x8, #408]
  402a34:	mov	x2, x19
  402a38:	cmp	w10, #0x4
  402a3c:	ucvtf	s0, x9
  402a40:	ucvtf	s1, x8
  402a44:	csinc	w8, w20, wzr, ne  // ne = any
  402a48:	fdiv	s0, s1, s0
  402a4c:	scvtf	s1, w8
  402a50:	fmul	s0, s0, s1
  402a54:	fcvtzu	x1, s0
  402a58:	bl	401600 <printf@plt>
  402a5c:	adrp	x1, 407000 <ferror@plt+0x5990>
  402a60:	add	x1, x1, #0xc5
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	bl	4015e0 <dcgettext@plt>
  402a70:	adrp	x8, 418000 <ferror@plt+0x16990>
  402a74:	ldr	w10, [x21, #504]
  402a78:	ldr	x9, [x22, #344]
  402a7c:	ldr	x8, [x8, #432]
  402a80:	mov	x2, x19
  402a84:	cmp	w10, #0x4
  402a88:	ucvtf	s0, x9
  402a8c:	ucvtf	s1, x8
  402a90:	csinc	w8, w20, wzr, ne  // ne = any
  402a94:	fdiv	s0, s1, s0
  402a98:	scvtf	s1, w8
  402a9c:	fmul	s0, s0, s1
  402aa0:	fcvtzu	x1, s0
  402aa4:	bl	401600 <printf@plt>
  402aa8:	adrp	x1, 407000 <ferror@plt+0x5990>
  402aac:	add	x1, x1, #0xda
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	mov	x0, xzr
  402ab8:	bl	4015e0 <dcgettext@plt>
  402abc:	adrp	x8, 418000 <ferror@plt+0x16990>
  402ac0:	ldr	w10, [x21, #504]
  402ac4:	ldr	x9, [x22, #344]
  402ac8:	ldr	x8, [x8, #472]
  402acc:	mov	x2, x19
  402ad0:	cmp	w10, #0x4
  402ad4:	ucvtf	s0, x9
  402ad8:	ucvtf	s1, x8
  402adc:	csinc	w8, w20, wzr, ne  // ne = any
  402ae0:	fdiv	s0, s1, s0
  402ae4:	scvtf	s1, w8
  402ae8:	fmul	s0, s0, s1
  402aec:	fcvtzu	x1, s0
  402af0:	bl	401600 <printf@plt>
  402af4:	adrp	x1, 407000 <ferror@plt+0x5990>
  402af8:	add	x1, x1, #0xef
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	mov	x0, xzr
  402b04:	bl	4015e0 <dcgettext@plt>
  402b08:	adrp	x8, 418000 <ferror@plt+0x16990>
  402b0c:	ldr	w10, [x21, #504]
  402b10:	ldr	x9, [x22, #344]
  402b14:	ldr	x8, [x8, #416]
  402b18:	mov	x2, x19
  402b1c:	cmp	w10, #0x4
  402b20:	ucvtf	s0, x9
  402b24:	ucvtf	s1, x8
  402b28:	csinc	w8, w20, wzr, ne  // ne = any
  402b2c:	fdiv	s0, s1, s0
  402b30:	scvtf	s1, w8
  402b34:	fmul	s0, s0, s1
  402b38:	fcvtzu	x1, s0
  402b3c:	bl	401600 <printf@plt>
  402b40:	adrp	x1, 407000 <ferror@plt+0x5990>
  402b44:	add	x1, x1, #0x103
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	bl	4015e0 <dcgettext@plt>
  402b54:	adrp	x8, 418000 <ferror@plt+0x16990>
  402b58:	ldr	w10, [x21, #504]
  402b5c:	ldr	x9, [x22, #344]
  402b60:	ldr	x8, [x8, #456]
  402b64:	mov	x2, x19
  402b68:	cmp	w10, #0x4
  402b6c:	ucvtf	s0, x9
  402b70:	ucvtf	s1, x8
  402b74:	csinc	w8, w20, wzr, ne  // ne = any
  402b78:	fdiv	s0, s1, s0
  402b7c:	scvtf	s1, w8
  402b80:	fmul	s0, s0, s1
  402b84:	fcvtzu	x1, s0
  402b88:	bl	401600 <printf@plt>
  402b8c:	adrp	x1, 407000 <ferror@plt+0x5990>
  402b90:	add	x1, x1, #0x117
  402b94:	mov	w2, #0x5                   	// #5
  402b98:	mov	x0, xzr
  402b9c:	bl	4015e0 <dcgettext@plt>
  402ba0:	ldur	x1, [x29, #-176]
  402ba4:	bl	401600 <printf@plt>
  402ba8:	adrp	x1, 407000 <ferror@plt+0x5990>
  402bac:	add	x1, x1, #0x137
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	mov	x0, xzr
  402bb8:	bl	4015e0 <dcgettext@plt>
  402bbc:	ldur	x1, [x29, #-96]
  402bc0:	bl	401600 <printf@plt>
  402bc4:	adrp	x1, 407000 <ferror@plt+0x5990>
  402bc8:	add	x1, x1, #0x153
  402bcc:	mov	w2, #0x5                   	// #5
  402bd0:	mov	x0, xzr
  402bd4:	bl	4015e0 <dcgettext@plt>
  402bd8:	ldr	x1, [sp, #152]
  402bdc:	bl	401600 <printf@plt>
  402be0:	adrp	x1, 407000 <ferror@plt+0x5990>
  402be4:	add	x1, x1, #0x16c
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	mov	x0, xzr
  402bf0:	bl	4015e0 <dcgettext@plt>
  402bf4:	ldur	x1, [x29, #-208]
  402bf8:	bl	401600 <printf@plt>
  402bfc:	adrp	x1, 407000 <ferror@plt+0x5990>
  402c00:	add	x1, x1, #0x183
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	mov	x0, xzr
  402c0c:	bl	4015e0 <dcgettext@plt>
  402c10:	ldur	x1, [x29, #-224]
  402c14:	bl	401600 <printf@plt>
  402c18:	adrp	x1, 407000 <ferror@plt+0x5990>
  402c1c:	add	x1, x1, #0x19d
  402c20:	mov	w2, #0x5                   	// #5
  402c24:	mov	x0, xzr
  402c28:	bl	4015e0 <dcgettext@plt>
  402c2c:	ldur	x1, [x29, #-240]
  402c30:	bl	401600 <printf@plt>
  402c34:	adrp	x1, 407000 <ferror@plt+0x5990>
  402c38:	add	x1, x1, #0x1b3
  402c3c:	mov	w2, #0x5                   	// #5
  402c40:	mov	x0, xzr
  402c44:	bl	4015e0 <dcgettext@plt>
  402c48:	ldur	x1, [x29, #-256]
  402c4c:	bl	401600 <printf@plt>
  402c50:	adrp	x1, 407000 <ferror@plt+0x5990>
  402c54:	add	x1, x1, #0x1cd
  402c58:	mov	w2, #0x5                   	// #5
  402c5c:	mov	x0, xzr
  402c60:	bl	4015e0 <dcgettext@plt>
  402c64:	ldr	x1, [sp, #320]
  402c68:	bl	401600 <printf@plt>
  402c6c:	adrp	x1, 407000 <ferror@plt+0x5990>
  402c70:	add	x1, x1, #0x1e6
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x0, xzr
  402c7c:	bl	4015e0 <dcgettext@plt>
  402c80:	ldr	x1, [sp, #304]
  402c84:	bl	401600 <printf@plt>
  402c88:	adrp	x1, 407000 <ferror@plt+0x5990>
  402c8c:	add	x1, x1, #0x1fc
  402c90:	mov	w2, #0x5                   	// #5
  402c94:	mov	x0, xzr
  402c98:	bl	4015e0 <dcgettext@plt>
  402c9c:	ldr	x1, [sp, #288]
  402ca0:	bl	401600 <printf@plt>
  402ca4:	adrp	x1, 407000 <ferror@plt+0x5990>
  402ca8:	add	x1, x1, #0x213
  402cac:	mov	w2, #0x5                   	// #5
  402cb0:	mov	x0, xzr
  402cb4:	bl	4015e0 <dcgettext@plt>
  402cb8:	ldr	x1, [sp, #272]
  402cbc:	bl	401600 <printf@plt>
  402cc0:	adrp	x1, 407000 <ferror@plt+0x5990>
  402cc4:	add	x1, x1, #0x22b
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	mov	x0, xzr
  402cd0:	bl	4015e0 <dcgettext@plt>
  402cd4:	ldr	x1, [sp, #256]
  402cd8:	bl	401600 <printf@plt>
  402cdc:	adrp	x1, 407000 <ferror@plt+0x5990>
  402ce0:	add	x1, x1, #0x244
  402ce4:	mov	w2, #0x5                   	// #5
  402ce8:	mov	x0, xzr
  402cec:	bl	4015e0 <dcgettext@plt>
  402cf0:	ldr	w1, [sp, #192]
  402cf4:	bl	401600 <printf@plt>
  402cf8:	adrp	x1, 407000 <ferror@plt+0x5990>
  402cfc:	add	x1, x1, #0x255
  402d00:	mov	w2, #0x5                   	// #5
  402d04:	mov	x0, xzr
  402d08:	bl	4015e0 <dcgettext@plt>
  402d0c:	ldr	w1, [sp, #184]
  402d10:	bl	401600 <printf@plt>
  402d14:	adrp	x1, 407000 <ferror@plt+0x5990>
  402d18:	add	x1, x1, #0x270
  402d1c:	mov	w2, #0x5                   	// #5
  402d20:	mov	x0, xzr
  402d24:	bl	4015e0 <dcgettext@plt>
  402d28:	ldr	w1, [sp, #208]
  402d2c:	bl	401600 <printf@plt>
  402d30:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d34:	add	x1, x1, #0xdde
  402d38:	mov	w2, #0x5                   	// #5
  402d3c:	mov	x0, xzr
  402d40:	bl	4015e0 <dcgettext@plt>
  402d44:	ldr	w1, [sp, #200]
  402d48:	bl	401600 <printf@plt>
  402d4c:	b	401ac4 <ferror@plt+0x454>
  402d50:	adrp	x8, 407000 <ferror@plt+0x5990>
  402d54:	add	x8, x8, #0x50e
  402d58:	ldr	q0, [x8]
  402d5c:	ldur	x8, [x8, #15]
  402d60:	adrp	x0, 407000 <ferror@plt+0x5990>
  402d64:	adrp	x1, 407000 <ferror@plt+0x5990>
  402d68:	sub	x9, x29, #0xb0
  402d6c:	add	x0, x0, #0x525
  402d70:	add	x1, x1, #0x2f6
  402d74:	str	q0, [x9]
  402d78:	stur	x8, [x9, #15]
  402d7c:	bl	4014d0 <fopen@plt>
  402d80:	cbz	x0, 4030e8 <ferror@plt+0x1a78>
  402d84:	adrp	x8, 418000 <ferror@plt+0x16990>
  402d88:	ldrb	w8, [x8, #512]
  402d8c:	str	x0, [sp, #144]
  402d90:	cmp	w8, #0x1
  402d94:	b.ne	402d9c <ferror@plt+0x172c>  // b.any
  402d98:	bl	403c20 <ferror@plt+0x25b0>
  402d9c:	sub	x0, x29, #0x60
  402da0:	bl	401660 <getslabinfo@plt>
  402da4:	cbz	w0, 402e00 <ferror@plt+0x1790>
  402da8:	mov	x20, xzr
  402dac:	mov	x21, xzr
  402db0:	mov	w22, w0
  402db4:	adrp	x23, 418000 <ferror@plt+0x16990>
  402db8:	adrp	x8, 418000 <ferror@plt+0x16990>
  402dbc:	ldrb	w8, [x8, #512]
  402dc0:	tbnz	w8, #0, 402dd8 <ferror@plt+0x1768>
  402dc4:	ldr	w8, [x23, #536]
  402dc8:	udiv	x9, x21, x8
  402dcc:	msub	x8, x9, x8, x21
  402dd0:	cbnz	x8, 402dd8 <ferror@plt+0x1768>
  402dd4:	bl	403c20 <ferror@plt+0x25b0>
  402dd8:	ldur	x8, [x29, #-96]
  402ddc:	sub	x0, x29, #0xb0
  402de0:	add	x1, x8, x20
  402de4:	ldp	w2, w3, [x1, #48]
  402de8:	ldp	w4, w5, [x1, #56]
  402dec:	bl	401600 <printf@plt>
  402df0:	add	x21, x21, #0x1
  402df4:	cmp	x22, x21
  402df8:	add	x20, x20, #0x40
  402dfc:	b.ne	402db8 <ferror@plt+0x1748>  // b.any
  402e00:	ldur	x0, [x29, #-96]
  402e04:	bl	4015a0 <free@plt>
  402e08:	adrp	x20, 418000 <ferror@plt+0x16990>
  402e0c:	ldrb	w8, [x20, #524]
  402e10:	adrp	x21, 418000 <ferror@plt+0x16990>
  402e14:	tbnz	w8, #0, 402e24 <ferror@plt+0x17b4>
  402e18:	ldr	x8, [x21, #528]
  402e1c:	cmp	x8, #0x2
  402e20:	b.cc	402ec4 <ferror@plt+0x1854>  // b.lo, b.ul, b.last
  402e24:	mov	w19, #0x1                   	// #1
  402e28:	adrp	x23, 418000 <ferror@plt+0x16990>
  402e2c:	adrp	x24, 418000 <ferror@plt+0x16990>
  402e30:	mov	w25, #0x1                   	// #1
  402e34:	ldr	w0, [x23, #356]
  402e38:	bl	401510 <sleep@plt>
  402e3c:	sub	x0, x29, #0x60
  402e40:	bl	401660 <getslabinfo@plt>
  402e44:	cbz	w0, 402ea4 <ferror@plt+0x1834>
  402e48:	mov	w26, w0
  402e4c:	mov	x27, xzr
  402e50:	lsl	x28, x26, #6
  402e54:	mov	x22, x19
  402e58:	adrp	x8, 418000 <ferror@plt+0x16990>
  402e5c:	ldrb	w8, [x8, #512]
  402e60:	tbnz	w8, #0, 402e78 <ferror@plt+0x1808>
  402e64:	ldr	w8, [x24, #536]
  402e68:	udiv	x9, x22, x8
  402e6c:	msub	x8, x9, x8, x22
  402e70:	cbnz	x8, 402e78 <ferror@plt+0x1808>
  402e74:	bl	403c20 <ferror@plt+0x25b0>
  402e78:	ldur	x8, [x29, #-96]
  402e7c:	sub	x0, x29, #0xb0
  402e80:	add	x1, x8, x27
  402e84:	ldp	w2, w3, [x1, #48]
  402e88:	ldp	w4, w5, [x1, #56]
  402e8c:	bl	401600 <printf@plt>
  402e90:	add	x27, x27, #0x40
  402e94:	cmp	x28, x27
  402e98:	add	x22, x22, #0x1
  402e9c:	b.ne	402e58 <ferror@plt+0x17e8>  // b.any
  402ea0:	add	x19, x19, x26
  402ea4:	ldur	x0, [x29, #-96]
  402ea8:	bl	4015a0 <free@plt>
  402eac:	ldrb	w9, [x20, #524]
  402eb0:	ldr	x8, [x21, #528]
  402eb4:	add	x25, x25, #0x1
  402eb8:	tbnz	w9, #0, 402e34 <ferror@plt+0x17c4>
  402ebc:	cmp	x25, x8
  402ec0:	b.cc	402e34 <ferror@plt+0x17c4>  // b.lo, b.ul, b.last
  402ec4:	ldr	x0, [sp, #144]
  402ec8:	bl	4014c0 <fclose@plt>
  402ecc:	b	401ac4 <ferror@plt+0x454>
  402ed0:	adrp	x8, 407000 <ferror@plt+0x5990>
  402ed4:	add	x8, x8, #0x46e
  402ed8:	ldr	q0, [x8]
  402edc:	ldur	q1, [x8, #12]
  402ee0:	adrp	x0, 407000 <ferror@plt+0x5990>
  402ee4:	adrp	x1, 407000 <ferror@plt+0x5990>
  402ee8:	sub	x8, x29, #0xb0
  402eec:	add	x0, x0, #0x2e6
  402ef0:	add	x1, x1, #0x2f6
  402ef4:	str	q0, [x8]
  402ef8:	stur	q1, [x8, #12]
  402efc:	bl	4014d0 <fopen@plt>
  402f00:	mov	x20, x0
  402f04:	cbnz	x0, 402f28 <ferror@plt+0x18b8>
  402f08:	adrp	x1, 407000 <ferror@plt+0x5990>
  402f0c:	add	x1, x1, #0x48a
  402f10:	mov	w2, #0x5                   	// #5
  402f14:	bl	4015e0 <dcgettext@plt>
  402f18:	mov	x2, x0
  402f1c:	mov	w0, #0x1                   	// #1
  402f20:	mov	w1, wzr
  402f24:	bl	401440 <error@plt>
  402f28:	mov	x0, x20
  402f2c:	bl	4014c0 <fclose@plt>
  402f30:	sub	x0, x29, #0x60
  402f34:	add	x1, sp, #0x98
  402f38:	bl	401540 <getdiskstat@plt>
  402f3c:	ldur	x8, [x29, #-96]
  402f40:	mov	w1, w0
  402f44:	mov	x0, x8
  402f48:	bl	401450 <getpartitions_num@plt>
  402f4c:	cbz	w0, 4030a0 <ferror@plt+0x1a30>
  402f50:	ldr	x20, [sp, #152]
  402f54:	mov	x22, xzr
  402f58:	mov	w23, w0
  402f5c:	mov	x0, x19
  402f60:	mov	x1, x20
  402f64:	bl	401570 <strcmp@plt>
  402f68:	cmp	w0, #0x0
  402f6c:	csel	x22, x20, x22, eq  // eq = none
  402f70:	subs	x23, x23, #0x1
  402f74:	add	x20, x20, #0x48
  402f78:	b.ne	402f5c <ferror@plt+0x18ec>  // b.any
  402f7c:	cbz	x22, 4030a0 <ferror@plt+0x1a30>
  402f80:	mov	x0, x19
  402f84:	bl	403b80 <ferror@plt+0x2510>
  402f88:	ldr	x2, [x22, #40]
  402f8c:	ldp	w1, w3, [x22, #52]
  402f90:	ldr	x4, [x22, #64]
  402f94:	sub	x0, x29, #0xb0
  402f98:	bl	401600 <printf@plt>
  402f9c:	ldr	x0, [x21, #400]
  402fa0:	bl	4015b0 <fflush@plt>
  402fa4:	ldur	x0, [x29, #-96]
  402fa8:	bl	4015a0 <free@plt>
  402fac:	ldr	x0, [sp, #152]
  402fb0:	bl	4015a0 <free@plt>
  402fb4:	adrp	x22, 418000 <ferror@plt+0x16990>
  402fb8:	ldrb	w8, [x22, #524]
  402fbc:	adrp	x23, 418000 <ferror@plt+0x16990>
  402fc0:	tbnz	w8, #0, 402fd0 <ferror@plt+0x1960>
  402fc4:	ldr	x8, [x23, #528]
  402fc8:	cmp	x8, #0x2
  402fcc:	b.cc	401ac4 <ferror@plt+0x454>  // b.lo, b.ul, b.last
  402fd0:	mov	w24, #0x1                   	// #1
  402fd4:	adrp	x25, 418000 <ferror@plt+0x16990>
  402fd8:	adrp	x26, 418000 <ferror@plt+0x16990>
  402fdc:	adrp	x8, 418000 <ferror@plt+0x16990>
  402fe0:	ldrb	w8, [x8, #512]
  402fe4:	tbnz	w8, #0, 403000 <ferror@plt+0x1990>
  402fe8:	ldr	w8, [x26, #536]
  402fec:	udiv	x9, x24, x8
  402ff0:	msub	x8, x9, x8, x24
  402ff4:	cbnz	x8, 403000 <ferror@plt+0x1990>
  402ff8:	mov	x0, x19
  402ffc:	bl	403b80 <ferror@plt+0x2510>
  403000:	ldr	w0, [x25, #356]
  403004:	bl	401510 <sleep@plt>
  403008:	sub	x0, x29, #0x60
  40300c:	add	x1, sp, #0x98
  403010:	bl	401540 <getdiskstat@plt>
  403014:	ldur	x8, [x29, #-96]
  403018:	mov	w1, w0
  40301c:	mov	x0, x8
  403020:	bl	401450 <getpartitions_num@plt>
  403024:	cbz	w0, 4030a0 <ferror@plt+0x1a30>
  403028:	ldr	x20, [sp, #152]
  40302c:	mov	x27, xzr
  403030:	mov	w28, w0
  403034:	mov	x0, x19
  403038:	mov	x1, x20
  40303c:	bl	401570 <strcmp@plt>
  403040:	cmp	w0, #0x0
  403044:	csel	x27, x20, x27, eq  // eq = none
  403048:	subs	x28, x28, #0x1
  40304c:	add	x20, x20, #0x48
  403050:	b.ne	403034 <ferror@plt+0x19c4>  // b.any
  403054:	cbz	x27, 4030a0 <ferror@plt+0x1a30>
  403058:	ldr	x2, [x27, #40]
  40305c:	ldp	w1, w3, [x27, #52]
  403060:	ldr	x4, [x27, #64]
  403064:	sub	x0, x29, #0xb0
  403068:	bl	401600 <printf@plt>
  40306c:	ldr	x0, [x21, #400]
  403070:	bl	4015b0 <fflush@plt>
  403074:	ldur	x0, [x29, #-96]
  403078:	bl	4015a0 <free@plt>
  40307c:	ldr	x0, [sp, #152]
  403080:	bl	4015a0 <free@plt>
  403084:	ldrb	w8, [x22, #524]
  403088:	add	x24, x24, #0x1
  40308c:	tbnz	w8, #0, 402fdc <ferror@plt+0x196c>
  403090:	ldr	x8, [x23, #528]
  403094:	cmp	x24, x8
  403098:	b.cc	402fdc <ferror@plt+0x196c>  // b.lo, b.ul, b.last
  40309c:	b	401ac4 <ferror@plt+0x454>
  4030a0:	ldur	x0, [x29, #-96]
  4030a4:	bl	4015a0 <free@plt>
  4030a8:	ldr	x0, [sp, #152]
  4030ac:	bl	4015a0 <free@plt>
  4030b0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4030b4:	add	x1, x1, #0xb16
  4030b8:	mov	w2, #0x5                   	// #5
  4030bc:	mov	x0, xzr
  4030c0:	bl	4015e0 <dcgettext@plt>
  4030c4:	bl	401600 <printf@plt>
  4030c8:	b	401ac4 <ferror@plt+0x454>
  4030cc:	adrp	x1, 407000 <ferror@plt+0x5990>
  4030d0:	add	x1, x1, #0x2f9
  4030d4:	mov	w2, #0x5                   	// #5
  4030d8:	bl	4015e0 <dcgettext@plt>
  4030dc:	mov	x2, x0
  4030e0:	mov	w0, #0x1                   	// #1
  4030e4:	b	403100 <ferror@plt+0x1a90>
  4030e8:	adrp	x1, 407000 <ferror@plt+0x5990>
  4030ec:	add	x1, x1, #0x534
  4030f0:	mov	w2, #0x5                   	// #5
  4030f4:	bl	4015e0 <dcgettext@plt>
  4030f8:	mov	x2, x0
  4030fc:	mov	w0, wzr
  403100:	mov	w1, wzr
  403104:	bl	401440 <error@plt>
  403108:	b	401ac4 <ferror@plt+0x454>
  40310c:	mov	x28, xzr
  403110:	mov	x27, xzr
  403114:	mov	x26, xzr
  403118:	mov	x25, xzr
  40311c:	mov	x24, xzr
  403120:	mov	x23, xzr
  403124:	mov	x22, xzr
  403128:	mov	x21, xzr
  40312c:	mov	x20, xzr
  403130:	mov	x19, xzr
  403134:	adrp	x1, 407000 <ferror@plt+0x5990>
  403138:	add	x1, x1, #0x5d0
  40313c:	mov	w2, #0x5                   	// #5
  403140:	mov	x0, xzr
  403144:	bl	4015e0 <dcgettext@plt>
  403148:	mov	x1, x28
  40314c:	bl	401600 <printf@plt>
  403150:	adrp	x1, 407000 <ferror@plt+0x5990>
  403154:	add	x1, x1, #0x5e3
  403158:	mov	w2, #0x5                   	// #5
  40315c:	mov	x0, xzr
  403160:	bl	4015e0 <dcgettext@plt>
  403164:	mov	x1, x27
  403168:	bl	401600 <printf@plt>
  40316c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403170:	add	x1, x1, #0x5f7
  403174:	mov	w2, #0x5                   	// #5
  403178:	mov	x0, xzr
  40317c:	bl	4015e0 <dcgettext@plt>
  403180:	mov	x1, x26
  403184:	bl	401600 <printf@plt>
  403188:	adrp	x1, 407000 <ferror@plt+0x5990>
  40318c:	add	x1, x1, #0x60b
  403190:	mov	w2, #0x5                   	// #5
  403194:	mov	x0, xzr
  403198:	bl	4015e0 <dcgettext@plt>
  40319c:	mov	x1, x25
  4031a0:	bl	401600 <printf@plt>
  4031a4:	adrp	x1, 407000 <ferror@plt+0x5990>
  4031a8:	add	x1, x1, #0x620
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	mov	x0, xzr
  4031b4:	bl	4015e0 <dcgettext@plt>
  4031b8:	mov	x1, x24
  4031bc:	bl	401600 <printf@plt>
  4031c0:	adrp	x1, 407000 <ferror@plt+0x5990>
  4031c4:	add	x1, x1, #0x62e
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	mov	x0, xzr
  4031d0:	bl	4015e0 <dcgettext@plt>
  4031d4:	mov	x1, x23
  4031d8:	bl	401600 <printf@plt>
  4031dc:	adrp	x1, 407000 <ferror@plt+0x5990>
  4031e0:	add	x1, x1, #0x643
  4031e4:	mov	w2, #0x5                   	// #5
  4031e8:	mov	x0, xzr
  4031ec:	bl	4015e0 <dcgettext@plt>
  4031f0:	mov	x1, x22
  4031f4:	bl	401600 <printf@plt>
  4031f8:	adrp	x1, 407000 <ferror@plt+0x5990>
  4031fc:	add	x1, x1, #0x65a
  403200:	mov	w2, #0x5                   	// #5
  403204:	mov	x0, xzr
  403208:	bl	4015e0 <dcgettext@plt>
  40320c:	mov	x1, x21
  403210:	bl	401600 <printf@plt>
  403214:	adrp	x1, 407000 <ferror@plt+0x5990>
  403218:	add	x1, x1, #0x66f
  40321c:	mov	w2, #0x5                   	// #5
  403220:	mov	x0, xzr
  403224:	bl	4015e0 <dcgettext@plt>
  403228:	mov	x1, x20
  40322c:	bl	401600 <printf@plt>
  403230:	adrp	x1, 407000 <ferror@plt+0x5990>
  403234:	add	x1, x1, #0x684
  403238:	mov	w2, #0x5                   	// #5
  40323c:	mov	x0, xzr
  403240:	bl	4015e0 <dcgettext@plt>
  403244:	mov	x1, x19
  403248:	bl	401600 <printf@plt>
  40324c:	ldur	x0, [x29, #-176]
  403250:	bl	4015a0 <free@plt>
  403254:	ldur	x0, [x29, #-96]
  403258:	bl	4015a0 <free@plt>
  40325c:	b	401ac4 <ferror@plt+0x454>
  403260:	bl	4034b8 <ferror@plt+0x1e48>
  403264:	mov	w0, wzr
  403268:	bl	401430 <exit@plt>
  40326c:	adrp	x8, 418000 <ferror@plt+0x16990>
  403270:	ldr	x0, [x8, #400]
  403274:	bl	403284 <ferror@plt+0x1c14>
  403278:	adrp	x8, 418000 <ferror@plt+0x16990>
  40327c:	ldr	x0, [x8, #376]
  403280:	bl	403284 <ferror@plt+0x1c14>
  403284:	stp	x29, x30, [sp, #-32]!
  403288:	adrp	x1, 406000 <ferror@plt+0x4990>
  40328c:	str	x19, [sp, #16]
  403290:	mov	x19, x0
  403294:	add	x1, x1, #0xb2f
  403298:	mov	w2, #0x5                   	// #5
  40329c:	mov	x0, xzr
  4032a0:	mov	x29, sp
  4032a4:	bl	4015e0 <dcgettext@plt>
  4032a8:	mov	x1, x19
  4032ac:	bl	401420 <fputs@plt>
  4032b0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4032b4:	add	x1, x1, #0xb38
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	mov	x0, xzr
  4032c0:	bl	4015e0 <dcgettext@plt>
  4032c4:	adrp	x8, 418000 <ferror@plt+0x16990>
  4032c8:	ldr	x2, [x8, #448]
  4032cc:	mov	x1, x0
  4032d0:	mov	x0, x19
  4032d4:	bl	401630 <fprintf@plt>
  4032d8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4032dc:	add	x1, x1, #0xb57
  4032e0:	mov	w2, #0x5                   	// #5
  4032e4:	mov	x0, xzr
  4032e8:	bl	4015e0 <dcgettext@plt>
  4032ec:	mov	x1, x19
  4032f0:	bl	401420 <fputs@plt>
  4032f4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4032f8:	add	x1, x1, #0xb62
  4032fc:	mov	w2, #0x5                   	// #5
  403300:	mov	x0, xzr
  403304:	bl	4015e0 <dcgettext@plt>
  403308:	mov	x1, x19
  40330c:	bl	401420 <fputs@plt>
  403310:	adrp	x1, 406000 <ferror@plt+0x4990>
  403314:	add	x1, x1, #0xb92
  403318:	mov	w2, #0x5                   	// #5
  40331c:	mov	x0, xzr
  403320:	bl	4015e0 <dcgettext@plt>
  403324:	mov	x1, x19
  403328:	bl	401420 <fputs@plt>
  40332c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403330:	add	x1, x1, #0xbc6
  403334:	mov	w2, #0x5                   	// #5
  403338:	mov	x0, xzr
  40333c:	bl	4015e0 <dcgettext@plt>
  403340:	mov	x1, x19
  403344:	bl	401420 <fputs@plt>
  403348:	adrp	x1, 406000 <ferror@plt+0x4990>
  40334c:	add	x1, x1, #0xbe8
  403350:	mov	w2, #0x5                   	// #5
  403354:	mov	x0, xzr
  403358:	bl	4015e0 <dcgettext@plt>
  40335c:	mov	x1, x19
  403360:	bl	401420 <fputs@plt>
  403364:	adrp	x1, 406000 <ferror@plt+0x4990>
  403368:	add	x1, x1, #0xc19
  40336c:	mov	w2, #0x5                   	// #5
  403370:	mov	x0, xzr
  403374:	bl	4015e0 <dcgettext@plt>
  403378:	mov	x1, x19
  40337c:	bl	401420 <fputs@plt>
  403380:	adrp	x1, 406000 <ferror@plt+0x4990>
  403384:	add	x1, x1, #0xc4b
  403388:	mov	w2, #0x5                   	// #5
  40338c:	mov	x0, xzr
  403390:	bl	4015e0 <dcgettext@plt>
  403394:	mov	x1, x19
  403398:	bl	401420 <fputs@plt>
  40339c:	adrp	x1, 406000 <ferror@plt+0x4990>
  4033a0:	add	x1, x1, #0xc74
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	mov	x0, xzr
  4033ac:	bl	4015e0 <dcgettext@plt>
  4033b0:	mov	x1, x19
  4033b4:	bl	401420 <fputs@plt>
  4033b8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4033bc:	add	x1, x1, #0xca7
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	mov	x0, xzr
  4033c8:	bl	4015e0 <dcgettext@plt>
  4033cc:	mov	x1, x19
  4033d0:	bl	401420 <fputs@plt>
  4033d4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4033d8:	add	x1, x1, #0xcde
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	mov	x0, xzr
  4033e4:	bl	4015e0 <dcgettext@plt>
  4033e8:	mov	x1, x19
  4033ec:	bl	401420 <fputs@plt>
  4033f0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4033f4:	add	x1, x1, #0xd0b
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	mov	x0, xzr
  403400:	bl	4015e0 <dcgettext@plt>
  403404:	mov	x1, x19
  403408:	bl	401420 <fputs@plt>
  40340c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403410:	add	x1, x1, #0xd30
  403414:	mov	w2, #0x5                   	// #5
  403418:	mov	x0, xzr
  40341c:	bl	4015e0 <dcgettext@plt>
  403420:	mov	x1, x19
  403424:	bl	401420 <fputs@plt>
  403428:	adrp	x1, 407000 <ferror@plt+0x5990>
  40342c:	add	x1, x1, #0x5bc
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	bl	4015e0 <dcgettext@plt>
  40343c:	mov	x1, x19
  403440:	bl	401420 <fputs@plt>
  403444:	adrp	x1, 406000 <ferror@plt+0x4990>
  403448:	add	x1, x1, #0xd58
  40344c:	mov	w2, #0x5                   	// #5
  403450:	mov	x0, xzr
  403454:	bl	4015e0 <dcgettext@plt>
  403458:	mov	x1, x19
  40345c:	bl	401420 <fputs@plt>
  403460:	adrp	x1, 406000 <ferror@plt+0x4990>
  403464:	add	x1, x1, #0xd84
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	bl	4015e0 <dcgettext@plt>
  403474:	mov	x1, x19
  403478:	bl	401420 <fputs@plt>
  40347c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403480:	add	x1, x1, #0xdb9
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	4015e0 <dcgettext@plt>
  403490:	adrp	x2, 406000 <ferror@plt+0x4990>
  403494:	mov	x1, x0
  403498:	add	x2, x2, #0xdd4
  40349c:	mov	x0, x19
  4034a0:	bl	401630 <fprintf@plt>
  4034a4:	adrp	x8, 418000 <ferror@plt+0x16990>
  4034a8:	ldr	x8, [x8, #376]
  4034ac:	cmp	x8, x19
  4034b0:	cset	w0, eq  // eq = none
  4034b4:	bl	401430 <exit@plt>
  4034b8:	sub	sp, sp, #0xe0
  4034bc:	stp	x29, x30, [sp, #208]
  4034c0:	add	x29, sp, #0xd0
  4034c4:	sub	x8, x29, #0x10
  4034c8:	sub	x9, x29, #0xc
  4034cc:	sub	x10, x29, #0x8
  4034d0:	sub	x11, x29, #0x4
  4034d4:	add	x12, sp, #0x58
  4034d8:	add	x13, sp, #0x5c
  4034dc:	add	x14, sp, #0x60
  4034e0:	add	x15, sp, #0x68
  4034e4:	sub	x16, x29, #0x60
  4034e8:	sub	x17, x29, #0x58
  4034ec:	sub	x0, x29, #0x18
  4034f0:	sub	x1, x29, #0x20
  4034f4:	sub	x2, x29, #0x28
  4034f8:	sub	x3, x29, #0x30
  4034fc:	sub	x4, x29, #0x38
  403500:	sub	x5, x29, #0x40
  403504:	sub	x6, x29, #0x48
  403508:	sub	x7, x29, #0x50
  40350c:	stp	x9, x8, [sp, #64]
  403510:	stp	x11, x10, [sp, #48]
  403514:	stp	x13, x12, [sp, #32]
  403518:	stp	x15, x14, [sp, #16]
  40351c:	stp	x17, x16, [sp]
  403520:	bl	4015d0 <getstat@plt>
  403524:	adrp	x1, 406000 <ferror@plt+0x4990>
  403528:	add	x1, x1, #0xdde
  40352c:	mov	w2, #0x5                   	// #5
  403530:	mov	x0, xzr
  403534:	bl	4015e0 <dcgettext@plt>
  403538:	ldur	w1, [x29, #-16]
  40353c:	bl	401600 <printf@plt>
  403540:	ldp	x29, x30, [sp, #208]
  403544:	add	sp, sp, #0xe0
  403548:	ret
  40354c:	sub	sp, sp, #0x1b0
  403550:	adrp	x1, 406000 <ferror@plt+0x4990>
  403554:	add	x1, x1, #0xe94
  403558:	mov	w2, #0x5                   	// #5
  40355c:	mov	x0, xzr
  403560:	stp	x29, x30, [sp, #336]
  403564:	stp	x28, x27, [sp, #352]
  403568:	stp	x26, x25, [sp, #368]
  40356c:	stp	x24, x23, [sp, #384]
  403570:	stp	x22, x21, [sp, #400]
  403574:	stp	x20, x19, [sp, #416]
  403578:	add	x29, sp, #0x150
  40357c:	bl	4015e0 <dcgettext@plt>
  403580:	adrp	x1, 406000 <ferror@plt+0x4990>
  403584:	mov	x19, x0
  403588:	add	x1, x1, #0xee5
  40358c:	mov	w2, #0x5                   	// #5
  403590:	mov	x0, xzr
  403594:	bl	4015e0 <dcgettext@plt>
  403598:	adrp	x1, 406000 <ferror@plt+0x4990>
  40359c:	mov	x20, x0
  4035a0:	add	x1, x1, #0xf53
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	mov	x0, xzr
  4035ac:	bl	4015e0 <dcgettext@plt>
  4035b0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4035b4:	mov	x24, x0
  4035b8:	add	x1, x1, #0xf68
  4035bc:	sub	x0, x29, #0x74
  4035c0:	mov	w2, #0x44                  	// #68
  4035c4:	sub	x21, x29, #0x74
  4035c8:	bl	4013f0 <memcpy@plt>
  4035cc:	adrp	x1, 406000 <ferror@plt+0x4990>
  4035d0:	add	x1, x1, #0xfac
  4035d4:	add	x0, sp, #0x94
  4035d8:	mov	w2, #0x48                  	// #72
  4035dc:	add	x22, sp, #0x94
  4035e0:	bl	4013f0 <memcpy@plt>
  4035e4:	adrp	x23, 418000 <ferror@plt+0x16990>
  4035e8:	ldrb	w8, [x23, #516]
  4035ec:	adrp	x0, 406000 <ferror@plt+0x4990>
  4035f0:	add	x0, x0, #0xe91
  4035f4:	cmp	w8, #0x0
  4035f8:	csel	x1, x20, x19, ne  // ne = any
  4035fc:	bl	401600 <printf@plt>
  403600:	adrp	x8, 418000 <ferror@plt+0x16990>
  403604:	ldrb	w8, [x8, #520]
  403608:	cmp	w8, #0x1
  40360c:	b.ne	403620 <ferror@plt+0x1fb0>  // b.any
  403610:	adrp	x0, 406000 <ferror@plt+0x4990>
  403614:	add	x0, x0, #0xe91
  403618:	mov	x1, x24
  40361c:	bl	401600 <printf@plt>
  403620:	mov	w0, #0xa                   	// #10
  403624:	str	x24, [sp, #80]
  403628:	bl	401620 <putchar@plt>
  40362c:	ldrb	w8, [x23, #516]
  403630:	adrp	x1, 406000 <ferror@plt+0x4990>
  403634:	add	x1, x1, #0xa14
  403638:	mov	w2, #0x5                   	// #5
  40363c:	cmp	w8, #0x0
  403640:	csel	x8, x22, x21, ne  // ne = any
  403644:	mov	x0, xzr
  403648:	str	x8, [sp, #136]
  40364c:	bl	4015e0 <dcgettext@plt>
  403650:	adrp	x1, 407000 <ferror@plt+0x5990>
  403654:	str	x0, [sp, #128]
  403658:	add	x1, x1, #0x2f7
  40365c:	mov	w2, #0x5                   	// #5
  403660:	mov	x0, xzr
  403664:	bl	4015e0 <dcgettext@plt>
  403668:	adrp	x1, 406000 <ferror@plt+0x4990>
  40366c:	str	x0, [sp, #120]
  403670:	add	x1, x1, #0xff4
  403674:	mov	w2, #0x5                   	// #5
  403678:	mov	x0, xzr
  40367c:	bl	4015e0 <dcgettext@plt>
  403680:	adrp	x1, 406000 <ferror@plt+0x4990>
  403684:	str	x0, [sp, #112]
  403688:	add	x1, x1, #0xff9
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x0, xzr
  403694:	bl	4015e0 <dcgettext@plt>
  403698:	adrp	x19, 418000 <ferror@plt+0x16990>
  40369c:	ldrb	w8, [x19, #508]
  4036a0:	adrp	x9, 407000 <ferror@plt+0x5990>
  4036a4:	adrp	x10, 406000 <ferror@plt+0x4990>
  4036a8:	add	x9, x9, #0x4
  4036ac:	add	x10, x10, #0xffe
  4036b0:	cmp	w8, #0x0
  4036b4:	str	x0, [sp, #104]
  4036b8:	csel	x1, x10, x9, ne  // ne = any
  4036bc:	mov	w2, #0x5                   	// #5
  4036c0:	mov	x0, xzr
  4036c4:	bl	4015e0 <dcgettext@plt>
  4036c8:	ldrb	w8, [x19, #508]
  4036cc:	adrp	x9, 407000 <ferror@plt+0x5990>
  4036d0:	adrp	x10, 406000 <ferror@plt+0x4990>
  4036d4:	add	x9, x9, #0x9
  4036d8:	add	x10, x10, #0x9f8
  4036dc:	cmp	w8, #0x0
  4036e0:	str	x0, [sp, #96]
  4036e4:	csel	x1, x10, x9, ne  // ne = any
  4036e8:	mov	w2, #0x5                   	// #5
  4036ec:	mov	x0, xzr
  4036f0:	bl	4015e0 <dcgettext@plt>
  4036f4:	adrp	x1, 407000 <ferror@plt+0x5990>
  4036f8:	str	x0, [sp, #88]
  4036fc:	add	x1, x1, #0xf
  403700:	mov	w2, #0x5                   	// #5
  403704:	mov	x0, xzr
  403708:	bl	4015e0 <dcgettext@plt>
  40370c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403710:	mov	x27, x0
  403714:	add	x1, x1, #0x12
  403718:	mov	w2, #0x5                   	// #5
  40371c:	mov	x0, xzr
  403720:	bl	4015e0 <dcgettext@plt>
  403724:	adrp	x1, 407000 <ferror@plt+0x5990>
  403728:	mov	x28, x0
  40372c:	add	x1, x1, #0x15
  403730:	mov	w2, #0x5                   	// #5
  403734:	mov	x0, xzr
  403738:	bl	4015e0 <dcgettext@plt>
  40373c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403740:	mov	x19, x0
  403744:	add	x1, x1, #0x18
  403748:	mov	w2, #0x5                   	// #5
  40374c:	mov	x0, xzr
  403750:	bl	4015e0 <dcgettext@plt>
  403754:	adrp	x1, 407000 <ferror@plt+0x5990>
  403758:	mov	x20, x0
  40375c:	add	x1, x1, #0x1b
  403760:	mov	w2, #0x5                   	// #5
  403764:	mov	x0, xzr
  403768:	bl	4015e0 <dcgettext@plt>
  40376c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403770:	mov	x21, x0
  403774:	add	x1, x1, #0x1e
  403778:	mov	w2, #0x5                   	// #5
  40377c:	mov	x0, xzr
  403780:	bl	4015e0 <dcgettext@plt>
  403784:	adrp	x1, 407000 <ferror@plt+0x5990>
  403788:	mov	x22, x0
  40378c:	add	x1, x1, #0x21
  403790:	mov	w2, #0x5                   	// #5
  403794:	mov	x0, xzr
  403798:	bl	4015e0 <dcgettext@plt>
  40379c:	adrp	x1, 407000 <ferror@plt+0x5990>
  4037a0:	mov	x23, x0
  4037a4:	add	x1, x1, #0x24
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	mov	x0, xzr
  4037b0:	bl	4015e0 <dcgettext@plt>
  4037b4:	adrp	x1, 407000 <ferror@plt+0x5990>
  4037b8:	mov	x24, x0
  4037bc:	add	x1, x1, #0x27
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	4015e0 <dcgettext@plt>
  4037cc:	adrp	x1, 407000 <ferror@plt+0x5990>
  4037d0:	mov	x25, x0
  4037d4:	add	x1, x1, #0x2a
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	mov	x0, xzr
  4037e0:	bl	4015e0 <dcgettext@plt>
  4037e4:	adrp	x1, 407000 <ferror@plt+0x5990>
  4037e8:	mov	x26, x0
  4037ec:	add	x1, x1, #0x2d
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	mov	x0, xzr
  4037f8:	bl	4015e0 <dcgettext@plt>
  4037fc:	stp	x26, x0, [sp, #64]
  403800:	ldp	x1, x0, [sp, #128]
  403804:	ldp	x3, x2, [sp, #112]
  403808:	ldp	x5, x4, [sp, #96]
  40380c:	ldr	x6, [sp, #88]
  403810:	mov	x7, x27
  403814:	stp	x24, x25, [sp, #48]
  403818:	stp	x22, x23, [sp, #32]
  40381c:	stp	x20, x21, [sp, #16]
  403820:	stp	x28, x19, [sp]
  403824:	bl	401600 <printf@plt>
  403828:	adrp	x8, 418000 <ferror@plt+0x16990>
  40382c:	ldrb	w8, [x8, #520]
  403830:	cmp	w8, #0x1
  403834:	b.ne	4038a4 <ferror@plt+0x2234>  // b.any
  403838:	sub	x0, x29, #0x10
  40383c:	bl	4014e0 <time@plt>
  403840:	sub	x0, x29, #0x10
  403844:	bl	4014b0 <localtime@plt>
  403848:	adrp	x2, 407000 <ferror@plt+0x5990>
  40384c:	mov	x3, x0
  403850:	add	x2, x2, #0x30
  403854:	sub	x0, x29, #0x30
  403858:	mov	w1, #0x20                  	// #32
  40385c:	sub	x19, x29, #0x30
  403860:	bl	401480 <strftime@plt>
  403864:	cbz	x0, 403880 <ferror@plt+0x2210>
  403868:	ldr	x20, [sp, #80]
  40386c:	mov	x0, x20
  403870:	bl	401410 <strlen@plt>
  403874:	add	x8, x0, x19
  403878:	sturb	wzr, [x8, #-1]
  40387c:	b	403888 <ferror@plt+0x2218>
  403880:	ldr	x20, [sp, #80]
  403884:	sturb	wzr, [x29, #-48]
  403888:	mov	x0, x20
  40388c:	bl	401410 <strlen@plt>
  403890:	sub	w1, w0, #0x1
  403894:	adrp	x0, 407000 <ferror@plt+0x5990>
  403898:	add	x0, x0, #0x33
  40389c:	sub	x2, x29, #0x30
  4038a0:	bl	401600 <printf@plt>
  4038a4:	mov	w0, #0xa                   	// #10
  4038a8:	bl	401620 <putchar@plt>
  4038ac:	ldp	x20, x19, [sp, #416]
  4038b0:	ldp	x22, x21, [sp, #400]
  4038b4:	ldp	x24, x23, [sp, #384]
  4038b8:	ldp	x26, x25, [sp, #368]
  4038bc:	ldp	x28, x27, [sp, #352]
  4038c0:	ldp	x29, x30, [sp, #336]
  4038c4:	add	sp, sp, #0x1b0
  4038c8:	ret
  4038cc:	sub	sp, sp, #0x120
  4038d0:	adrp	x1, 407000 <ferror@plt+0x5990>
  4038d4:	add	x1, x1, #0x33a
  4038d8:	mov	w2, #0x5                   	// #5
  4038dc:	mov	x0, xzr
  4038e0:	stp	x29, x30, [sp, #192]
  4038e4:	stp	x28, x27, [sp, #208]
  4038e8:	stp	x26, x25, [sp, #224]
  4038ec:	stp	x24, x23, [sp, #240]
  4038f0:	stp	x22, x21, [sp, #256]
  4038f4:	stp	x20, x19, [sp, #272]
  4038f8:	add	x29, sp, #0xc0
  4038fc:	bl	4015e0 <dcgettext@plt>
  403900:	adrp	x1, 407000 <ferror@plt+0x5990>
  403904:	mov	x20, x0
  403908:	add	x1, x1, #0x38a
  40390c:	mov	w2, #0x5                   	// #5
  403910:	mov	x0, xzr
  403914:	bl	4015e0 <dcgettext@plt>
  403918:	adrp	x1, 406000 <ferror@plt+0x4990>
  40391c:	mov	x21, x0
  403920:	add	x1, x1, #0xf53
  403924:	mov	w2, #0x5                   	// #5
  403928:	mov	x0, xzr
  40392c:	bl	4015e0 <dcgettext@plt>
  403930:	adrp	x8, 407000 <ferror@plt+0x5990>
  403934:	add	x8, x8, #0x3f8
  403938:	ldp	q0, q1, [x8]
  40393c:	ldur	q2, [x8, #28]
  403940:	adrp	x19, 418000 <ferror@plt+0x16990>
  403944:	adrp	x9, 407000 <ferror@plt+0x5990>
  403948:	ldrb	w8, [x19, #516]
  40394c:	add	x9, x9, #0x424
  403950:	stp	q0, q1, [sp, #96]
  403954:	ldp	q0, q1, [x9]
  403958:	stur	q2, [sp, #124]
  40395c:	ldr	q2, [x9, #32]
  403960:	mov	x22, x0
  403964:	cmp	w8, #0x0
  403968:	adrp	x0, 406000 <ferror@plt+0x4990>
  40396c:	csel	x1, x21, x20, ne  // ne = any
  403970:	add	x0, x0, #0xe91
  403974:	stp	q0, q1, [sp, #48]
  403978:	str	q2, [sp, #80]
  40397c:	bl	401600 <printf@plt>
  403980:	adrp	x8, 418000 <ferror@plt+0x16990>
  403984:	ldrb	w8, [x8, #520]
  403988:	cmp	w8, #0x1
  40398c:	b.ne	4039a0 <ferror@plt+0x2330>  // b.any
  403990:	adrp	x0, 406000 <ferror@plt+0x4990>
  403994:	add	x0, x0, #0xe91
  403998:	mov	x1, x22
  40399c:	bl	401600 <printf@plt>
  4039a0:	mov	w0, #0xa                   	// #10
  4039a4:	str	x22, [sp, #40]
  4039a8:	bl	401620 <putchar@plt>
  4039ac:	ldrb	w8, [x19, #516]
  4039b0:	adrp	x23, 407000 <ferror@plt+0x5990>
  4039b4:	add	x23, x23, #0x456
  4039b8:	add	x9, sp, #0x60
  4039bc:	cmp	w8, #0x0
  4039c0:	add	x8, sp, #0x30
  4039c4:	mov	w2, #0x5                   	// #5
  4039c8:	mov	x0, xzr
  4039cc:	mov	x1, x23
  4039d0:	csel	x20, x8, x9, ne  // ne = any
  4039d4:	bl	4015e0 <dcgettext@plt>
  4039d8:	adrp	x24, 407000 <ferror@plt+0x5990>
  4039dc:	add	x24, x24, #0x45c
  4039e0:	mov	x21, x0
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	mov	x0, xzr
  4039ec:	mov	x1, x24
  4039f0:	bl	4015e0 <dcgettext@plt>
  4039f4:	adrp	x25, 407000 <ferror@plt+0x5990>
  4039f8:	add	x25, x25, #0x4f5
  4039fc:	mov	x22, x0
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	mov	x0, xzr
  403a08:	mov	x1, x25
  403a0c:	bl	4015e0 <dcgettext@plt>
  403a10:	adrp	x27, 407000 <ferror@plt+0x5990>
  403a14:	add	x27, x27, #0x463
  403a18:	mov	x26, x0
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	mov	x1, x27
  403a28:	bl	4015e0 <dcgettext@plt>
  403a2c:	mov	x28, x0
  403a30:	mov	w2, #0x5                   	// #5
  403a34:	mov	x0, xzr
  403a38:	mov	x1, x23
  403a3c:	bl	4015e0 <dcgettext@plt>
  403a40:	mov	x23, x0
  403a44:	mov	w2, #0x5                   	// #5
  403a48:	mov	x0, xzr
  403a4c:	mov	x1, x24
  403a50:	bl	4015e0 <dcgettext@plt>
  403a54:	mov	x24, x0
  403a58:	mov	w2, #0x5                   	// #5
  403a5c:	mov	x0, xzr
  403a60:	mov	x1, x25
  403a64:	bl	4015e0 <dcgettext@plt>
  403a68:	mov	x25, x0
  403a6c:	mov	w2, #0x5                   	// #5
  403a70:	mov	x0, xzr
  403a74:	mov	x1, x27
  403a78:	bl	4015e0 <dcgettext@plt>
  403a7c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403a80:	mov	x27, x0
  403a84:	add	x1, x1, #0x466
  403a88:	mov	w2, #0x5                   	// #5
  403a8c:	mov	x0, xzr
  403a90:	bl	4015e0 <dcgettext@plt>
  403a94:	adrp	x1, 407000 <ferror@plt+0x5990>
  403a98:	mov	x19, x0
  403a9c:	add	x1, x1, #0x46a
  403aa0:	mov	w2, #0x5                   	// #5
  403aa4:	mov	x0, xzr
  403aa8:	bl	4015e0 <dcgettext@plt>
  403aac:	adrp	x1, 407000 <ferror@plt+0x5990>
  403ab0:	stp	x19, x0, [sp, #16]
  403ab4:	add	x1, x1, #0x454
  403ab8:	mov	x0, x20
  403abc:	mov	x2, x21
  403ac0:	mov	x3, x22
  403ac4:	mov	x4, x26
  403ac8:	mov	x5, x28
  403acc:	mov	x6, x23
  403ad0:	mov	x7, x24
  403ad4:	stp	x25, x27, [sp]
  403ad8:	bl	401600 <printf@plt>
  403adc:	adrp	x8, 418000 <ferror@plt+0x16990>
  403ae0:	ldrb	w8, [x8, #520]
  403ae4:	cmp	w8, #0x1
  403ae8:	b.ne	403b58 <ferror@plt+0x24e8>  // b.any
  403aec:	sub	x0, x29, #0x10
  403af0:	bl	4014e0 <time@plt>
  403af4:	sub	x0, x29, #0x10
  403af8:	bl	4014b0 <localtime@plt>
  403afc:	adrp	x2, 407000 <ferror@plt+0x5990>
  403b00:	mov	x3, x0
  403b04:	add	x2, x2, #0x30
  403b08:	sub	x0, x29, #0x30
  403b0c:	mov	w1, #0x20                  	// #32
  403b10:	sub	x19, x29, #0x30
  403b14:	bl	401480 <strftime@plt>
  403b18:	cbz	x0, 403b34 <ferror@plt+0x24c4>
  403b1c:	ldr	x20, [sp, #40]
  403b20:	mov	x0, x20
  403b24:	bl	401410 <strlen@plt>
  403b28:	add	x8, x0, x19
  403b2c:	sturb	wzr, [x8, #-1]
  403b30:	b	403b3c <ferror@plt+0x24cc>
  403b34:	ldr	x20, [sp, #40]
  403b38:	sturb	wzr, [x29, #-48]
  403b3c:	mov	x0, x20
  403b40:	bl	401410 <strlen@plt>
  403b44:	sub	w1, w0, #0x1
  403b48:	adrp	x0, 407000 <ferror@plt+0x5990>
  403b4c:	add	x0, x0, #0x33
  403b50:	sub	x2, x29, #0x30
  403b54:	bl	401600 <printf@plt>
  403b58:	mov	w0, #0xa                   	// #10
  403b5c:	bl	401620 <putchar@plt>
  403b60:	ldp	x20, x19, [sp, #272]
  403b64:	ldp	x22, x21, [sp, #256]
  403b68:	ldp	x24, x23, [sp, #240]
  403b6c:	ldp	x26, x25, [sp, #224]
  403b70:	ldp	x28, x27, [sp, #208]
  403b74:	ldp	x29, x30, [sp, #192]
  403b78:	add	sp, sp, #0x120
  403b7c:	ret
  403b80:	stp	x29, x30, [sp, #-48]!
  403b84:	adrp	x1, 407000 <ferror@plt+0x5990>
  403b88:	stp	x20, x19, [sp, #32]
  403b8c:	mov	x19, x0
  403b90:	add	x1, x1, #0x4ea
  403b94:	mov	w2, #0x5                   	// #5
  403b98:	mov	x0, xzr
  403b9c:	stp	x22, x21, [sp, #16]
  403ba0:	mov	x29, sp
  403ba4:	bl	4015e0 <dcgettext@plt>
  403ba8:	adrp	x1, 407000 <ferror@plt+0x5990>
  403bac:	mov	x20, x0
  403bb0:	add	x1, x1, #0x4f0
  403bb4:	mov	w2, #0x5                   	// #5
  403bb8:	mov	x0, xzr
  403bbc:	bl	4015e0 <dcgettext@plt>
  403bc0:	adrp	x1, 407000 <ferror@plt+0x5990>
  403bc4:	mov	x21, x0
  403bc8:	add	x1, x1, #0x507
  403bcc:	mov	w2, #0x5                   	// #5
  403bd0:	mov	x0, xzr
  403bd4:	bl	4015e0 <dcgettext@plt>
  403bd8:	adrp	x1, 407000 <ferror@plt+0x5990>
  403bdc:	mov	x22, x0
  403be0:	add	x1, x1, #0x4fd
  403be4:	mov	w2, #0x5                   	// #5
  403be8:	mov	x0, xzr
  403bec:	bl	4015e0 <dcgettext@plt>
  403bf0:	mov	x1, x19
  403bf4:	mov	x2, x20
  403bf8:	mov	x3, x21
  403bfc:	mov	x4, x22
  403c00:	ldp	x20, x19, [sp, #32]
  403c04:	ldp	x22, x21, [sp, #16]
  403c08:	adrp	x8, 407000 <ferror@plt+0x5990>
  403c0c:	add	x8, x8, #0x4cc
  403c10:	mov	x5, x0
  403c14:	mov	x0, x8
  403c18:	ldp	x29, x30, [sp], #48
  403c1c:	b	401600 <printf@plt>
  403c20:	stp	x29, x30, [sp, #-48]!
  403c24:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c28:	add	x1, x1, #0x596
  403c2c:	mov	w2, #0x5                   	// #5
  403c30:	mov	x0, xzr
  403c34:	stp	x22, x21, [sp, #16]
  403c38:	stp	x20, x19, [sp, #32]
  403c3c:	mov	x29, sp
  403c40:	bl	4015e0 <dcgettext@plt>
  403c44:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c48:	mov	x19, x0
  403c4c:	add	x1, x1, #0x59c
  403c50:	mov	w2, #0x5                   	// #5
  403c54:	mov	x0, xzr
  403c58:	bl	4015e0 <dcgettext@plt>
  403c5c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c60:	mov	x20, x0
  403c64:	add	x1, x1, #0x5a0
  403c68:	mov	w2, #0x5                   	// #5
  403c6c:	mov	x0, xzr
  403c70:	bl	4015e0 <dcgettext@plt>
  403c74:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c78:	mov	x21, x0
  403c7c:	add	x1, x1, #0x5a6
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	mov	x0, xzr
  403c88:	bl	4015e0 <dcgettext@plt>
  403c8c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c90:	mov	x22, x0
  403c94:	add	x1, x1, #0x5ab
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	mov	x0, xzr
  403ca0:	bl	4015e0 <dcgettext@plt>
  403ca4:	mov	x1, x19
  403ca8:	mov	x2, x20
  403cac:	mov	x3, x21
  403cb0:	mov	x4, x22
  403cb4:	ldp	x20, x19, [sp, #32]
  403cb8:	ldp	x22, x21, [sp, #16]
  403cbc:	adrp	x8, 407000 <ferror@plt+0x5990>
  403cc0:	add	x8, x8, #0x57f
  403cc4:	mov	x5, x0
  403cc8:	mov	x0, x8
  403ccc:	ldp	x29, x30, [sp], #48
  403cd0:	b	401600 <printf@plt>
  403cd4:	stp	x29, x30, [sp, #-48]!
  403cd8:	stp	x20, x19, [sp, #32]
  403cdc:	mov	x29, sp
  403ce0:	mov	x20, x1
  403ce4:	mov	x19, x0
  403ce8:	str	x21, [sp, #16]
  403cec:	str	xzr, [x29, #24]
  403cf0:	cbz	x0, 403d20 <ferror@plt+0x26b0>
  403cf4:	ldrb	w8, [x19]
  403cf8:	cbz	w8, 403d20 <ferror@plt+0x26b0>
  403cfc:	bl	401610 <__errno_location@plt>
  403d00:	mov	x21, x0
  403d04:	str	wzr, [x0]
  403d08:	add	x1, x29, #0x18
  403d0c:	mov	w2, #0xa                   	// #10
  403d10:	mov	x0, x19
  403d14:	bl	401590 <strtol@plt>
  403d18:	ldr	w8, [x21]
  403d1c:	cbz	w8, 403d54 <ferror@plt+0x26e4>
  403d20:	bl	401610 <__errno_location@plt>
  403d24:	ldr	w1, [x0]
  403d28:	adrp	x2, 407000 <ferror@plt+0x5990>
  403d2c:	add	x2, x2, #0x6e0
  403d30:	mov	w0, #0x1                   	// #1
  403d34:	mov	x3, x20
  403d38:	mov	x4, x19
  403d3c:	bl	401440 <error@plt>
  403d40:	mov	x0, xzr
  403d44:	ldp	x20, x19, [sp, #32]
  403d48:	ldr	x21, [sp, #16]
  403d4c:	ldp	x29, x30, [sp], #48
  403d50:	ret
  403d54:	ldr	x8, [x29, #24]
  403d58:	cmp	x8, x19
  403d5c:	b.eq	403d20 <ferror@plt+0x26b0>  // b.none
  403d60:	cbz	x8, 403d20 <ferror@plt+0x26b0>
  403d64:	ldrb	w8, [x8]
  403d68:	cbnz	w8, 403d20 <ferror@plt+0x26b0>
  403d6c:	b	403d44 <ferror@plt+0x26d4>
  403d70:	stp	x29, x30, [sp, #-48]!
  403d74:	stp	x20, x19, [sp, #32]
  403d78:	mov	x29, sp
  403d7c:	mov	x20, x1
  403d80:	mov	x19, x0
  403d84:	str	x21, [sp, #16]
  403d88:	str	xzr, [x29, #24]
  403d8c:	cbz	x0, 403db8 <ferror@plt+0x2748>
  403d90:	ldrb	w8, [x19]
  403d94:	cbz	w8, 403db8 <ferror@plt+0x2748>
  403d98:	bl	401610 <__errno_location@plt>
  403d9c:	mov	x21, x0
  403da0:	str	wzr, [x0]
  403da4:	add	x1, x29, #0x18
  403da8:	mov	x0, x19
  403dac:	bl	401460 <strtod@plt>
  403db0:	ldr	w8, [x21]
  403db4:	cbz	w8, 403dec <ferror@plt+0x277c>
  403db8:	bl	401610 <__errno_location@plt>
  403dbc:	ldr	w1, [x0]
  403dc0:	adrp	x2, 407000 <ferror@plt+0x5990>
  403dc4:	add	x2, x2, #0x6e0
  403dc8:	mov	w0, #0x1                   	// #1
  403dcc:	mov	x3, x20
  403dd0:	mov	x4, x19
  403dd4:	bl	401440 <error@plt>
  403dd8:	fmov	d0, xzr
  403ddc:	ldp	x20, x19, [sp, #32]
  403de0:	ldr	x21, [sp, #16]
  403de4:	ldp	x29, x30, [sp], #48
  403de8:	ret
  403dec:	ldr	x8, [x29, #24]
  403df0:	cmp	x8, x19
  403df4:	b.eq	403db8 <ferror@plt+0x2748>  // b.none
  403df8:	cbz	x8, 403db8 <ferror@plt+0x2748>
  403dfc:	ldrb	w8, [x8]
  403e00:	cbnz	w8, 403db8 <ferror@plt+0x2748>
  403e04:	b	403ddc <ferror@plt+0x276c>
  403e08:	sub	sp, sp, #0x90
  403e0c:	stp	x20, x19, [sp, #128]
  403e10:	mov	x20, x1
  403e14:	mov	x19, x0
  403e18:	stp	x29, x30, [sp, #48]
  403e1c:	stp	x28, x27, [sp, #64]
  403e20:	stp	x26, x25, [sp, #80]
  403e24:	stp	x24, x23, [sp, #96]
  403e28:	stp	x22, x21, [sp, #112]
  403e2c:	add	x29, sp, #0x30
  403e30:	cbz	x0, 403fcc <ferror@plt+0x295c>
  403e34:	ldrb	w22, [x19]
  403e38:	cbz	x22, 403fcc <ferror@plt+0x295c>
  403e3c:	bl	401580 <__ctype_b_loc@plt>
  403e40:	ldr	x23, [x0]
  403e44:	mov	x21, x0
  403e48:	mov	x24, x19
  403e4c:	ldrh	w8, [x23, x22, lsl #1]
  403e50:	tbz	w8, #13, 403e64 <ferror@plt+0x27f4>
  403e54:	mov	x24, x19
  403e58:	ldrb	w22, [x24, #1]!
  403e5c:	ldrh	w8, [x23, x22, lsl #1]
  403e60:	tbnz	w8, #13, 403e58 <ferror@plt+0x27e8>
  403e64:	cmp	w22, #0x2b
  403e68:	b.eq	403e80 <ferror@plt+0x2810>  // b.none
  403e6c:	cmp	w22, #0x2d
  403e70:	b.ne	403e8c <ferror@plt+0x281c>  // b.any
  403e74:	add	x24, x24, #0x1
  403e78:	mov	w22, #0x1                   	// #1
  403e7c:	b	403e90 <ferror@plt+0x2820>
  403e80:	mov	w22, wzr
  403e84:	add	x24, x24, #0x1
  403e88:	b	403e90 <ferror@plt+0x2820>
  403e8c:	mov	w22, wzr
  403e90:	ldrb	w25, [x24]
  403e94:	adrp	x26, 407000 <ferror@plt+0x5990>
  403e98:	ldr	q0, [x26, #1696]
  403e9c:	ldrh	w27, [x23, x25, lsl #1]
  403ea0:	stur	q0, [x29, #-16]
  403ea4:	tbz	w27, #11, 403f24 <ferror@plt+0x28b4>
  403ea8:	adrp	x8, 407000 <ferror@plt+0x5990>
  403eac:	adrp	x9, 407000 <ferror@plt+0x5990>
  403eb0:	ldr	q0, [x8, #1712]
  403eb4:	ldr	q1, [x9, #1728]
  403eb8:	mov	w28, #0x1                   	// #1
  403ebc:	str	q1, [sp, #16]
  403ec0:	ldr	q1, [sp, #16]
  403ec4:	bl	40530c <ferror@plt+0x3c9c>
  403ec8:	ldrb	w8, [x24, x28]
  403ecc:	add	x28, x28, #0x1
  403ed0:	ldrh	w8, [x23, x8, lsl #1]
  403ed4:	tbnz	w8, #11, 403ec0 <ferror@plt+0x2850>
  403ed8:	tbz	w27, #11, 403f24 <ferror@plt+0x28b4>
  403edc:	ldr	q2, [x26, #1696]
  403ee0:	stur	q2, [x29, #-16]
  403ee4:	and	w8, w25, #0xff
  403ee8:	sub	w0, w8, #0x30
  403eec:	str	q0, [sp]
  403ef0:	bl	4063c0 <ferror@plt+0x4d50>
  403ef4:	mov	v1.16b, v0.16b
  403ef8:	ldr	q0, [sp]
  403efc:	bl	40530c <ferror@plt+0x3c9c>
  403f00:	mov	v1.16b, v0.16b
  403f04:	ldur	q0, [x29, #-16]
  403f08:	bl	40413c <ferror@plt+0x2acc>
  403f0c:	stur	q0, [x29, #-16]
  403f10:	ldp	q0, q1, [sp]
  403f14:	bl	404b5c <ferror@plt+0x34ec>
  403f18:	ldrb	w25, [x24, #1]!
  403f1c:	ldrh	w8, [x23, x25, lsl #1]
  403f20:	tbnz	w8, #11, 403ee4 <ferror@plt+0x2874>
  403f24:	cmp	w25, #0x2e
  403f28:	b.eq	403f5c <ferror@plt+0x28ec>  // b.none
  403f2c:	ldur	q1, [x29, #-16]
  403f30:	cmp	w25, #0x2c
  403f34:	b.eq	403f5c <ferror@plt+0x28ec>  // b.none
  403f38:	cbz	w25, 403ff4 <ferror@plt+0x2984>
  403f3c:	adrp	x2, 407000 <ferror@plt+0x5990>
  403f40:	add	x2, x2, #0x6e0
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	mov	w1, #0x16                  	// #22
  403f4c:	mov	x3, x20
  403f50:	mov	x4, x19
  403f54:	bl	401440 <error@plt>
  403f58:	ldr	x23, [x21]
  403f5c:	ldrb	w8, [x24, #1]
  403f60:	ldrh	w9, [x23, x8, lsl #1]
  403f64:	tbz	w9, #11, 403fc4 <ferror@plt+0x2954>
  403f68:	adrp	x9, 407000 <ferror@plt+0x5990>
  403f6c:	adrp	x10, 407000 <ferror@plt+0x5990>
  403f70:	ldr	q1, [x9, #1712]
  403f74:	ldr	q0, [x10, #1728]
  403f78:	add	x21, x24, #0x2
  403f7c:	str	q0, [sp]
  403f80:	and	w8, w8, #0xff
  403f84:	sub	w0, w8, #0x30
  403f88:	str	q1, [sp, #16]
  403f8c:	bl	4063c0 <ferror@plt+0x4d50>
  403f90:	mov	v1.16b, v0.16b
  403f94:	ldr	q0, [sp, #16]
  403f98:	bl	40530c <ferror@plt+0x3c9c>
  403f9c:	mov	v1.16b, v0.16b
  403fa0:	ldur	q0, [x29, #-16]
  403fa4:	bl	40413c <ferror@plt+0x2acc>
  403fa8:	stur	q0, [x29, #-16]
  403fac:	ldp	q1, q0, [sp]
  403fb0:	bl	404b5c <ferror@plt+0x34ec>
  403fb4:	ldrb	w8, [x21], #1
  403fb8:	mov	v1.16b, v0.16b
  403fbc:	ldrh	w9, [x23, x8, lsl #1]
  403fc0:	tbnz	w9, #11, 403f80 <ferror@plt+0x2910>
  403fc4:	ldur	q1, [x29, #-16]
  403fc8:	cbz	w8, 403ff4 <ferror@plt+0x2984>
  403fcc:	bl	401610 <__errno_location@plt>
  403fd0:	ldr	w1, [x0]
  403fd4:	adrp	x2, 407000 <ferror@plt+0x5990>
  403fd8:	add	x2, x2, #0x6e0
  403fdc:	mov	w0, #0x1                   	// #1
  403fe0:	mov	x3, x20
  403fe4:	mov	x4, x19
  403fe8:	bl	401440 <error@plt>
  403fec:	fmov	d0, xzr
  403ff0:	b	404014 <ferror@plt+0x29a4>
  403ff4:	adrp	x8, 407000 <ferror@plt+0x5990>
  403ff8:	ldr	q0, [x8, #1744]
  403ffc:	stur	q1, [x29, #-16]
  404000:	bl	405998 <ferror@plt+0x4328>
  404004:	cmp	w22, #0x0
  404008:	b.ne	404010 <ferror@plt+0x29a0>  // b.any
  40400c:	ldur	q0, [x29, #-16]
  404010:	bl	40641c <ferror@plt+0x4dac>
  404014:	ldp	x20, x19, [sp, #128]
  404018:	ldp	x22, x21, [sp, #112]
  40401c:	ldp	x24, x23, [sp, #96]
  404020:	ldp	x26, x25, [sp, #80]
  404024:	ldp	x28, x27, [sp, #64]
  404028:	ldp	x29, x30, [sp, #48]
  40402c:	add	sp, sp, #0x90
  404030:	ret
  404034:	stp	x29, x30, [sp, #-48]!
  404038:	str	x21, [sp, #16]
  40403c:	stp	x20, x19, [sp, #32]
  404040:	mov	x29, sp
  404044:	mov	x20, x0
  404048:	bl	4014a0 <__fpending@plt>
  40404c:	mov	x19, x0
  404050:	mov	x0, x20
  404054:	bl	401670 <ferror@plt>
  404058:	mov	w21, w0
  40405c:	mov	x0, x20
  404060:	bl	4014c0 <fclose@plt>
  404064:	mov	w8, w0
  404068:	cbz	w21, 40408c <ferror@plt+0x2a1c>
  40406c:	cbnz	w8, 404084 <ferror@plt+0x2a14>
  404070:	bl	401610 <__errno_location@plt>
  404074:	ldr	w8, [x0]
  404078:	cmp	w8, #0x20
  40407c:	b.eq	404084 <ferror@plt+0x2a14>  // b.none
  404080:	str	wzr, [x0]
  404084:	mov	w0, #0xffffffff            	// #-1
  404088:	b	4040ac <ferror@plt+0x2a3c>
  40408c:	cmp	w8, #0x0
  404090:	csetm	w0, ne  // ne = any
  404094:	cbnz	x19, 4040ac <ferror@plt+0x2a3c>
  404098:	cbz	w8, 4040ac <ferror@plt+0x2a3c>
  40409c:	bl	401610 <__errno_location@plt>
  4040a0:	ldr	w8, [x0]
  4040a4:	cmp	w8, #0x9
  4040a8:	csetm	w0, ne  // ne = any
  4040ac:	ldp	x20, x19, [sp, #32]
  4040b0:	ldr	x21, [sp, #16]
  4040b4:	ldp	x29, x30, [sp], #48
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-32]!
  4040c0:	adrp	x8, 418000 <ferror@plt+0x16990>
  4040c4:	ldr	x0, [x8, #400]
  4040c8:	str	x19, [sp, #16]
  4040cc:	mov	x29, sp
  4040d0:	bl	404034 <ferror@plt+0x29c4>
  4040d4:	cbz	w0, 4040e8 <ferror@plt+0x2a78>
  4040d8:	bl	401610 <__errno_location@plt>
  4040dc:	ldr	w8, [x0]
  4040e0:	cmp	w8, #0x20
  4040e4:	b.ne	404104 <ferror@plt+0x2a94>  // b.any
  4040e8:	adrp	x8, 418000 <ferror@plt+0x16990>
  4040ec:	ldr	x0, [x8, #376]
  4040f0:	bl	404034 <ferror@plt+0x29c4>
  4040f4:	cbnz	w0, 404134 <ferror@plt+0x2ac4>
  4040f8:	ldr	x19, [sp, #16]
  4040fc:	ldp	x29, x30, [sp], #32
  404100:	ret
  404104:	adrp	x1, 407000 <ferror@plt+0x5990>
  404108:	add	x1, x1, #0x6e9
  40410c:	mov	w2, #0x5                   	// #5
  404110:	mov	x19, x0
  404114:	mov	x0, xzr
  404118:	bl	4015e0 <dcgettext@plt>
  40411c:	ldr	w1, [x19]
  404120:	adrp	x2, 406000 <ferror@plt+0x4990>
  404124:	mov	x3, x0
  404128:	add	x2, x2, #0xe91
  40412c:	mov	w0, wzr
  404130:	bl	401440 <error@plt>
  404134:	mov	w0, #0x1                   	// #1
  404138:	bl	401400 <_exit@plt>
  40413c:	stp	x29, x30, [sp, #-32]!
  404140:	mov	x29, sp
  404144:	str	q0, [sp, #16]
  404148:	ldp	x9, x5, [sp, #16]
  40414c:	str	q1, [sp, #16]
  404150:	ldp	x1, x2, [sp, #16]
  404154:	mrs	x10, fpcr
  404158:	ubfx	x0, x5, #48, #15
  40415c:	ubfx	x12, x2, #48, #15
  404160:	ubfiz	x3, x5, #3, #48
  404164:	lsr	x11, x2, #63
  404168:	mov	x4, x0
  40416c:	ubfiz	x2, x2, #3, #48
  404170:	sub	w0, w0, w12
  404174:	lsr	x8, x5, #63
  404178:	mov	x14, x1
  40417c:	orr	x2, x2, x1, lsr #61
  404180:	cmp	x11, x5, lsr #63
  404184:	orr	x3, x3, x9, lsr #61
  404188:	lsl	x7, x9, #3
  40418c:	mov	x6, x12
  404190:	lsl	x1, x1, #3
  404194:	mov	w5, w0
  404198:	b.ne	4045a0 <ferror@plt+0x2f30>  // b.any
  40419c:	cmp	w0, #0x0
  4041a0:	b.le	4042e0 <ferror@plt+0x2c70>
  4041a4:	mov	x9, #0x7fff                	// #32767
  4041a8:	cbnz	x12, 404248 <ferror@plt+0x2bd8>
  4041ac:	orr	x5, x2, x1
  4041b0:	cbnz	x5, 4041dc <ferror@plt+0x2b6c>
  4041b4:	cmp	x4, x9
  4041b8:	b.ne	40498c <ferror@plt+0x331c>  // b.any
  4041bc:	orr	x1, x3, x7
  4041c0:	cbz	x1, 404a10 <ferror@plt+0x33a0>
  4041c4:	lsr	x0, x3, #50
  4041c8:	mov	x2, x3
  4041cc:	eor	x0, x0, #0x1
  4041d0:	mov	x1, x7
  4041d4:	and	w0, w0, #0x1
  4041d8:	b	404424 <ferror@plt+0x2db4>
  4041dc:	subs	w5, w0, #0x1
  4041e0:	b.ne	404220 <ferror@plt+0x2bb0>  // b.any
  4041e4:	adds	x1, x7, x1
  4041e8:	mov	x7, x1
  4041ec:	adc	x3, x3, x2
  4041f0:	tbz	x3, #51, 40498c <ferror@plt+0x331c>
  4041f4:	add	x4, x4, #0x1
  4041f8:	mov	x0, #0x7fff                	// #32767
  4041fc:	cmp	x4, x0
  404200:	b.eq	404564 <ferror@plt+0x2ef4>  // b.none
  404204:	and	x2, x3, #0xfff7ffffffffffff
  404208:	and	x1, x7, #0x1
  40420c:	orr	x1, x1, x7, lsr #1
  404210:	orr	x1, x1, x3, lsl #63
  404214:	lsr	x2, x2, #1
  404218:	mov	w0, #0x0                   	// #0
  40421c:	b	404314 <ferror@plt+0x2ca4>
  404220:	cmp	x4, x9
  404224:	b.ne	404254 <ferror@plt+0x2be4>  // b.any
  404228:	orr	x1, x3, x7
  40422c:	cbz	x1, 404a10 <ferror@plt+0x33a0>
  404230:	lsr	x0, x3, #50
  404234:	mov	x2, x3
  404238:	eor	x0, x0, #0x1
  40423c:	mov	x1, x7
  404240:	and	w0, w0, #0x1
  404244:	b	404314 <ferror@plt+0x2ca4>
  404248:	cmp	x4, x9
  40424c:	b.eq	404228 <ferror@plt+0x2bb8>  // b.none
  404250:	orr	x2, x2, #0x8000000000000
  404254:	cmp	w5, #0x74
  404258:	b.gt	4042d0 <ferror@plt+0x2c60>
  40425c:	cmp	w5, #0x3f
  404260:	b.gt	40429c <ferror@plt+0x2c2c>
  404264:	mov	w6, #0x40                  	// #64
  404268:	sub	w6, w6, w5
  40426c:	lsr	x9, x1, x5
  404270:	lsl	x1, x1, x6
  404274:	cmp	x1, #0x0
  404278:	lsl	x0, x2, x6
  40427c:	cset	x1, ne  // ne = any
  404280:	orr	x0, x0, x9
  404284:	lsr	x2, x2, x5
  404288:	orr	x0, x0, x1
  40428c:	adds	x1, x0, x7
  404290:	mov	x7, x1
  404294:	adc	x3, x2, x3
  404298:	b	4041f0 <ferror@plt+0x2b80>
  40429c:	sub	w0, w5, #0x40
  4042a0:	mov	w6, #0x80                  	// #128
  4042a4:	sub	w6, w6, w5
  4042a8:	cmp	w5, #0x40
  4042ac:	lsr	x0, x2, x0
  4042b0:	lsl	x2, x2, x6
  4042b4:	csel	x2, x2, xzr, ne  // ne = any
  4042b8:	orr	x1, x2, x1
  4042bc:	cmp	x1, #0x0
  4042c0:	cset	x1, ne  // ne = any
  4042c4:	orr	x0, x0, x1
  4042c8:	mov	x2, #0x0                   	// #0
  4042cc:	b	40428c <ferror@plt+0x2c1c>
  4042d0:	orr	x1, x2, x1
  4042d4:	cmp	x1, #0x0
  4042d8:	cset	x0, ne  // ne = any
  4042dc:	b	4042c8 <ferror@plt+0x2c58>
  4042e0:	b.eq	4043e4 <ferror@plt+0x2d74>  // b.none
  4042e4:	mov	x5, #0x7fff                	// #32767
  4042e8:	cbnz	x4, 40438c <ferror@plt+0x2d1c>
  4042ec:	orr	x4, x3, x7
  4042f0:	cbnz	x4, 40431c <ferror@plt+0x2cac>
  4042f4:	cmp	x12, x5
  4042f8:	b.ne	40499c <ferror@plt+0x332c>  // b.any
  4042fc:	orr	x0, x2, x1
  404300:	cbz	x0, 4049e4 <ferror@plt+0x3374>
  404304:	lsr	x0, x2, #50
  404308:	mov	x4, x6
  40430c:	eor	x0, x0, #0x1
  404310:	and	w0, w0, #0x1
  404314:	mov	w5, #0x0                   	// #0
  404318:	b	404424 <ferror@plt+0x2db4>
  40431c:	cmn	w0, #0x1
  404320:	b.ne	404338 <ferror@plt+0x2cc8>  // b.any
  404324:	adds	x1, x7, x1
  404328:	mov	x7, x1
  40432c:	adc	x3, x3, x2
  404330:	mov	x4, x6
  404334:	b	4041f0 <ferror@plt+0x2b80>
  404338:	cmp	x12, x5
  40433c:	b.eq	4042fc <ferror@plt+0x2c8c>  // b.none
  404340:	mvn	w0, w0
  404344:	cmp	w0, #0x74
  404348:	b.gt	4043d4 <ferror@plt+0x2d64>
  40434c:	cmp	w0, #0x3f
  404350:	b.gt	4043a0 <ferror@plt+0x2d30>
  404354:	mov	w5, #0x40                  	// #64
  404358:	sub	w5, w5, w0
  40435c:	lsr	x9, x7, x0
  404360:	lsl	x7, x7, x5
  404364:	cmp	x7, #0x0
  404368:	cset	x7, ne  // ne = any
  40436c:	lsl	x4, x3, x5
  404370:	orr	x4, x4, x9
  404374:	lsr	x0, x3, x0
  404378:	orr	x7, x4, x7
  40437c:	adds	x1, x7, x1
  404380:	mov	x7, x1
  404384:	adc	x3, x0, x2
  404388:	b	404330 <ferror@plt+0x2cc0>
  40438c:	cmp	x12, x5
  404390:	b.eq	4042fc <ferror@plt+0x2c8c>  // b.none
  404394:	neg	w0, w0
  404398:	orr	x3, x3, #0x8000000000000
  40439c:	b	404344 <ferror@plt+0x2cd4>
  4043a0:	sub	w4, w0, #0x40
  4043a4:	mov	w5, #0x80                  	// #128
  4043a8:	sub	w5, w5, w0
  4043ac:	cmp	w0, #0x40
  4043b0:	lsr	x4, x3, x4
  4043b4:	lsl	x3, x3, x5
  4043b8:	csel	x3, x3, xzr, ne  // ne = any
  4043bc:	orr	x3, x3, x7
  4043c0:	cmp	x3, #0x0
  4043c4:	cset	x7, ne  // ne = any
  4043c8:	orr	x7, x4, x7
  4043cc:	mov	x0, #0x0                   	// #0
  4043d0:	b	40437c <ferror@plt+0x2d0c>
  4043d4:	orr	x3, x3, x7
  4043d8:	cmp	x3, #0x0
  4043dc:	cset	x7, ne  // ne = any
  4043e0:	b	4043cc <ferror@plt+0x2d5c>
  4043e4:	add	x0, x4, #0x1
  4043e8:	mov	x13, #0x7fff                	// #32767
  4043ec:	tst	x0, #0x7ffe
  4043f0:	b.ne	404500 <ferror@plt+0x2e90>  // b.any
  4043f4:	orr	x12, x3, x7
  4043f8:	cbnz	x4, 404464 <ferror@plt+0x2df4>
  4043fc:	cbz	x12, 4049c0 <ferror@plt+0x3350>
  404400:	orr	x0, x2, x1
  404404:	cbz	x0, 4047ac <ferror@plt+0x313c>
  404408:	adds	x1, x7, x1
  40440c:	mov	x7, x1
  404410:	adc	x3, x3, x2
  404414:	tbz	x3, #51, 4047ac <ferror@plt+0x313c>
  404418:	and	x2, x3, #0xfff7ffffffffffff
  40441c:	mov	w0, #0x0                   	// #0
  404420:	mov	x4, #0x1                   	// #1
  404424:	tst	x1, #0x7
  404428:	b.eq	404a40 <ferror@plt+0x33d0>  // b.none
  40442c:	and	x3, x10, #0xc00000
  404430:	orr	w0, w0, #0x10
  404434:	cmp	x3, #0x400, lsl #12
  404438:	b.eq	404a2c <ferror@plt+0x33bc>  // b.none
  40443c:	cmp	x3, #0x800, lsl #12
  404440:	b.eq	404a38 <ferror@plt+0x33c8>  // b.none
  404444:	cbnz	x3, 40445c <ferror@plt+0x2dec>
  404448:	and	x3, x1, #0xf
  40444c:	cmp	x3, #0x4
  404450:	b.eq	40445c <ferror@plt+0x2dec>  // b.none
  404454:	adds	x1, x1, #0x4
  404458:	cinc	x2, x2, cs  // cs = hs, nlast
  40445c:	cbz	w5, 404a50 <ferror@plt+0x33e0>
  404460:	b	404a4c <ferror@plt+0x33dc>
  404464:	cmp	x4, x13
  404468:	b.ne	4044cc <ferror@plt+0x2e5c>  // b.any
  40446c:	cbz	x12, 404b30 <ferror@plt+0x34c0>
  404470:	lsr	x0, x3, #50
  404474:	cmp	x6, x4
  404478:	eor	x0, x0, #0x1
  40447c:	and	w0, w0, #0x1
  404480:	b.ne	4044ec <ferror@plt+0x2e7c>  // b.any
  404484:	orr	x4, x2, x1
  404488:	cbz	x4, 404b28 <ferror@plt+0x34b8>
  40448c:	tst	x2, #0x4000000000000
  404490:	csinc	w0, w0, wzr, ne  // ne = any
  404494:	cbz	x12, 4044e4 <ferror@plt+0x2e74>
  404498:	and	x9, x9, #0x1fffffffffffffff
  40449c:	lsr	x1, x3, #3
  4044a0:	orr	x9, x9, x3, lsl #61
  4044a4:	tbz	x3, #50, 4044c0 <ferror@plt+0x2e50>
  4044a8:	lsr	x3, x2, #3
  4044ac:	tbnz	x2, #50, 4044c0 <ferror@plt+0x2e50>
  4044b0:	and	x1, x14, #0x1fffffffffffffff
  4044b4:	mov	x8, x11
  4044b8:	orr	x9, x1, x2, lsl #61
  4044bc:	mov	x1, x3
  4044c0:	extr	x2, x1, x9, #61
  4044c4:	lsl	x1, x9, #3
  4044c8:	b	4044e4 <ferror@plt+0x2e74>
  4044cc:	cmp	x6, x13
  4044d0:	b.ne	4044dc <ferror@plt+0x2e6c>  // b.any
  4044d4:	mov	w0, #0x0                   	// #0
  4044d8:	b	404484 <ferror@plt+0x2e14>
  4044dc:	mov	w0, #0x0                   	// #0
  4044e0:	cbnz	x12, 4044ec <ferror@plt+0x2e7c>
  4044e4:	mov	x4, #0x7fff                	// #32767
  4044e8:	b	404424 <ferror@plt+0x2db4>
  4044ec:	orr	x1, x2, x1
  4044f0:	cbnz	x1, 404498 <ferror@plt+0x2e28>
  4044f4:	mov	x2, x3
  4044f8:	mov	x1, x7
  4044fc:	b	4044e4 <ferror@plt+0x2e74>
  404500:	cmp	x0, x13
  404504:	b.eq	404524 <ferror@plt+0x2eb4>  // b.none
  404508:	adds	x1, x7, x1
  40450c:	mov	x4, x0
  404510:	adc	x2, x3, x2
  404514:	extr	x1, x2, x1, #1
  404518:	lsr	x2, x2, #1
  40451c:	mov	w0, #0x0                   	// #0
  404520:	b	404424 <ferror@plt+0x2db4>
  404524:	ands	x1, x10, #0xc00000
  404528:	b.eq	4049f4 <ferror@plt+0x3384>  // b.none
  40452c:	cmp	x1, #0x400, lsl #12
  404530:	b.ne	404548 <ferror@plt+0x2ed8>  // b.any
  404534:	cbnz	x8, 404554 <ferror@plt+0x2ee4>
  404538:	mov	x4, x0
  40453c:	mov	x2, #0x0                   	// #0
  404540:	mov	x1, #0x0                   	// #0
  404544:	b	4049fc <ferror@plt+0x338c>
  404548:	cmp	x1, #0x800, lsl #12
  40454c:	b.ne	404554 <ferror@plt+0x2ee4>  // b.any
  404550:	cbnz	x8, 404538 <ferror@plt+0x2ec8>
  404554:	mov	x2, #0xffffffffffffffff    	// #-1
  404558:	mov	x4, #0x7ffe                	// #32766
  40455c:	mov	x1, x2
  404560:	b	4049fc <ferror@plt+0x338c>
  404564:	ands	x1, x10, #0xc00000
  404568:	b.eq	404a04 <ferror@plt+0x3394>  // b.none
  40456c:	cmp	x1, #0x400, lsl #12
  404570:	b.ne	404584 <ferror@plt+0x2f14>  // b.any
  404574:	cbnz	x8, 404590 <ferror@plt+0x2f20>
  404578:	mov	x2, #0x0                   	// #0
  40457c:	mov	x1, #0x0                   	// #0
  404580:	b	404a08 <ferror@plt+0x3398>
  404584:	cmp	x1, #0x800, lsl #12
  404588:	b.ne	404590 <ferror@plt+0x2f20>  // b.any
  40458c:	cbnz	x8, 404578 <ferror@plt+0x2f08>
  404590:	mov	x2, #0xffffffffffffffff    	// #-1
  404594:	mov	x4, #0x7ffe                	// #32766
  404598:	mov	x1, x2
  40459c:	b	404a08 <ferror@plt+0x3398>
  4045a0:	cmp	w0, #0x0
  4045a4:	b.le	404678 <ferror@plt+0x3008>
  4045a8:	mov	x9, #0x7fff                	// #32767
  4045ac:	cbnz	x12, 404624 <ferror@plt+0x2fb4>
  4045b0:	orr	x5, x2, x1
  4045b4:	cbz	x5, 4041b4 <ferror@plt+0x2b44>
  4045b8:	subs	w5, w0, #0x1
  4045bc:	b.ne	4045d8 <ferror@plt+0x2f68>  // b.any
  4045c0:	subs	x7, x7, x1
  4045c4:	sbc	x3, x3, x2
  4045c8:	tbz	x3, #51, 40498c <ferror@plt+0x331c>
  4045cc:	and	x5, x3, #0x7ffffffffffff
  4045d0:	mov	x6, x7
  4045d4:	b	4048bc <ferror@plt+0x324c>
  4045d8:	cmp	x4, x9
  4045dc:	b.eq	404228 <ferror@plt+0x2bb8>  // b.none
  4045e0:	cmp	w5, #0x74
  4045e4:	b.gt	404668 <ferror@plt+0x2ff8>
  4045e8:	cmp	w5, #0x3f
  4045ec:	b.gt	404634 <ferror@plt+0x2fc4>
  4045f0:	mov	w6, #0x40                  	// #64
  4045f4:	sub	w6, w6, w5
  4045f8:	lsr	x9, x1, x5
  4045fc:	lsl	x1, x1, x6
  404600:	cmp	x1, #0x0
  404604:	lsl	x0, x2, x6
  404608:	cset	x1, ne  // ne = any
  40460c:	orr	x0, x0, x9
  404610:	lsr	x2, x2, x5
  404614:	orr	x0, x0, x1
  404618:	subs	x7, x7, x0
  40461c:	sbc	x3, x3, x2
  404620:	b	4045c8 <ferror@plt+0x2f58>
  404624:	cmp	x4, x9
  404628:	b.eq	404228 <ferror@plt+0x2bb8>  // b.none
  40462c:	orr	x2, x2, #0x8000000000000
  404630:	b	4045e0 <ferror@plt+0x2f70>
  404634:	sub	w0, w5, #0x40
  404638:	mov	w6, #0x80                  	// #128
  40463c:	sub	w6, w6, w5
  404640:	cmp	w5, #0x40
  404644:	lsr	x0, x2, x0
  404648:	lsl	x2, x2, x6
  40464c:	csel	x2, x2, xzr, ne  // ne = any
  404650:	orr	x1, x2, x1
  404654:	cmp	x1, #0x0
  404658:	cset	x1, ne  // ne = any
  40465c:	orr	x0, x0, x1
  404660:	mov	x2, #0x0                   	// #0
  404664:	b	404618 <ferror@plt+0x2fa8>
  404668:	orr	x1, x2, x1
  40466c:	cmp	x1, #0x0
  404670:	cset	x0, ne  // ne = any
  404674:	b	404660 <ferror@plt+0x2ff0>
  404678:	b.eq	404778 <ferror@plt+0x3108>  // b.none
  40467c:	mov	x5, #0x7fff                	// #32767
  404680:	cbnz	x4, 404720 <ferror@plt+0x30b0>
  404684:	orr	x4, x3, x7
  404688:	cbnz	x4, 4046b4 <ferror@plt+0x3044>
  40468c:	cmp	x12, x5
  404690:	b.ne	4049ac <ferror@plt+0x333c>  // b.any
  404694:	orr	x0, x2, x1
  404698:	cbz	x0, 404a18 <ferror@plt+0x33a8>
  40469c:	lsr	x0, x2, #50
  4046a0:	mov	x4, x6
  4046a4:	eor	x0, x0, #0x1
  4046a8:	mov	x8, x11
  4046ac:	and	w0, w0, #0x1
  4046b0:	b	404314 <ferror@plt+0x2ca4>
  4046b4:	cmn	w0, #0x1
  4046b8:	b.ne	4046d0 <ferror@plt+0x3060>  // b.any
  4046bc:	subs	x7, x1, x7
  4046c0:	sbc	x3, x2, x3
  4046c4:	mov	x4, x6
  4046c8:	mov	x8, x11
  4046cc:	b	4045c8 <ferror@plt+0x2f58>
  4046d0:	cmp	x12, x5
  4046d4:	b.eq	404694 <ferror@plt+0x3024>  // b.none
  4046d8:	mvn	w0, w0
  4046dc:	cmp	w0, #0x74
  4046e0:	b.gt	404768 <ferror@plt+0x30f8>
  4046e4:	cmp	w0, #0x3f
  4046e8:	b.gt	404734 <ferror@plt+0x30c4>
  4046ec:	mov	w5, #0x40                  	// #64
  4046f0:	sub	w5, w5, w0
  4046f4:	lsr	x8, x7, x0
  4046f8:	lsl	x7, x7, x5
  4046fc:	cmp	x7, #0x0
  404700:	lsl	x4, x3, x5
  404704:	cset	x5, ne  // ne = any
  404708:	orr	x4, x4, x8
  40470c:	lsr	x0, x3, x0
  404710:	orr	x4, x4, x5
  404714:	subs	x7, x1, x4
  404718:	sbc	x3, x2, x0
  40471c:	b	4046c4 <ferror@plt+0x3054>
  404720:	cmp	x12, x5
  404724:	b.eq	404694 <ferror@plt+0x3024>  // b.none
  404728:	neg	w0, w0
  40472c:	orr	x3, x3, #0x8000000000000
  404730:	b	4046dc <ferror@plt+0x306c>
  404734:	sub	w4, w0, #0x40
  404738:	mov	w5, #0x80                  	// #128
  40473c:	sub	w5, w5, w0
  404740:	cmp	w0, #0x40
  404744:	lsr	x4, x3, x4
  404748:	lsl	x3, x3, x5
  40474c:	csel	x3, x3, xzr, ne  // ne = any
  404750:	orr	x3, x3, x7
  404754:	cmp	x3, #0x0
  404758:	cset	x0, ne  // ne = any
  40475c:	orr	x4, x4, x0
  404760:	mov	x0, #0x0                   	// #0
  404764:	b	404714 <ferror@plt+0x30a4>
  404768:	orr	x3, x3, x7
  40476c:	cmp	x3, #0x0
  404770:	cset	x4, ne  // ne = any
  404774:	b	404760 <ferror@plt+0x30f0>
  404778:	add	x0, x4, #0x1
  40477c:	tst	x0, #0x7ffe
  404780:	b.ne	40489c <ferror@plt+0x322c>  // b.any
  404784:	orr	x12, x3, x7
  404788:	orr	x13, x2, x1
  40478c:	cbnz	x4, 404808 <ferror@plt+0x3198>
  404790:	cbnz	x12, 4047c8 <ferror@plt+0x3158>
  404794:	cbnz	x13, 4049cc <ferror@plt+0x335c>
  404798:	and	x0, x10, #0xc00000
  40479c:	mov	x3, #0x0                   	// #0
  4047a0:	cmp	x0, #0x800, lsl #12
  4047a4:	mov	x7, #0x0                   	// #0
  4047a8:	cset	x8, eq  // eq = none
  4047ac:	orr	x0, x7, x3
  4047b0:	mov	x2, x3
  4047b4:	cmp	x0, #0x0
  4047b8:	mov	x1, x7
  4047bc:	cset	w5, ne  // ne = any
  4047c0:	mov	x4, #0x0                   	// #0
  4047c4:	b	40451c <ferror@plt+0x2eac>
  4047c8:	cbz	x13, 4047ac <ferror@plt+0x313c>
  4047cc:	subs	x4, x7, x1
  4047d0:	cmp	x7, x1
  4047d4:	sbc	x0, x3, x2
  4047d8:	tbz	x0, #51, 4047ec <ferror@plt+0x317c>
  4047dc:	subs	x7, x1, x7
  4047e0:	sbc	x3, x2, x3
  4047e4:	mov	x8, x11
  4047e8:	b	4047ac <ferror@plt+0x313c>
  4047ec:	orr	x7, x4, x0
  4047f0:	cbnz	x7, 4049d8 <ferror@plt+0x3368>
  4047f4:	and	x0, x10, #0xc00000
  4047f8:	cmp	x0, #0x800, lsl #12
  4047fc:	cset	x8, eq  // eq = none
  404800:	mov	x3, #0x0                   	// #0
  404804:	b	4047ac <ferror@plt+0x313c>
  404808:	mov	x0, #0x7fff                	// #32767
  40480c:	cmp	x4, x0
  404810:	b.ne	404870 <ferror@plt+0x3200>  // b.any
  404814:	cbz	x12, 404b18 <ferror@plt+0x34a8>
  404818:	lsr	x0, x3, #50
  40481c:	cmp	x6, x4
  404820:	eor	x0, x0, #0x1
  404824:	and	w0, w0, #0x1
  404828:	b.ne	404894 <ferror@plt+0x3224>  // b.any
  40482c:	cbz	x13, 404b40 <ferror@plt+0x34d0>
  404830:	tst	x2, #0x4000000000000
  404834:	csinc	w0, w0, wzr, ne  // ne = any
  404838:	cbz	x12, 404888 <ferror@plt+0x3218>
  40483c:	and	x9, x9, #0x1fffffffffffffff
  404840:	lsr	x4, x3, #3
  404844:	orr	x1, x9, x3, lsl #61
  404848:	tbz	x3, #50, 404864 <ferror@plt+0x31f4>
  40484c:	lsr	x3, x2, #3
  404850:	tbnz	x2, #50, 404864 <ferror@plt+0x31f4>
  404854:	and	x1, x14, #0x1fffffffffffffff
  404858:	mov	x4, x3
  40485c:	orr	x1, x1, x2, lsl #61
  404860:	mov	x8, x11
  404864:	extr	x2, x4, x1, #61
  404868:	lsl	x1, x1, #3
  40486c:	b	4044e4 <ferror@plt+0x2e74>
  404870:	cmp	x6, x0
  404874:	b.ne	404880 <ferror@plt+0x3210>  // b.any
  404878:	mov	w0, #0x0                   	// #0
  40487c:	b	40482c <ferror@plt+0x31bc>
  404880:	mov	w0, #0x0                   	// #0
  404884:	cbnz	x12, 404894 <ferror@plt+0x3224>
  404888:	cbz	x13, 404b44 <ferror@plt+0x34d4>
  40488c:	mov	x8, x11
  404890:	b	4044e4 <ferror@plt+0x2e74>
  404894:	cbnz	x13, 40483c <ferror@plt+0x31cc>
  404898:	b	4044f4 <ferror@plt+0x2e84>
  40489c:	subs	x0, x7, x1
  4048a0:	cmp	x7, x1
  4048a4:	mov	x6, x0
  4048a8:	sbc	x5, x3, x2
  4048ac:	tbz	x5, #51, 404938 <ferror@plt+0x32c8>
  4048b0:	subs	x6, x1, x7
  4048b4:	mov	x8, x11
  4048b8:	sbc	x5, x2, x3
  4048bc:	clz	x0, x6
  4048c0:	cmp	x5, #0x0
  4048c4:	add	w0, w0, #0x40
  4048c8:	clz	x3, x5
  4048cc:	csel	w3, w0, w3, eq  // eq = none
  4048d0:	sub	w0, w3, #0xc
  4048d4:	cmp	w0, #0x3f
  4048d8:	b.gt	404944 <ferror@plt+0x32d4>
  4048dc:	neg	w3, w0
  4048e0:	lsl	x5, x5, x0
  4048e4:	lsl	x7, x6, x0
  4048e8:	lsr	x3, x6, x3
  4048ec:	orr	x3, x3, x5
  4048f0:	sxtw	x1, w0
  4048f4:	cmp	x4, w0, sxtw
  4048f8:	b.gt	404984 <ferror@plt+0x3314>
  4048fc:	sub	w4, w0, w4
  404900:	add	w2, w4, #0x1
  404904:	cmp	w2, #0x3f
  404908:	b.gt	404954 <ferror@plt+0x32e4>
  40490c:	mov	w1, #0x40                  	// #64
  404910:	sub	w1, w1, w2
  404914:	lsr	x4, x7, x2
  404918:	lsl	x0, x3, x1
  40491c:	orr	x0, x0, x4
  404920:	lsl	x1, x7, x1
  404924:	cmp	x1, #0x0
  404928:	cset	x1, ne  // ne = any
  40492c:	lsr	x3, x3, x2
  404930:	orr	x7, x0, x1
  404934:	b	4047ac <ferror@plt+0x313c>
  404938:	orr	x7, x0, x5
  40493c:	cbnz	x7, 4048bc <ferror@plt+0x324c>
  404940:	b	4047f4 <ferror@plt+0x3184>
  404944:	sub	w3, w3, #0x4c
  404948:	mov	x7, #0x0                   	// #0
  40494c:	lsl	x3, x6, x3
  404950:	b	4048f0 <ferror@plt+0x3280>
  404954:	sub	w4, w4, #0x3f
  404958:	mov	w0, #0x80                  	// #128
  40495c:	sub	w0, w0, w2
  404960:	cmp	w2, #0x40
  404964:	lsr	x4, x3, x4
  404968:	lsl	x3, x3, x0
  40496c:	csel	x3, x3, xzr, ne  // ne = any
  404970:	orr	x3, x7, x3
  404974:	cmp	x3, #0x0
  404978:	cset	x3, ne  // ne = any
  40497c:	orr	x7, x4, x3
  404980:	b	404800 <ferror@plt+0x3190>
  404984:	sub	x4, x4, x1
  404988:	and	x3, x3, #0xfff7ffffffffffff
  40498c:	cbz	x4, 4047ac <ferror@plt+0x313c>
  404990:	mov	x2, x3
  404994:	mov	x1, x7
  404998:	b	404218 <ferror@plt+0x2ba8>
  40499c:	mov	x3, x2
  4049a0:	mov	x7, x1
  4049a4:	mov	x4, x12
  4049a8:	b	40498c <ferror@plt+0x331c>
  4049ac:	mov	x3, x2
  4049b0:	mov	x7, x1
  4049b4:	mov	x4, x12
  4049b8:	mov	x8, x11
  4049bc:	b	40498c <ferror@plt+0x331c>
  4049c0:	mov	x3, x2
  4049c4:	mov	x7, x1
  4049c8:	b	4047ac <ferror@plt+0x313c>
  4049cc:	mov	x3, x2
  4049d0:	mov	x7, x1
  4049d4:	b	4047e4 <ferror@plt+0x3174>
  4049d8:	mov	x3, x0
  4049dc:	mov	x7, x4
  4049e0:	b	4047ac <ferror@plt+0x313c>
  4049e4:	mov	x4, x6
  4049e8:	mov	x2, #0x0                   	// #0
  4049ec:	mov	x1, #0x0                   	// #0
  4049f0:	b	404218 <ferror@plt+0x2ba8>
  4049f4:	mov	x4, x0
  4049f8:	mov	x2, #0x0                   	// #0
  4049fc:	mov	w0, #0x14                  	// #20
  404a00:	b	404424 <ferror@plt+0x2db4>
  404a04:	mov	x2, #0x0                   	// #0
  404a08:	mov	w0, #0x14                  	// #20
  404a0c:	b	404314 <ferror@plt+0x2ca4>
  404a10:	mov	x2, #0x0                   	// #0
  404a14:	b	404218 <ferror@plt+0x2ba8>
  404a18:	mov	x4, x6
  404a1c:	mov	x8, x11
  404a20:	mov	x2, #0x0                   	// #0
  404a24:	mov	x1, #0x0                   	// #0
  404a28:	b	404218 <ferror@plt+0x2ba8>
  404a2c:	cbnz	x8, 40445c <ferror@plt+0x2dec>
  404a30:	adds	x1, x1, #0x8
  404a34:	b	404458 <ferror@plt+0x2de8>
  404a38:	cbz	x8, 40445c <ferror@plt+0x2dec>
  404a3c:	b	404a30 <ferror@plt+0x33c0>
  404a40:	cbz	w5, 404a50 <ferror@plt+0x33e0>
  404a44:	tbnz	w0, #4, 404a4c <ferror@plt+0x33dc>
  404a48:	tbz	w10, #11, 404a50 <ferror@plt+0x33e0>
  404a4c:	orr	w0, w0, #0x8
  404a50:	tbz	x2, #51, 404a68 <ferror@plt+0x33f8>
  404a54:	add	x4, x4, #0x1
  404a58:	mov	x3, #0x7fff                	// #32767
  404a5c:	cmp	x4, x3
  404a60:	b.eq	404ac0 <ferror@plt+0x3450>  // b.none
  404a64:	and	x2, x2, #0xfff7ffffffffffff
  404a68:	mov	x3, #0x7fff                	// #32767
  404a6c:	extr	x1, x2, x1, #3
  404a70:	cmp	x4, x3
  404a74:	lsr	x2, x2, #3
  404a78:	b.ne	404a8c <ferror@plt+0x341c>  // b.any
  404a7c:	orr	x3, x1, x2
  404a80:	orr	x2, x2, #0x800000000000
  404a84:	cmp	x3, #0x0
  404a88:	csel	x2, x2, xzr, ne  // ne = any
  404a8c:	and	x4, x4, #0x7fff
  404a90:	mov	x7, #0x0                   	// #0
  404a94:	bfxil	x7, x2, #0, #48
  404a98:	orr	w8, w4, w8, lsl #15
  404a9c:	fmov	d0, x1
  404aa0:	bfi	x7, x8, #48, #16
  404aa4:	fmov	v0.d[1], x7
  404aa8:	cbz	w0, 404ab8 <ferror@plt+0x3448>
  404aac:	str	q0, [sp, #16]
  404ab0:	bl	4066c8 <ferror@plt+0x5058>
  404ab4:	ldr	q0, [sp, #16]
  404ab8:	ldp	x29, x30, [sp], #32
  404abc:	ret
  404ac0:	ands	x1, x10, #0xc00000
  404ac4:	b.eq	404ae0 <ferror@plt+0x3470>  // b.none
  404ac8:	cmp	x1, #0x400, lsl #12
  404acc:	b.ne	404af0 <ferror@plt+0x3480>  // b.any
  404ad0:	cmp	x8, #0x0
  404ad4:	mov	x2, #0x7ffe                	// #32766
  404ad8:	csetm	x1, ne  // ne = any
  404adc:	csel	x4, x4, x2, eq  // eq = none
  404ae0:	mov	w2, #0x14                  	// #20
  404ae4:	orr	w0, w0, w2
  404ae8:	mov	x2, x1
  404aec:	b	404a68 <ferror@plt+0x33f8>
  404af0:	cmp	x1, #0x800, lsl #12
  404af4:	b.ne	404b0c <ferror@plt+0x349c>  // b.any
  404af8:	cmp	x8, #0x0
  404afc:	mov	x2, #0x7ffe                	// #32766
  404b00:	csetm	x1, eq  // eq = none
  404b04:	csel	x4, x4, x2, ne  // ne = any
  404b08:	b	404ae0 <ferror@plt+0x3470>
  404b0c:	mov	x1, #0xffffffffffffffff    	// #-1
  404b10:	mov	x4, #0x7ffe                	// #32766
  404b14:	b	404ae0 <ferror@plt+0x3470>
  404b18:	cmp	x6, x4
  404b1c:	b.eq	404878 <ferror@plt+0x3208>  // b.none
  404b20:	mov	w0, #0x0                   	// #0
  404b24:	b	404888 <ferror@plt+0x3218>
  404b28:	cbz	x12, 4044e4 <ferror@plt+0x2e74>
  404b2c:	b	4044f4 <ferror@plt+0x2e84>
  404b30:	cmp	x6, x4
  404b34:	b.eq	4044d4 <ferror@plt+0x2e64>  // b.none
  404b38:	mov	w0, #0x0                   	// #0
  404b3c:	b	4044e4 <ferror@plt+0x2e74>
  404b40:	cbnz	x12, 4044f4 <ferror@plt+0x2e84>
  404b44:	mov	x8, #0x0                   	// #0
  404b48:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  404b4c:	mov	x1, #0xfffffffffffffff8    	// #-8
  404b50:	mov	x4, #0x7fff                	// #32767
  404b54:	mov	w0, #0x1                   	// #1
  404b58:	b	404424 <ferror@plt+0x2db4>
  404b5c:	stp	x29, x30, [sp, #-32]!
  404b60:	mov	x29, sp
  404b64:	str	q0, [sp, #16]
  404b68:	ldp	x1, x10, [sp, #16]
  404b6c:	str	q1, [sp, #16]
  404b70:	ldp	x8, x9, [sp, #16]
  404b74:	mrs	x6, fpcr
  404b78:	ubfx	x4, x10, #0, #48
  404b7c:	ubfx	x11, x10, #48, #15
  404b80:	lsr	x10, x10, #63
  404b84:	and	w5, w10, #0xff
  404b88:	cbz	w11, 404bbc <ferror@plt+0x354c>
  404b8c:	mov	w2, #0x7fff                	// #32767
  404b90:	cmp	w11, w2
  404b94:	b.eq	404c1c <ferror@plt+0x35ac>  // b.none
  404b98:	and	x11, x11, #0xffff
  404b9c:	extr	x2, x4, x1, #61
  404ba0:	mov	x12, #0xffffffffffffc001    	// #-16383
  404ba4:	orr	x2, x2, #0x8000000000000
  404ba8:	lsl	x1, x1, #3
  404bac:	add	x11, x11, x12
  404bb0:	mov	x14, #0x0                   	// #0
  404bb4:	mov	w0, #0x0                   	// #0
  404bb8:	b	404c38 <ferror@plt+0x35c8>
  404bbc:	orr	x2, x4, x1
  404bc0:	cbz	x2, 404cb0 <ferror@plt+0x3640>
  404bc4:	clz	x2, x1
  404bc8:	cmp	x4, #0x0
  404bcc:	add	x2, x2, #0x40
  404bd0:	clz	x11, x4
  404bd4:	csel	x0, x2, x11, eq  // eq = none
  404bd8:	sub	x2, x0, #0xf
  404bdc:	cmp	x2, #0x3c
  404be0:	b.gt	404c0c <ferror@plt+0x359c>
  404be4:	add	w7, w2, #0x3
  404be8:	mov	w3, #0x3d                  	// #61
  404bec:	sub	w2, w3, w2
  404bf0:	lsl	x4, x4, x7
  404bf4:	lsr	x2, x1, x2
  404bf8:	orr	x2, x2, x4
  404bfc:	lsl	x1, x1, x7
  404c00:	mov	x11, #0xffffffffffffc011    	// #-16367
  404c04:	sub	x11, x11, x0
  404c08:	b	404bb0 <ferror@plt+0x3540>
  404c0c:	sub	w2, w2, #0x3d
  404c10:	lsl	x2, x1, x2
  404c14:	mov	x1, #0x0                   	// #0
  404c18:	b	404c00 <ferror@plt+0x3590>
  404c1c:	orr	x2, x4, x1
  404c20:	cbz	x2, 404cc0 <ferror@plt+0x3650>
  404c24:	lsr	x0, x4, #47
  404c28:	mov	x2, x4
  404c2c:	eor	w0, w0, #0x1
  404c30:	mov	x11, #0x7fff                	// #32767
  404c34:	mov	x14, #0x3                   	// #3
  404c38:	lsr	x13, x9, #63
  404c3c:	ubfx	x7, x9, #0, #48
  404c40:	ubfx	x4, x9, #48, #15
  404c44:	and	w3, w13, #0xff
  404c48:	cbz	w4, 404cd0 <ferror@plt+0x3660>
  404c4c:	mov	w9, #0x7fff                	// #32767
  404c50:	cmp	w4, w9
  404c54:	b.eq	404d30 <ferror@plt+0x36c0>  // b.none
  404c58:	and	x4, x4, #0xffff
  404c5c:	extr	x7, x7, x8, #61
  404c60:	mov	x9, #0xffffffffffffc001    	// #-16383
  404c64:	orr	x7, x7, #0x8000000000000
  404c68:	lsl	x8, x8, #3
  404c6c:	add	x4, x4, x9
  404c70:	mov	x12, #0x0                   	// #0
  404c74:	eor	w5, w5, w3
  404c78:	orr	x3, x12, x14, lsl #2
  404c7c:	sub	x3, x3, #0x1
  404c80:	and	x5, x5, #0xff
  404c84:	sub	x9, x11, x4
  404c88:	cmp	x3, #0xe
  404c8c:	b.hi	404d74 <ferror@plt+0x3704>  // b.pmore
  404c90:	cmp	w3, #0xe
  404c94:	b.hi	404d74 <ferror@plt+0x3704>  // b.pmore
  404c98:	adrp	x4, 407000 <ferror@plt+0x5990>
  404c9c:	add	x4, x4, #0x6f8
  404ca0:	ldrh	w3, [x4, w3, uxtw #1]
  404ca4:	adr	x4, 404cb0 <ferror@plt+0x3640>
  404ca8:	add	x3, x4, w3, sxth #2
  404cac:	br	x3
  404cb0:	mov	x1, #0x0                   	// #0
  404cb4:	mov	x11, #0x0                   	// #0
  404cb8:	mov	x14, #0x1                   	// #1
  404cbc:	b	404bb4 <ferror@plt+0x3544>
  404cc0:	mov	x1, #0x0                   	// #0
  404cc4:	mov	x11, #0x7fff                	// #32767
  404cc8:	mov	x14, #0x2                   	// #2
  404ccc:	b	404bb4 <ferror@plt+0x3544>
  404cd0:	orr	x4, x7, x8
  404cd4:	cbz	x4, 404d4c <ferror@plt+0x36dc>
  404cd8:	clz	x12, x8
  404cdc:	cmp	x7, #0x0
  404ce0:	add	x12, x12, #0x40
  404ce4:	clz	x9, x7
  404ce8:	csel	x9, x12, x9, eq  // eq = none
  404cec:	sub	x12, x9, #0xf
  404cf0:	cmp	x12, #0x3c
  404cf4:	b.gt	404d20 <ferror@plt+0x36b0>
  404cf8:	add	w16, w12, #0x3
  404cfc:	mov	w15, #0x3d                  	// #61
  404d00:	sub	w12, w15, w12
  404d04:	lsl	x7, x7, x16
  404d08:	lsr	x12, x8, x12
  404d0c:	orr	x7, x12, x7
  404d10:	lsl	x8, x8, x16
  404d14:	mov	x4, #0xffffffffffffc011    	// #-16367
  404d18:	sub	x4, x4, x9
  404d1c:	b	404c70 <ferror@plt+0x3600>
  404d20:	sub	w7, w12, #0x3d
  404d24:	lsl	x7, x8, x7
  404d28:	mov	x8, #0x0                   	// #0
  404d2c:	b	404d14 <ferror@plt+0x36a4>
  404d30:	orr	x4, x7, x8
  404d34:	cbz	x4, 404d60 <ferror@plt+0x36f0>
  404d38:	tst	x7, #0x800000000000
  404d3c:	mov	x4, #0x7fff                	// #32767
  404d40:	csinc	w0, w0, wzr, ne  // ne = any
  404d44:	mov	x12, #0x3                   	// #3
  404d48:	b	404c74 <ferror@plt+0x3604>
  404d4c:	mov	x7, #0x0                   	// #0
  404d50:	mov	x8, #0x0                   	// #0
  404d54:	mov	x4, #0x0                   	// #0
  404d58:	mov	x12, #0x1                   	// #1
  404d5c:	b	404c74 <ferror@plt+0x3604>
  404d60:	mov	x7, #0x0                   	// #0
  404d64:	mov	x8, #0x0                   	// #0
  404d68:	mov	x4, #0x7fff                	// #32767
  404d6c:	mov	x12, #0x2                   	// #2
  404d70:	b	404c74 <ferror@plt+0x3604>
  404d74:	cmp	x7, x2
  404d78:	b.cc	404d84 <ferror@plt+0x3714>  // b.lo, b.ul, b.last
  404d7c:	ccmp	x8, x1, #0x2, eq  // eq = none
  404d80:	b.hi	40501c <ferror@plt+0x39ac>  // b.pmore
  404d84:	lsl	x14, x1, #63
  404d88:	extr	x1, x2, x1, #1
  404d8c:	lsr	x2, x2, #1
  404d90:	extr	x3, x7, x8, #52
  404d94:	ubfx	x7, x7, #20, #32
  404d98:	and	x13, x3, #0xffffffff
  404d9c:	lsl	x8, x8, #12
  404da0:	udiv	x10, x2, x7
  404da4:	msub	x2, x10, x7, x2
  404da8:	mul	x11, x13, x10
  404dac:	extr	x2, x2, x1, #32
  404db0:	cmp	x11, x2
  404db4:	b.ls	405028 <ferror@plt+0x39b8>  // b.plast
  404db8:	sub	x4, x10, #0x1
  404dbc:	adds	x2, x3, x2
  404dc0:	b.cs	404dd4 <ferror@plt+0x3764>  // b.hs, b.nlast
  404dc4:	cmp	x11, x2
  404dc8:	b.ls	404dd4 <ferror@plt+0x3764>  // b.plast
  404dcc:	sub	x4, x10, #0x2
  404dd0:	add	x2, x2, x3
  404dd4:	sub	x2, x2, x11
  404dd8:	and	x1, x1, #0xffffffff
  404ddc:	udiv	x10, x2, x7
  404de0:	msub	x2, x10, x7, x2
  404de4:	mul	x11, x13, x10
  404de8:	orr	x1, x1, x2, lsl #32
  404dec:	cmp	x11, x1
  404df0:	b.ls	405030 <ferror@plt+0x39c0>  // b.plast
  404df4:	sub	x2, x10, #0x1
  404df8:	adds	x1, x3, x1
  404dfc:	b.cs	404e10 <ferror@plt+0x37a0>  // b.hs, b.nlast
  404e00:	cmp	x11, x1
  404e04:	b.ls	404e10 <ferror@plt+0x37a0>  // b.plast
  404e08:	sub	x2, x10, #0x2
  404e0c:	add	x1, x1, x3
  404e10:	orr	x4, x2, x4, lsl #32
  404e14:	and	x15, x8, #0xffffffff
  404e18:	lsr	x10, x8, #32
  404e1c:	sub	x1, x1, x11
  404e20:	lsr	x12, x4, #32
  404e24:	and	x11, x4, #0xffffffff
  404e28:	mul	x16, x12, x15
  404e2c:	mul	x2, x11, x15
  404e30:	madd	x11, x10, x11, x16
  404e34:	mul	x12, x12, x10
  404e38:	add	x11, x11, x2, lsr #32
  404e3c:	cmp	x16, x11
  404e40:	b.ls	404e4c <ferror@plt+0x37dc>  // b.plast
  404e44:	mov	x16, #0x100000000           	// #4294967296
  404e48:	add	x12, x12, x16
  404e4c:	add	x12, x12, x11, lsr #32
  404e50:	and	x2, x2, #0xffffffff
  404e54:	add	x11, x2, x11, lsl #32
  404e58:	cmp	x1, x12
  404e5c:	b.cc	404e68 <ferror@plt+0x37f8>  // b.lo, b.ul, b.last
  404e60:	ccmp	x14, x11, #0x2, eq  // eq = none
  404e64:	b.cs	405038 <ferror@plt+0x39c8>  // b.hs, b.nlast
  404e68:	adds	x16, x14, x8
  404e6c:	sub	x2, x4, #0x1
  404e70:	adc	x1, x1, x3
  404e74:	cset	x17, cs  // cs = hs, nlast
  404e78:	mov	x14, x16
  404e7c:	cmp	x3, x1
  404e80:	b.cc	404e90 <ferror@plt+0x3820>  // b.lo, b.ul, b.last
  404e84:	cmp	x17, #0x0
  404e88:	ccmp	x3, x1, #0x0, eq  // eq = none
  404e8c:	b.ne	404eac <ferror@plt+0x383c>  // b.any
  404e90:	cmp	x12, x1
  404e94:	b.hi	404ea0 <ferror@plt+0x3830>  // b.pmore
  404e98:	ccmp	x11, x16, #0x0, eq  // eq = none
  404e9c:	b.ls	404eac <ferror@plt+0x383c>  // b.plast
  404ea0:	adds	x14, x8, x16
  404ea4:	sub	x2, x4, #0x2
  404ea8:	adc	x1, x1, x3
  404eac:	subs	x16, x14, x11
  404eb0:	cmp	x14, x11
  404eb4:	sbc	x1, x1, x12
  404eb8:	cmp	x3, x1
  404ebc:	b.eq	4050cc <ferror@plt+0x3a5c>  // b.none
  404ec0:	udiv	x12, x1, x7
  404ec4:	msub	x1, x12, x7, x1
  404ec8:	mul	x4, x13, x12
  404ecc:	extr	x1, x1, x16, #32
  404ed0:	cmp	x4, x1
  404ed4:	b.ls	405040 <ferror@plt+0x39d0>  // b.plast
  404ed8:	sub	x11, x12, #0x1
  404edc:	adds	x1, x3, x1
  404ee0:	b.cs	404ef4 <ferror@plt+0x3884>  // b.hs, b.nlast
  404ee4:	cmp	x4, x1
  404ee8:	b.ls	404ef4 <ferror@plt+0x3884>  // b.plast
  404eec:	sub	x11, x12, #0x2
  404ef0:	add	x1, x1, x3
  404ef4:	sub	x1, x1, x4
  404ef8:	and	x16, x16, #0xffffffff
  404efc:	udiv	x12, x1, x7
  404f00:	msub	x4, x12, x7, x1
  404f04:	mul	x13, x13, x12
  404f08:	orr	x4, x16, x4, lsl #32
  404f0c:	cmp	x13, x4
  404f10:	b.ls	405048 <ferror@plt+0x39d8>  // b.plast
  404f14:	sub	x1, x12, #0x1
  404f18:	adds	x4, x3, x4
  404f1c:	b.cs	404f30 <ferror@plt+0x38c0>  // b.hs, b.nlast
  404f20:	cmp	x13, x4
  404f24:	b.ls	404f30 <ferror@plt+0x38c0>  // b.plast
  404f28:	sub	x1, x12, #0x2
  404f2c:	add	x4, x4, x3
  404f30:	orr	x11, x1, x11, lsl #32
  404f34:	sub	x4, x4, x13
  404f38:	and	x12, x11, #0xffffffff
  404f3c:	lsr	x7, x11, #32
  404f40:	mul	x1, x15, x12
  404f44:	mul	x15, x7, x15
  404f48:	mul	x7, x10, x7
  404f4c:	madd	x10, x10, x12, x15
  404f50:	add	x10, x10, x1, lsr #32
  404f54:	cmp	x15, x10
  404f58:	b.ls	404f64 <ferror@plt+0x38f4>  // b.plast
  404f5c:	mov	x12, #0x100000000           	// #4294967296
  404f60:	add	x7, x7, x12
  404f64:	add	x7, x7, x10, lsr #32
  404f68:	and	x1, x1, #0xffffffff
  404f6c:	add	x10, x1, x10, lsl #32
  404f70:	cmp	x4, x7
  404f74:	b.cc	404f84 <ferror@plt+0x3914>  // b.lo, b.ul, b.last
  404f78:	cmp	x10, #0x0
  404f7c:	ccmp	x4, x7, #0x0, ne  // ne = any
  404f80:	b.ne	405050 <ferror@plt+0x39e0>  // b.any
  404f84:	adds	x12, x3, x4
  404f88:	sub	x1, x11, #0x1
  404f8c:	mov	x4, x12
  404f90:	b.cs	404fbc <ferror@plt+0x394c>  // b.hs, b.nlast
  404f94:	cmp	x12, x7
  404f98:	b.cc	404fa4 <ferror@plt+0x3934>  // b.lo, b.ul, b.last
  404f9c:	ccmp	x8, x10, #0x2, eq  // eq = none
  404fa0:	b.cs	404fbc <ferror@plt+0x394c>  // b.hs, b.nlast
  404fa4:	sub	x1, x11, #0x2
  404fa8:	lsl	x11, x8, #1
  404fac:	cmp	x8, x11
  404fb0:	mov	x8, x11
  404fb4:	cinc	x4, x3, hi  // hi = pmore
  404fb8:	add	x4, x12, x4
  404fbc:	cmp	x4, x7
  404fc0:	mov	x3, x1
  404fc4:	ccmp	x8, x10, #0x0, eq  // eq = none
  404fc8:	orr	x1, x1, #0x1
  404fcc:	csel	x1, x1, x3, ne  // ne = any
  404fd0:	mov	x3, #0x3fff                	// #16383
  404fd4:	add	x3, x9, x3
  404fd8:	cmp	x3, #0x0
  404fdc:	b.le	405198 <ferror@plt+0x3b28>
  404fe0:	tst	x1, #0x7
  404fe4:	b.eq	4050e4 <ferror@plt+0x3a74>  // b.none
  404fe8:	and	x4, x6, #0xc00000
  404fec:	orr	w0, w0, #0x10
  404ff0:	cmp	x4, #0x400, lsl #12
  404ff4:	b.eq	4050d4 <ferror@plt+0x3a64>  // b.none
  404ff8:	cmp	x4, #0x800, lsl #12
  404ffc:	b.eq	4050e0 <ferror@plt+0x3a70>  // b.none
  405000:	cbnz	x4, 4050e4 <ferror@plt+0x3a74>
  405004:	and	x4, x1, #0xf
  405008:	cmp	x4, #0x4
  40500c:	b.eq	4050e4 <ferror@plt+0x3a74>  // b.none
  405010:	adds	x1, x1, #0x4
  405014:	cinc	x2, x2, cs  // cs = hs, nlast
  405018:	b	4050e4 <ferror@plt+0x3a74>
  40501c:	sub	x9, x9, #0x1
  405020:	mov	x14, #0x0                   	// #0
  405024:	b	404d90 <ferror@plt+0x3720>
  405028:	mov	x4, x10
  40502c:	b	404dd4 <ferror@plt+0x3764>
  405030:	mov	x2, x10
  405034:	b	404e10 <ferror@plt+0x37a0>
  405038:	mov	x2, x4
  40503c:	b	404eac <ferror@plt+0x383c>
  405040:	mov	x11, x12
  405044:	b	404ef4 <ferror@plt+0x3884>
  405048:	mov	x1, x12
  40504c:	b	404f30 <ferror@plt+0x38c0>
  405050:	mov	x1, x11
  405054:	mov	x8, #0x0                   	// #0
  405058:	b	404fbc <ferror@plt+0x394c>
  40505c:	tbz	x2, #47, 405070 <ferror@plt+0x3a00>
  405060:	tbnz	x7, #47, 405070 <ferror@plt+0x3a00>
  405064:	mov	x2, x7
  405068:	mov	x1, x8
  40506c:	mov	x10, x13
  405070:	orr	x2, x2, #0x800000000000
  405074:	mov	x5, x10
  405078:	mov	x3, #0x7fff                	// #32767
  40507c:	b	405104 <ferror@plt+0x3a94>
  405080:	orr	w0, w0, #0x2
  405084:	mov	x2, #0x0                   	// #0
  405088:	mov	x1, #0x0                   	// #0
  40508c:	b	405078 <ferror@plt+0x3a08>
  405090:	mov	x5, x10
  405094:	mov	x12, x14
  405098:	cmp	x12, #0x1
  40509c:	b.eq	405300 <ferror@plt+0x3c90>  // b.none
  4050a0:	cbz	x12, 404fd0 <ferror@plt+0x3960>
  4050a4:	cmp	x12, #0x2
  4050a8:	b.eq	405084 <ferror@plt+0x3a14>  // b.none
  4050ac:	cmp	x12, #0x3
  4050b0:	b.ne	404fd0 <ferror@plt+0x3960>  // b.any
  4050b4:	mov	x10, x5
  4050b8:	b	405070 <ferror@plt+0x3a00>
  4050bc:	mov	x2, x7
  4050c0:	mov	x1, x8
  4050c4:	mov	x5, x13
  4050c8:	b	405098 <ferror@plt+0x3a28>
  4050cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4050d0:	b	404fd0 <ferror@plt+0x3960>
  4050d4:	cbnz	x5, 4050e4 <ferror@plt+0x3a74>
  4050d8:	adds	x1, x1, #0x8
  4050dc:	b	405014 <ferror@plt+0x39a4>
  4050e0:	cbnz	x5, 4050d8 <ferror@plt+0x3a68>
  4050e4:	tbz	x2, #52, 4050f0 <ferror@plt+0x3a80>
  4050e8:	and	x2, x2, #0xffefffffffffffff
  4050ec:	add	x3, x9, #0x4, lsl #12
  4050f0:	mov	x4, #0x7ffe                	// #32766
  4050f4:	cmp	x3, x4
  4050f8:	b.gt	405138 <ferror@plt+0x3ac8>
  4050fc:	extr	x1, x2, x1, #3
  405100:	lsr	x2, x2, #3
  405104:	and	x3, x3, #0x7fff
  405108:	mov	x7, #0x0                   	// #0
  40510c:	bfxil	x7, x2, #0, #48
  405110:	orr	w3, w3, w5, lsl #15
  405114:	fmov	d0, x1
  405118:	bfi	x7, x3, #48, #16
  40511c:	fmov	v0.d[1], x7
  405120:	cbz	w0, 405130 <ferror@plt+0x3ac0>
  405124:	str	q0, [sp, #16]
  405128:	bl	4066c8 <ferror@plt+0x5058>
  40512c:	ldr	q0, [sp, #16]
  405130:	ldp	x29, x30, [sp], #32
  405134:	ret
  405138:	and	x1, x6, #0xc00000
  40513c:	cmp	x1, #0x400, lsl #12
  405140:	b.eq	405164 <ferror@plt+0x3af4>  // b.none
  405144:	cmp	x1, #0x800, lsl #12
  405148:	b.eq	405178 <ferror@plt+0x3b08>  // b.none
  40514c:	cbnz	x1, 40518c <ferror@plt+0x3b1c>
  405150:	mov	x3, #0x7fff                	// #32767
  405154:	mov	w2, #0x14                  	// #20
  405158:	orr	w0, w0, w2
  40515c:	mov	x2, x1
  405160:	b	405104 <ferror@plt+0x3a94>
  405164:	cmp	x5, #0x0
  405168:	mov	x2, #0x7fff                	// #32767
  40516c:	csetm	x1, ne  // ne = any
  405170:	csel	x3, x2, x4, eq  // eq = none
  405174:	b	405154 <ferror@plt+0x3ae4>
  405178:	cmp	x5, #0x0
  40517c:	mov	x2, #0x7fff                	// #32767
  405180:	csetm	x1, eq  // eq = none
  405184:	csel	x3, x2, x4, ne  // ne = any
  405188:	b	405154 <ferror@plt+0x3ae4>
  40518c:	mov	x3, x4
  405190:	mov	x1, #0xffffffffffffffff    	// #-1
  405194:	b	405154 <ferror@plt+0x3ae4>
  405198:	mov	x4, #0x1                   	// #1
  40519c:	sub	x3, x4, x3
  4051a0:	cmp	x3, #0x74
  4051a4:	b.gt	40528c <ferror@plt+0x3c1c>
  4051a8:	cmp	x3, #0x3f
  4051ac:	b.gt	405214 <ferror@plt+0x3ba4>
  4051b0:	mov	w7, #0x40                  	// #64
  4051b4:	sub	w7, w7, w3
  4051b8:	lsr	x8, x1, x3
  4051bc:	lsl	x1, x1, x7
  4051c0:	cmp	x1, #0x0
  4051c4:	lsl	x4, x2, x7
  4051c8:	cset	x1, ne  // ne = any
  4051cc:	orr	x4, x4, x8
  4051d0:	lsr	x2, x2, x3
  4051d4:	orr	x1, x4, x1
  4051d8:	tst	x1, #0x7
  4051dc:	b.eq	405258 <ferror@plt+0x3be8>  // b.none
  4051e0:	and	x3, x6, #0xc00000
  4051e4:	orr	w0, w0, #0x10
  4051e8:	cmp	x3, #0x400, lsl #12
  4051ec:	b.eq	405248 <ferror@plt+0x3bd8>  // b.none
  4051f0:	cmp	x3, #0x800, lsl #12
  4051f4:	b.eq	405254 <ferror@plt+0x3be4>  // b.none
  4051f8:	cbnz	x3, 405258 <ferror@plt+0x3be8>
  4051fc:	and	x3, x1, #0xf
  405200:	cmp	x3, #0x4
  405204:	b.eq	405258 <ferror@plt+0x3be8>  // b.none
  405208:	adds	x1, x1, #0x4
  40520c:	cinc	x2, x2, cs  // cs = hs, nlast
  405210:	b	405258 <ferror@plt+0x3be8>
  405214:	sub	w4, w3, #0x40
  405218:	mov	w7, #0x80                  	// #128
  40521c:	sub	w7, w7, w3
  405220:	cmp	x3, #0x40
  405224:	lsr	x4, x2, x4
  405228:	lsl	x2, x2, x7
  40522c:	csel	x2, x2, xzr, ne  // ne = any
  405230:	orr	x1, x2, x1
  405234:	mov	x2, #0x0                   	// #0
  405238:	cmp	x1, #0x0
  40523c:	cset	x1, ne  // ne = any
  405240:	orr	x1, x4, x1
  405244:	b	4051d8 <ferror@plt+0x3b68>
  405248:	cbnz	x5, 405258 <ferror@plt+0x3be8>
  40524c:	adds	x1, x1, #0x8
  405250:	b	40520c <ferror@plt+0x3b9c>
  405254:	cbnz	x5, 40524c <ferror@plt+0x3bdc>
  405258:	tbz	x2, #51, 405274 <ferror@plt+0x3c04>
  40525c:	orr	w0, w0, #0x10
  405260:	mov	x2, #0x0                   	// #0
  405264:	mov	x1, #0x0                   	// #0
  405268:	mov	x3, #0x1                   	// #1
  40526c:	orr	w0, w0, #0x8
  405270:	b	405104 <ferror@plt+0x3a94>
  405274:	mov	x3, #0x0                   	// #0
  405278:	extr	x1, x2, x1, #3
  40527c:	lsr	x2, x2, #3
  405280:	tbnz	w0, #4, 40526c <ferror@plt+0x3bfc>
  405284:	tbz	w6, #11, 405104 <ferror@plt+0x3a94>
  405288:	b	40526c <ferror@plt+0x3bfc>
  40528c:	orr	x1, x1, x2
  405290:	cbz	x1, 4052bc <ferror@plt+0x3c4c>
  405294:	and	x6, x6, #0xc00000
  405298:	orr	w0, w0, #0x10
  40529c:	cmp	x6, #0x400, lsl #12
  4052a0:	b.eq	4052cc <ferror@plt+0x3c5c>  // b.none
  4052a4:	cmp	x6, #0x800, lsl #12
  4052a8:	b.eq	4052dc <ferror@plt+0x3c6c>  // b.none
  4052ac:	cmp	x6, #0x0
  4052b0:	mov	x1, #0x5                   	// #5
  4052b4:	csel	x4, x4, x1, ne  // ne = any
  4052b8:	lsr	x1, x4, #3
  4052bc:	orr	w0, w0, #0x8
  4052c0:	mov	x2, #0x0                   	// #0
  4052c4:	mov	x3, #0x0                   	// #0
  4052c8:	b	405104 <ferror@plt+0x3a94>
  4052cc:	cmp	x5, #0x0
  4052d0:	mov	x1, #0x9                   	// #9
  4052d4:	csel	x4, x1, x4, eq  // eq = none
  4052d8:	b	4052b8 <ferror@plt+0x3c48>
  4052dc:	cmp	x5, #0x0
  4052e0:	mov	x1, #0x9                   	// #9
  4052e4:	csel	x4, x1, x4, ne  // ne = any
  4052e8:	b	4052b8 <ferror@plt+0x3c48>
  4052ec:	mov	x2, #0xffffffffffff        	// #281474976710655
  4052f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4052f4:	mov	w0, #0x1                   	// #1
  4052f8:	mov	x10, #0x0                   	// #0
  4052fc:	b	405070 <ferror@plt+0x3a00>
  405300:	mov	x2, #0x0                   	// #0
  405304:	mov	x1, #0x0                   	// #0
  405308:	b	4052c4 <ferror@plt+0x3c54>
  40530c:	stp	x29, x30, [sp, #-32]!
  405310:	mov	x29, sp
  405314:	str	q0, [sp, #16]
  405318:	ldp	x8, x4, [sp, #16]
  40531c:	str	q1, [sp, #16]
  405320:	ldp	x1, x9, [sp, #16]
  405324:	mrs	x6, fpcr
  405328:	ubfx	x11, x4, #0, #48
  40532c:	ubfx	x10, x4, #48, #15
  405330:	lsr	x4, x4, #63
  405334:	and	w5, w4, #0xff
  405338:	cbz	w10, 40536c <ferror@plt+0x3cfc>
  40533c:	mov	w2, #0x7fff                	// #32767
  405340:	cmp	w10, w2
  405344:	b.eq	4053cc <ferror@plt+0x3d5c>  // b.none
  405348:	and	x10, x10, #0xffff
  40534c:	extr	x11, x11, x8, #61
  405350:	mov	x12, #0xffffffffffffc001    	// #-16383
  405354:	orr	x11, x11, #0x8000000000000
  405358:	lsl	x2, x8, #3
  40535c:	add	x10, x10, x12
  405360:	mov	x15, #0x0                   	// #0
  405364:	mov	w0, #0x0                   	// #0
  405368:	b	4053ec <ferror@plt+0x3d7c>
  40536c:	orr	x2, x11, x8
  405370:	cbz	x2, 40546c <ferror@plt+0x3dfc>
  405374:	clz	x2, x8
  405378:	cmp	x11, #0x0
  40537c:	clz	x0, x11
  405380:	add	x2, x2, #0x40
  405384:	csel	x0, x2, x0, eq  // eq = none
  405388:	sub	x7, x0, #0xf
  40538c:	cmp	x7, #0x3c
  405390:	b.gt	4053bc <ferror@plt+0x3d4c>
  405394:	add	w2, w7, #0x3
  405398:	mov	w10, #0x3d                  	// #61
  40539c:	sub	w7, w10, w7
  4053a0:	lsl	x11, x11, x2
  4053a4:	lsr	x7, x8, x7
  4053a8:	orr	x11, x7, x11
  4053ac:	lsl	x2, x8, x2
  4053b0:	mov	x10, #0xffffffffffffc011    	// #-16367
  4053b4:	sub	x10, x10, x0
  4053b8:	b	405360 <ferror@plt+0x3cf0>
  4053bc:	sub	w11, w7, #0x3d
  4053c0:	mov	x2, #0x0                   	// #0
  4053c4:	lsl	x11, x8, x11
  4053c8:	b	4053b0 <ferror@plt+0x3d40>
  4053cc:	orr	x2, x11, x8
  4053d0:	cbz	x2, 40547c <ferror@plt+0x3e0c>
  4053d4:	lsr	x0, x11, #47
  4053d8:	mov	x2, x8
  4053dc:	eor	x0, x0, #0x1
  4053e0:	mov	x10, #0x7fff                	// #32767
  4053e4:	and	w0, w0, #0x1
  4053e8:	mov	x15, #0x3                   	// #3
  4053ec:	lsr	x8, x9, #63
  4053f0:	ubfx	x12, x9, #0, #48
  4053f4:	ubfx	x7, x9, #48, #15
  4053f8:	and	w3, w8, #0xff
  4053fc:	mov	x16, x8
  405400:	cbz	w7, 40548c <ferror@plt+0x3e1c>
  405404:	mov	w8, #0x7fff                	// #32767
  405408:	cmp	w7, w8
  40540c:	b.eq	4054ec <ferror@plt+0x3e7c>  // b.none
  405410:	and	x7, x7, #0xffff
  405414:	extr	x12, x12, x1, #61
  405418:	mov	x8, #0xffffffffffffc001    	// #-16383
  40541c:	orr	x12, x12, #0x8000000000000
  405420:	lsl	x1, x1, #3
  405424:	add	x7, x7, x8
  405428:	mov	x8, #0x0                   	// #0
  40542c:	eor	w5, w5, w3
  405430:	orr	x3, x8, x15, lsl #2
  405434:	add	x10, x7, x10
  405438:	sub	x3, x3, #0x1
  40543c:	and	x5, x5, #0xff
  405440:	add	x9, x10, #0x1
  405444:	cmp	x3, #0xe
  405448:	b.hi	405560 <ferror@plt+0x3ef0>  // b.pmore
  40544c:	cmp	w3, #0xe
  405450:	b.hi	405560 <ferror@plt+0x3ef0>  // b.pmore
  405454:	adrp	x7, 407000 <ferror@plt+0x5990>
  405458:	add	x7, x7, #0x718
  40545c:	ldrh	w3, [x7, w3, uxtw #1]
  405460:	adr	x7, 40546c <ferror@plt+0x3dfc>
  405464:	add	x3, x7, w3, sxth #2
  405468:	br	x3
  40546c:	mov	x11, #0x0                   	// #0
  405470:	mov	x10, #0x0                   	// #0
  405474:	mov	x15, #0x1                   	// #1
  405478:	b	405364 <ferror@plt+0x3cf4>
  40547c:	mov	x11, #0x0                   	// #0
  405480:	mov	x10, #0x7fff                	// #32767
  405484:	mov	x15, #0x2                   	// #2
  405488:	b	405364 <ferror@plt+0x3cf4>
  40548c:	orr	x7, x12, x1
  405490:	cbz	x7, 405508 <ferror@plt+0x3e98>
  405494:	clz	x13, x1
  405498:	cmp	x12, #0x0
  40549c:	add	x13, x13, #0x40
  4054a0:	clz	x7, x12
  4054a4:	csel	x9, x13, x7, eq  // eq = none
  4054a8:	sub	x13, x9, #0xf
  4054ac:	cmp	x13, #0x3c
  4054b0:	b.gt	4054dc <ferror@plt+0x3e6c>
  4054b4:	add	w7, w13, #0x3
  4054b8:	mov	w14, #0x3d                  	// #61
  4054bc:	sub	w13, w14, w13
  4054c0:	lsl	x12, x12, x7
  4054c4:	lsr	x13, x1, x13
  4054c8:	orr	x12, x13, x12
  4054cc:	lsl	x1, x1, x7
  4054d0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4054d4:	sub	x7, x7, x9
  4054d8:	b	405428 <ferror@plt+0x3db8>
  4054dc:	sub	w12, w13, #0x3d
  4054e0:	lsl	x12, x1, x12
  4054e4:	mov	x1, #0x0                   	// #0
  4054e8:	b	4054d0 <ferror@plt+0x3e60>
  4054ec:	orr	x7, x12, x1
  4054f0:	cbz	x7, 40551c <ferror@plt+0x3eac>
  4054f4:	tst	x12, #0x800000000000
  4054f8:	mov	x7, #0x7fff                	// #32767
  4054fc:	csinc	w0, w0, wzr, ne  // ne = any
  405500:	mov	x8, #0x3                   	// #3
  405504:	b	40542c <ferror@plt+0x3dbc>
  405508:	mov	x12, #0x0                   	// #0
  40550c:	mov	x1, #0x0                   	// #0
  405510:	mov	x7, #0x0                   	// #0
  405514:	mov	x8, #0x1                   	// #1
  405518:	b	40542c <ferror@plt+0x3dbc>
  40551c:	mov	x12, #0x0                   	// #0
  405520:	mov	x1, #0x0                   	// #0
  405524:	mov	x7, #0x7fff                	// #32767
  405528:	mov	x8, #0x2                   	// #2
  40552c:	b	40542c <ferror@plt+0x3dbc>
  405530:	mov	x12, x11
  405534:	mov	x1, x2
  405538:	mov	x8, x15
  40553c:	cmp	x8, #0x2
  405540:	b.eq	40598c <ferror@plt+0x431c>  // b.none
  405544:	cmp	x8, #0x3
  405548:	b.eq	40597c <ferror@plt+0x430c>  // b.none
  40554c:	cmp	x8, #0x1
  405550:	b.ne	4056c0 <ferror@plt+0x4050>  // b.any
  405554:	mov	x1, #0x0                   	// #0
  405558:	mov	x2, #0x0                   	// #0
  40555c:	b	405940 <ferror@plt+0x42d0>
  405560:	lsr	x14, x2, #32
  405564:	and	x15, x1, #0xffffffff
  405568:	lsr	x4, x1, #32
  40556c:	and	x2, x2, #0xffffffff
  405570:	mul	x1, x14, x15
  405574:	mul	x3, x15, x2
  405578:	madd	x13, x4, x2, x1
  40557c:	mul	x17, x14, x4
  405580:	add	x13, x13, x3, lsr #32
  405584:	cmp	x1, x13
  405588:	b.ls	405594 <ferror@plt+0x3f24>  // b.plast
  40558c:	mov	x1, #0x100000000           	// #4294967296
  405590:	add	x17, x17, x1
  405594:	and	x3, x3, #0xffffffff
  405598:	and	x1, x12, #0xffffffff
  40559c:	lsr	x7, x13, #32
  4055a0:	add	x13, x3, x13, lsl #32
  4055a4:	lsr	x3, x12, #32
  4055a8:	mul	x12, x14, x1
  4055ac:	mul	x18, x2, x1
  4055b0:	madd	x2, x3, x2, x12
  4055b4:	mul	x14, x14, x3
  4055b8:	add	x8, x2, x18, lsr #32
  4055bc:	cmp	x12, x8
  4055c0:	b.ls	4055cc <ferror@plt+0x3f5c>  // b.plast
  4055c4:	mov	x2, #0x100000000           	// #4294967296
  4055c8:	add	x14, x14, x2
  4055cc:	lsr	x16, x11, #32
  4055d0:	and	x11, x11, #0xffffffff
  4055d4:	and	x18, x18, #0xffffffff
  4055d8:	add	x14, x14, x8, lsr #32
  4055dc:	add	x18, x18, x8, lsl #32
  4055e0:	mul	x8, x15, x11
  4055e4:	add	x7, x7, x18
  4055e8:	mul	x15, x16, x15
  4055ec:	mul	x2, x4, x16
  4055f0:	madd	x4, x4, x11, x15
  4055f4:	add	x4, x4, x8, lsr #32
  4055f8:	cmp	x15, x4
  4055fc:	b.ls	405608 <ferror@plt+0x3f98>  // b.plast
  405600:	mov	x12, #0x100000000           	// #4294967296
  405604:	add	x2, x2, x12
  405608:	mul	x12, x16, x1
  40560c:	and	x8, x8, #0xffffffff
  405610:	mul	x16, x3, x16
  405614:	add	x15, x2, x4, lsr #32
  405618:	madd	x3, x3, x11, x12
  40561c:	add	x8, x8, x4, lsl #32
  405620:	mul	x4, x11, x1
  405624:	add	x3, x3, x4, lsr #32
  405628:	cmp	x12, x3
  40562c:	b.ls	405638 <ferror@plt+0x3fc8>  // b.plast
  405630:	mov	x1, #0x100000000           	// #4294967296
  405634:	add	x16, x16, x1
  405638:	and	x2, x4, #0xffffffff
  40563c:	add	x7, x17, x7
  405640:	add	x2, x2, x3, lsl #32
  405644:	lsr	x3, x3, #32
  405648:	adds	x2, x2, x14
  40564c:	cset	x4, cs  // cs = hs, nlast
  405650:	cmp	x7, x18
  405654:	cset	x1, cc  // cc = lo, ul, last
  405658:	adds	x2, x2, x1
  40565c:	cset	x1, cs  // cs = hs, nlast
  405660:	cmp	x4, #0x0
  405664:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  405668:	cinc	x3, x3, ne  // ne = any
  40566c:	adds	x7, x7, x8
  405670:	cset	x1, cs  // cs = hs, nlast
  405674:	adds	x2, x2, x15
  405678:	cset	x4, cs  // cs = hs, nlast
  40567c:	adds	x2, x2, x1
  405680:	cset	x1, cs  // cs = hs, nlast
  405684:	cmp	x4, #0x0
  405688:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40568c:	orr	x13, x13, x7, lsl #13
  405690:	cinc	x1, x16, ne  // ne = any
  405694:	cmp	x13, #0x0
  405698:	add	x3, x1, x3
  40569c:	cset	x1, ne  // ne = any
  4056a0:	orr	x7, x1, x7, lsr #51
  4056a4:	orr	x1, x7, x2, lsl #13
  4056a8:	extr	x12, x3, x2, #51
  4056ac:	tbz	x3, #39, 405748 <ferror@plt+0x40d8>
  4056b0:	and	x2, x1, #0x1
  4056b4:	orr	x1, x2, x1, lsr #1
  4056b8:	orr	x1, x1, x12, lsl #63
  4056bc:	lsr	x12, x12, #1
  4056c0:	mov	x2, #0x3fff                	// #16383
  4056c4:	add	x3, x9, x2
  4056c8:	cmp	x3, #0x0
  4056cc:	b.le	405814 <ferror@plt+0x41a4>
  4056d0:	tst	x1, #0x7
  4056d4:	b.eq	405760 <ferror@plt+0x40f0>  // b.none
  4056d8:	and	x2, x6, #0xc00000
  4056dc:	orr	w0, w0, #0x10
  4056e0:	cmp	x2, #0x400, lsl #12
  4056e4:	b.eq	405750 <ferror@plt+0x40e0>  // b.none
  4056e8:	cmp	x2, #0x800, lsl #12
  4056ec:	b.eq	40575c <ferror@plt+0x40ec>  // b.none
  4056f0:	cbnz	x2, 405760 <ferror@plt+0x40f0>
  4056f4:	and	x2, x1, #0xf
  4056f8:	cmp	x2, #0x4
  4056fc:	b.eq	405760 <ferror@plt+0x40f0>  // b.none
  405700:	adds	x1, x1, #0x4
  405704:	cinc	x12, x12, cs  // cs = hs, nlast
  405708:	b	405760 <ferror@plt+0x40f0>
  40570c:	tbz	x11, #47, 405720 <ferror@plt+0x40b0>
  405710:	tbnz	x12, #47, 405720 <ferror@plt+0x40b0>
  405714:	mov	x11, x12
  405718:	mov	x2, x1
  40571c:	mov	x4, x16
  405720:	orr	x1, x11, #0x800000000000
  405724:	mov	x5, x4
  405728:	mov	x3, #0x7fff                	// #32767
  40572c:	b	405780 <ferror@plt+0x4110>
  405730:	mov	x12, x11
  405734:	mov	x1, x2
  405738:	mov	x5, x4
  40573c:	b	405538 <ferror@plt+0x3ec8>
  405740:	mov	x5, x16
  405744:	b	40553c <ferror@plt+0x3ecc>
  405748:	mov	x9, x10
  40574c:	b	4056c0 <ferror@plt+0x4050>
  405750:	cbnz	x5, 405760 <ferror@plt+0x40f0>
  405754:	adds	x1, x1, #0x8
  405758:	b	405704 <ferror@plt+0x4094>
  40575c:	cbnz	x5, 405754 <ferror@plt+0x40e4>
  405760:	tbz	x12, #52, 40576c <ferror@plt+0x40fc>
  405764:	and	x12, x12, #0xffefffffffffffff
  405768:	add	x3, x9, #0x4, lsl #12
  40576c:	mov	x4, #0x7ffe                	// #32766
  405770:	cmp	x3, x4
  405774:	b.gt	4057b4 <ferror@plt+0x4144>
  405778:	extr	x2, x12, x1, #3
  40577c:	lsr	x1, x12, #3
  405780:	and	x3, x3, #0x7fff
  405784:	mov	x7, #0x0                   	// #0
  405788:	bfxil	x7, x1, #0, #48
  40578c:	orr	w3, w3, w5, lsl #15
  405790:	fmov	d0, x2
  405794:	bfi	x7, x3, #48, #16
  405798:	fmov	v0.d[1], x7
  40579c:	cbz	w0, 4057ac <ferror@plt+0x413c>
  4057a0:	str	q0, [sp, #16]
  4057a4:	bl	4066c8 <ferror@plt+0x5058>
  4057a8:	ldr	q0, [sp, #16]
  4057ac:	ldp	x29, x30, [sp], #32
  4057b0:	ret
  4057b4:	and	x2, x6, #0xc00000
  4057b8:	cmp	x2, #0x400, lsl #12
  4057bc:	b.eq	4057e0 <ferror@plt+0x4170>  // b.none
  4057c0:	cmp	x2, #0x800, lsl #12
  4057c4:	b.eq	4057f4 <ferror@plt+0x4184>  // b.none
  4057c8:	cbnz	x2, 405808 <ferror@plt+0x4198>
  4057cc:	mov	x3, #0x7fff                	// #32767
  4057d0:	mov	w1, #0x14                  	// #20
  4057d4:	orr	w0, w0, w1
  4057d8:	mov	x1, x2
  4057dc:	b	405780 <ferror@plt+0x4110>
  4057e0:	cmp	x5, #0x0
  4057e4:	mov	x3, #0x7fff                	// #32767
  4057e8:	csetm	x2, ne  // ne = any
  4057ec:	csel	x3, x3, x4, eq  // eq = none
  4057f0:	b	4057d0 <ferror@plt+0x4160>
  4057f4:	cmp	x5, #0x0
  4057f8:	mov	x3, #0x7fff                	// #32767
  4057fc:	csetm	x2, eq  // eq = none
  405800:	csel	x3, x3, x4, ne  // ne = any
  405804:	b	4057d0 <ferror@plt+0x4160>
  405808:	mov	x3, x4
  40580c:	mov	x2, #0xffffffffffffffff    	// #-1
  405810:	b	4057d0 <ferror@plt+0x4160>
  405814:	mov	x4, #0x1                   	// #1
  405818:	sub	x3, x4, x3
  40581c:	cmp	x3, #0x74
  405820:	b.gt	405908 <ferror@plt+0x4298>
  405824:	cmp	x3, #0x3f
  405828:	b.gt	405890 <ferror@plt+0x4220>
  40582c:	mov	w4, #0x40                  	// #64
  405830:	sub	w4, w4, w3
  405834:	lsr	x7, x1, x3
  405838:	lsl	x1, x1, x4
  40583c:	cmp	x1, #0x0
  405840:	cset	x1, ne  // ne = any
  405844:	lsl	x2, x12, x4
  405848:	orr	x2, x2, x7
  40584c:	orr	x2, x2, x1
  405850:	lsr	x1, x12, x3
  405854:	tst	x2, #0x7
  405858:	b.eq	4058d4 <ferror@plt+0x4264>  // b.none
  40585c:	and	x3, x6, #0xc00000
  405860:	orr	w0, w0, #0x10
  405864:	cmp	x3, #0x400, lsl #12
  405868:	b.eq	4058c4 <ferror@plt+0x4254>  // b.none
  40586c:	cmp	x3, #0x800, lsl #12
  405870:	b.eq	4058d0 <ferror@plt+0x4260>  // b.none
  405874:	cbnz	x3, 4058d4 <ferror@plt+0x4264>
  405878:	and	x3, x2, #0xf
  40587c:	cmp	x3, #0x4
  405880:	b.eq	4058d4 <ferror@plt+0x4264>  // b.none
  405884:	adds	x2, x2, #0x4
  405888:	cinc	x1, x1, cs  // cs = hs, nlast
  40588c:	b	4058d4 <ferror@plt+0x4264>
  405890:	sub	w2, w3, #0x40
  405894:	mov	w4, #0x80                  	// #128
  405898:	sub	w4, w4, w3
  40589c:	cmp	x3, #0x40
  4058a0:	lsr	x2, x12, x2
  4058a4:	lsl	x12, x12, x4
  4058a8:	csel	x12, x12, xzr, ne  // ne = any
  4058ac:	orr	x1, x12, x1
  4058b0:	cmp	x1, #0x0
  4058b4:	cset	x1, ne  // ne = any
  4058b8:	orr	x2, x2, x1
  4058bc:	mov	x1, #0x0                   	// #0
  4058c0:	b	405854 <ferror@plt+0x41e4>
  4058c4:	cbnz	x5, 4058d4 <ferror@plt+0x4264>
  4058c8:	adds	x2, x2, #0x8
  4058cc:	b	405888 <ferror@plt+0x4218>
  4058d0:	cbnz	x5, 4058c8 <ferror@plt+0x4258>
  4058d4:	tbz	x1, #51, 4058f0 <ferror@plt+0x4280>
  4058d8:	orr	w0, w0, #0x10
  4058dc:	mov	x1, #0x0                   	// #0
  4058e0:	mov	x2, #0x0                   	// #0
  4058e4:	mov	x3, #0x1                   	// #1
  4058e8:	orr	w0, w0, #0x8
  4058ec:	b	405780 <ferror@plt+0x4110>
  4058f0:	mov	x3, #0x0                   	// #0
  4058f4:	extr	x2, x1, x2, #3
  4058f8:	lsr	x1, x1, #3
  4058fc:	tbnz	w0, #4, 4058e8 <ferror@plt+0x4278>
  405900:	tbz	w6, #11, 405780 <ferror@plt+0x4110>
  405904:	b	4058e8 <ferror@plt+0x4278>
  405908:	orr	x2, x1, x12
  40590c:	cbz	x2, 405938 <ferror@plt+0x42c8>
  405910:	and	x6, x6, #0xc00000
  405914:	orr	w0, w0, #0x10
  405918:	cmp	x6, #0x400, lsl #12
  40591c:	b.eq	405948 <ferror@plt+0x42d8>  // b.none
  405920:	cmp	x6, #0x800, lsl #12
  405924:	b.eq	405958 <ferror@plt+0x42e8>  // b.none
  405928:	cmp	x6, #0x0
  40592c:	mov	x2, #0x5                   	// #5
  405930:	csel	x4, x4, x2, ne  // ne = any
  405934:	lsr	x2, x4, #3
  405938:	orr	w0, w0, #0x8
  40593c:	mov	x1, #0x0                   	// #0
  405940:	mov	x3, #0x0                   	// #0
  405944:	b	405780 <ferror@plt+0x4110>
  405948:	cmp	x5, #0x0
  40594c:	mov	x2, #0x9                   	// #9
  405950:	csel	x4, x2, x4, eq  // eq = none
  405954:	b	405934 <ferror@plt+0x42c4>
  405958:	cmp	x5, #0x0
  40595c:	mov	x2, #0x9                   	// #9
  405960:	csel	x4, x2, x4, ne  // ne = any
  405964:	b	405934 <ferror@plt+0x42c4>
  405968:	mov	x11, #0xffffffffffff        	// #281474976710655
  40596c:	mov	x2, #0xffffffffffffffff    	// #-1
  405970:	mov	w0, #0x1                   	// #1
  405974:	mov	x4, #0x0                   	// #0
  405978:	b	405720 <ferror@plt+0x40b0>
  40597c:	mov	x11, x12
  405980:	mov	x2, x1
  405984:	mov	x4, x5
  405988:	b	405720 <ferror@plt+0x40b0>
  40598c:	mov	x1, #0x0                   	// #0
  405990:	mov	x2, #0x0                   	// #0
  405994:	b	405728 <ferror@plt+0x40b8>
  405998:	stp	x29, x30, [sp, #-32]!
  40599c:	mov	x29, sp
  4059a0:	str	q0, [sp, #16]
  4059a4:	ldp	x7, x3, [sp, #16]
  4059a8:	str	q1, [sp, #16]
  4059ac:	ldp	x1, x0, [sp, #16]
  4059b0:	mrs	x8, fpcr
  4059b4:	ubfx	x4, x0, #48, #15
  4059b8:	ubfx	x12, x3, #48, #15
  4059bc:	lsr	x6, x0, #63
  4059c0:	lsr	x5, x3, #63
  4059c4:	ubfiz	x0, x0, #3, #48
  4059c8:	ubfiz	x3, x3, #3, #48
  4059cc:	orr	x2, x0, x1, lsr #61
  4059d0:	mov	x14, x1
  4059d4:	mov	x0, #0x7fff                	// #32767
  4059d8:	mov	x10, x12
  4059dc:	orr	x3, x3, x7, lsr #61
  4059e0:	lsl	x9, x7, #3
  4059e4:	mov	x11, x4
  4059e8:	and	w6, w6, #0xff
  4059ec:	lsl	x1, x1, #3
  4059f0:	cmp	x4, x0
  4059f4:	b.ne	405a40 <ferror@plt+0x43d0>  // b.any
  4059f8:	orr	x0, x2, x1
  4059fc:	cbz	x0, 405a40 <ferror@plt+0x43d0>
  405a00:	and	x6, x6, #0xff
  405a04:	sub	w4, w12, w4
  405a08:	cmp	x6, x5
  405a0c:	b.ne	405e10 <ferror@plt+0x47a0>  // b.any
  405a10:	cmp	w4, #0x0
  405a14:	b.le	405b4c <ferror@plt+0x44dc>
  405a18:	mov	x0, #0x7fff                	// #32767
  405a1c:	cbnz	x11, 405ab4 <ferror@plt+0x4444>
  405a20:	orr	x6, x2, x1
  405a24:	cbnz	x6, 405a48 <ferror@plt+0x43d8>
  405a28:	cmp	x10, x0
  405a2c:	b.eq	405a94 <ferror@plt+0x4424>  // b.none
  405a30:	cbz	x10, 40601c <ferror@plt+0x49ac>
  405a34:	mov	x2, x3
  405a38:	mov	x1, x9
  405a3c:	b	405a84 <ferror@plt+0x4414>
  405a40:	eor	w6, w6, #0x1
  405a44:	b	405a00 <ferror@plt+0x4390>
  405a48:	subs	w4, w4, #0x1
  405a4c:	b.ne	405a8c <ferror@plt+0x441c>  // b.any
  405a50:	adds	x0, x9, x1
  405a54:	mov	x9, x0
  405a58:	adc	x3, x3, x2
  405a5c:	tbz	x3, #51, 405a30 <ferror@plt+0x43c0>
  405a60:	add	x10, x10, #0x1
  405a64:	mov	x0, #0x7fff                	// #32767
  405a68:	cmp	x10, x0
  405a6c:	b.eq	405dd4 <ferror@plt+0x4764>  // b.none
  405a70:	and	x2, x3, #0xfff7ffffffffffff
  405a74:	and	x0, x9, #0x1
  405a78:	orr	x0, x0, x9, lsr #1
  405a7c:	orr	x1, x0, x3, lsl #63
  405a80:	lsr	x2, x2, #1
  405a84:	mov	w0, #0x0                   	// #0
  405a88:	b	405b80 <ferror@plt+0x4510>
  405a8c:	cmp	x10, x0
  405a90:	b.ne	405ac0 <ferror@plt+0x4450>  // b.any
  405a94:	orr	x1, x3, x9
  405a98:	cbz	x1, 406274 <ferror@plt+0x4c04>
  405a9c:	lsr	x0, x3, #50
  405aa0:	mov	x2, x3
  405aa4:	eor	x0, x0, #0x1
  405aa8:	mov	x1, x9
  405aac:	and	w0, w0, #0x1
  405ab0:	b	405b80 <ferror@plt+0x4510>
  405ab4:	cmp	x10, x0
  405ab8:	b.eq	405a94 <ferror@plt+0x4424>  // b.none
  405abc:	orr	x2, x2, #0x8000000000000
  405ac0:	cmp	w4, #0x74
  405ac4:	b.gt	405b3c <ferror@plt+0x44cc>
  405ac8:	cmp	w4, #0x3f
  405acc:	b.gt	405b08 <ferror@plt+0x4498>
  405ad0:	mov	w0, #0x40                  	// #64
  405ad4:	sub	w0, w0, w4
  405ad8:	lsr	x6, x1, x4
  405adc:	lsl	x1, x1, x0
  405ae0:	cmp	x1, #0x0
  405ae4:	lsl	x7, x2, x0
  405ae8:	orr	x7, x7, x6
  405aec:	cset	x6, ne  // ne = any
  405af0:	lsr	x2, x2, x4
  405af4:	orr	x6, x7, x6
  405af8:	adds	x0, x6, x9
  405afc:	mov	x9, x0
  405b00:	adc	x3, x2, x3
  405b04:	b	405a5c <ferror@plt+0x43ec>
  405b08:	sub	w7, w4, #0x40
  405b0c:	mov	w0, #0x80                  	// #128
  405b10:	sub	w0, w0, w4
  405b14:	cmp	w4, #0x40
  405b18:	lsr	x7, x2, x7
  405b1c:	lsl	x2, x2, x0
  405b20:	csel	x2, x2, xzr, ne  // ne = any
  405b24:	orr	x1, x2, x1
  405b28:	cmp	x1, #0x0
  405b2c:	cset	x6, ne  // ne = any
  405b30:	orr	x6, x7, x6
  405b34:	mov	x2, #0x0                   	// #0
  405b38:	b	405af8 <ferror@plt+0x4488>
  405b3c:	orr	x1, x2, x1
  405b40:	cmp	x1, #0x0
  405b44:	cset	x6, ne  // ne = any
  405b48:	b	405b34 <ferror@plt+0x44c4>
  405b4c:	b.eq	405c50 <ferror@plt+0x45e0>  // b.none
  405b50:	mov	x0, #0x7fff                	// #32767
  405b54:	cbnz	x10, 405bf8 <ferror@plt+0x4588>
  405b58:	orr	x6, x3, x9
  405b5c:	cbnz	x6, 405b88 <ferror@plt+0x4518>
  405b60:	cmp	x11, x0
  405b64:	b.ne	406200 <ferror@plt+0x4b90>  // b.any
  405b68:	orr	x0, x2, x1
  405b6c:	cbz	x0, 406248 <ferror@plt+0x4bd8>
  405b70:	lsr	x0, x2, #50
  405b74:	mov	x10, x11
  405b78:	eor	x0, x0, #0x1
  405b7c:	and	w0, w0, #0x1
  405b80:	mov	w4, #0x0                   	// #0
  405b84:	b	405c94 <ferror@plt+0x4624>
  405b88:	cmn	w4, #0x1
  405b8c:	b.ne	405ba4 <ferror@plt+0x4534>  // b.any
  405b90:	adds	x0, x9, x1
  405b94:	mov	x9, x0
  405b98:	adc	x3, x3, x2
  405b9c:	mov	x10, x11
  405ba0:	b	405a5c <ferror@plt+0x43ec>
  405ba4:	cmp	x11, x0
  405ba8:	b.eq	405b68 <ferror@plt+0x44f8>  // b.none
  405bac:	mvn	w4, w4
  405bb0:	cmp	w4, #0x74
  405bb4:	b.gt	405c40 <ferror@plt+0x45d0>
  405bb8:	cmp	w4, #0x3f
  405bbc:	b.gt	405c0c <ferror@plt+0x459c>
  405bc0:	mov	w0, #0x40                  	// #64
  405bc4:	sub	w0, w0, w4
  405bc8:	lsr	x7, x9, x4
  405bcc:	lsl	x6, x3, x0
  405bd0:	orr	x6, x6, x7
  405bd4:	lsl	x0, x9, x0
  405bd8:	cmp	x0, #0x0
  405bdc:	cset	x0, ne  // ne = any
  405be0:	lsr	x4, x3, x4
  405be4:	orr	x0, x6, x0
  405be8:	adds	x3, x0, x1
  405bec:	mov	x9, x3
  405bf0:	adc	x3, x4, x2
  405bf4:	b	405b9c <ferror@plt+0x452c>
  405bf8:	cmp	x11, x0
  405bfc:	b.eq	405b68 <ferror@plt+0x44f8>  // b.none
  405c00:	neg	w4, w4
  405c04:	orr	x3, x3, #0x8000000000000
  405c08:	b	405bb0 <ferror@plt+0x4540>
  405c0c:	sub	w6, w4, #0x40
  405c10:	mov	w0, #0x80                  	// #128
  405c14:	sub	w0, w0, w4
  405c18:	cmp	w4, #0x40
  405c1c:	lsr	x6, x3, x6
  405c20:	lsl	x3, x3, x0
  405c24:	csel	x3, x3, xzr, ne  // ne = any
  405c28:	orr	x3, x3, x9
  405c2c:	cmp	x3, #0x0
  405c30:	cset	x0, ne  // ne = any
  405c34:	orr	x0, x6, x0
  405c38:	mov	x4, #0x0                   	// #0
  405c3c:	b	405be8 <ferror@plt+0x4578>
  405c40:	orr	x3, x3, x9
  405c44:	cmp	x3, #0x0
  405c48:	cset	x0, ne  // ne = any
  405c4c:	b	405c38 <ferror@plt+0x45c8>
  405c50:	add	x12, x10, #0x1
  405c54:	mov	x0, #0x7fff                	// #32767
  405c58:	tst	x12, #0x7ffe
  405c5c:	b.ne	405d70 <ferror@plt+0x4700>  // b.any
  405c60:	orr	x12, x3, x9
  405c64:	cbnz	x10, 405cd4 <ferror@plt+0x4664>
  405c68:	cbz	x12, 406224 <ferror@plt+0x4bb4>
  405c6c:	orr	x0, x2, x1
  405c70:	cbz	x0, 40601c <ferror@plt+0x49ac>
  405c74:	adds	x0, x9, x1
  405c78:	mov	x9, x0
  405c7c:	adc	x3, x3, x2
  405c80:	tbz	x3, #51, 40601c <ferror@plt+0x49ac>
  405c84:	and	x2, x3, #0xfff7ffffffffffff
  405c88:	mov	x1, x0
  405c8c:	mov	x10, #0x1                   	// #1
  405c90:	mov	w0, #0x0                   	// #0
  405c94:	tst	x1, #0x7
  405c98:	b.eq	4062a4 <ferror@plt+0x4c34>  // b.none
  405c9c:	and	x3, x8, #0xc00000
  405ca0:	orr	w0, w0, #0x10
  405ca4:	cmp	x3, #0x400, lsl #12
  405ca8:	b.eq	406290 <ferror@plt+0x4c20>  // b.none
  405cac:	cmp	x3, #0x800, lsl #12
  405cb0:	b.eq	40629c <ferror@plt+0x4c2c>  // b.none
  405cb4:	cbnz	x3, 405ccc <ferror@plt+0x465c>
  405cb8:	and	x3, x1, #0xf
  405cbc:	cmp	x3, #0x4
  405cc0:	b.eq	405ccc <ferror@plt+0x465c>  // b.none
  405cc4:	adds	x1, x1, #0x4
  405cc8:	cinc	x2, x2, cs  // cs = hs, nlast
  405ccc:	cbz	w4, 4062b4 <ferror@plt+0x4c44>
  405cd0:	b	4062b0 <ferror@plt+0x4c40>
  405cd4:	cmp	x10, x0
  405cd8:	b.ne	405d3c <ferror@plt+0x46cc>  // b.any
  405cdc:	cbz	x12, 406394 <ferror@plt+0x4d24>
  405ce0:	lsr	x0, x3, #50
  405ce4:	cmp	x11, x10
  405ce8:	eor	x0, x0, #0x1
  405cec:	and	w0, w0, #0x1
  405cf0:	b.ne	405d5c <ferror@plt+0x46ec>  // b.any
  405cf4:	orr	x10, x2, x1
  405cf8:	cbz	x10, 40638c <ferror@plt+0x4d1c>
  405cfc:	tst	x2, #0x4000000000000
  405d00:	csinc	w0, w0, wzr, ne  // ne = any
  405d04:	cbz	x12, 405d54 <ferror@plt+0x46e4>
  405d08:	and	x7, x7, #0x1fffffffffffffff
  405d0c:	lsr	x1, x3, #3
  405d10:	orr	x7, x7, x3, lsl #61
  405d14:	tbz	x3, #50, 405d30 <ferror@plt+0x46c0>
  405d18:	lsr	x3, x2, #3
  405d1c:	tbnz	x2, #50, 405d30 <ferror@plt+0x46c0>
  405d20:	and	x1, x14, #0x1fffffffffffffff
  405d24:	mov	x5, x6
  405d28:	orr	x7, x1, x2, lsl #61
  405d2c:	mov	x1, x3
  405d30:	extr	x2, x1, x7, #61
  405d34:	lsl	x1, x7, #3
  405d38:	b	405d54 <ferror@plt+0x46e4>
  405d3c:	cmp	x11, x0
  405d40:	b.ne	405d4c <ferror@plt+0x46dc>  // b.any
  405d44:	mov	w0, #0x0                   	// #0
  405d48:	b	405cf4 <ferror@plt+0x4684>
  405d4c:	mov	w0, #0x0                   	// #0
  405d50:	cbnz	x12, 405d5c <ferror@plt+0x46ec>
  405d54:	mov	x10, #0x7fff                	// #32767
  405d58:	b	405c94 <ferror@plt+0x4624>
  405d5c:	orr	x1, x2, x1
  405d60:	cbnz	x1, 405d08 <ferror@plt+0x4698>
  405d64:	mov	x2, x3
  405d68:	mov	x1, x9
  405d6c:	b	405d54 <ferror@plt+0x46e4>
  405d70:	cmp	x12, x0
  405d74:	b.eq	405d94 <ferror@plt+0x4724>  // b.none
  405d78:	adds	x1, x9, x1
  405d7c:	mov	x10, x12
  405d80:	adc	x2, x3, x2
  405d84:	extr	x1, x2, x1, #1
  405d88:	lsr	x2, x2, #1
  405d8c:	mov	w0, #0x0                   	// #0
  405d90:	b	405c94 <ferror@plt+0x4624>
  405d94:	ands	x1, x8, #0xc00000
  405d98:	b.eq	406258 <ferror@plt+0x4be8>  // b.none
  405d9c:	cmp	x1, #0x400, lsl #12
  405da0:	b.ne	405db8 <ferror@plt+0x4748>  // b.any
  405da4:	cbnz	x5, 405dc4 <ferror@plt+0x4754>
  405da8:	mov	x10, x12
  405dac:	mov	x2, #0x0                   	// #0
  405db0:	mov	x1, #0x0                   	// #0
  405db4:	b	406260 <ferror@plt+0x4bf0>
  405db8:	cmp	x1, #0x800, lsl #12
  405dbc:	b.ne	405dc4 <ferror@plt+0x4754>  // b.any
  405dc0:	cbnz	x5, 405da8 <ferror@plt+0x4738>
  405dc4:	mov	x2, #0xffffffffffffffff    	// #-1
  405dc8:	mov	x10, #0x7ffe                	// #32766
  405dcc:	mov	x1, x2
  405dd0:	b	406260 <ferror@plt+0x4bf0>
  405dd4:	ands	x1, x8, #0xc00000
  405dd8:	b.eq	406268 <ferror@plt+0x4bf8>  // b.none
  405ddc:	cmp	x1, #0x400, lsl #12
  405de0:	b.ne	405df4 <ferror@plt+0x4784>  // b.any
  405de4:	cbnz	x5, 405e00 <ferror@plt+0x4790>
  405de8:	mov	x2, #0x0                   	// #0
  405dec:	mov	x1, #0x0                   	// #0
  405df0:	b	40626c <ferror@plt+0x4bfc>
  405df4:	cmp	x1, #0x800, lsl #12
  405df8:	b.ne	405e00 <ferror@plt+0x4790>  // b.any
  405dfc:	cbnz	x5, 405de8 <ferror@plt+0x4778>
  405e00:	mov	x2, #0xffffffffffffffff    	// #-1
  405e04:	mov	x10, #0x7ffe                	// #32766
  405e08:	mov	x1, x2
  405e0c:	b	40626c <ferror@plt+0x4bfc>
  405e10:	cmp	w4, #0x0
  405e14:	b.le	405ee8 <ferror@plt+0x4878>
  405e18:	mov	x0, #0x7fff                	// #32767
  405e1c:	cbnz	x11, 405e94 <ferror@plt+0x4824>
  405e20:	orr	x6, x2, x1
  405e24:	cbz	x6, 405a28 <ferror@plt+0x43b8>
  405e28:	subs	w4, w4, #0x1
  405e2c:	b.ne	405e48 <ferror@plt+0x47d8>  // b.any
  405e30:	subs	x9, x9, x1
  405e34:	sbc	x3, x3, x2
  405e38:	tbz	x3, #51, 405a30 <ferror@plt+0x43c0>
  405e3c:	and	x7, x3, #0x7ffffffffffff
  405e40:	mov	x11, x9
  405e44:	b	40612c <ferror@plt+0x4abc>
  405e48:	cmp	x10, x0
  405e4c:	b.eq	405a94 <ferror@plt+0x4424>  // b.none
  405e50:	cmp	w4, #0x74
  405e54:	b.gt	405ed8 <ferror@plt+0x4868>
  405e58:	cmp	w4, #0x3f
  405e5c:	b.gt	405ea4 <ferror@plt+0x4834>
  405e60:	mov	w6, #0x40                  	// #64
  405e64:	sub	w6, w6, w4
  405e68:	lsr	x7, x1, x4
  405e6c:	lsl	x1, x1, x6
  405e70:	cmp	x1, #0x0
  405e74:	lsl	x0, x2, x6
  405e78:	cset	x1, ne  // ne = any
  405e7c:	orr	x0, x0, x7
  405e80:	lsr	x2, x2, x4
  405e84:	orr	x0, x0, x1
  405e88:	subs	x9, x9, x0
  405e8c:	sbc	x3, x3, x2
  405e90:	b	405e38 <ferror@plt+0x47c8>
  405e94:	cmp	x10, x0
  405e98:	b.eq	405a94 <ferror@plt+0x4424>  // b.none
  405e9c:	orr	x2, x2, #0x8000000000000
  405ea0:	b	405e50 <ferror@plt+0x47e0>
  405ea4:	sub	w0, w4, #0x40
  405ea8:	mov	w6, #0x80                  	// #128
  405eac:	sub	w6, w6, w4
  405eb0:	cmp	w4, #0x40
  405eb4:	lsr	x0, x2, x0
  405eb8:	lsl	x2, x2, x6
  405ebc:	csel	x2, x2, xzr, ne  // ne = any
  405ec0:	orr	x1, x2, x1
  405ec4:	cmp	x1, #0x0
  405ec8:	cset	x1, ne  // ne = any
  405ecc:	orr	x0, x0, x1
  405ed0:	mov	x2, #0x0                   	// #0
  405ed4:	b	405e88 <ferror@plt+0x4818>
  405ed8:	orr	x1, x2, x1
  405edc:	cmp	x1, #0x0
  405ee0:	cset	x0, ne  // ne = any
  405ee4:	b	405ed0 <ferror@plt+0x4860>
  405ee8:	b.eq	405fe8 <ferror@plt+0x4978>  // b.none
  405eec:	mov	x0, #0x7fff                	// #32767
  405ef0:	cbnz	x10, 405f90 <ferror@plt+0x4920>
  405ef4:	orr	x5, x3, x9
  405ef8:	cbnz	x5, 405f24 <ferror@plt+0x48b4>
  405efc:	cmp	x11, x0
  405f00:	b.ne	406210 <ferror@plt+0x4ba0>  // b.any
  405f04:	orr	x0, x2, x1
  405f08:	cbz	x0, 40627c <ferror@plt+0x4c0c>
  405f0c:	lsr	x0, x2, #50
  405f10:	mov	x10, x11
  405f14:	eor	x0, x0, #0x1
  405f18:	mov	x5, x6
  405f1c:	and	w0, w0, #0x1
  405f20:	b	405b80 <ferror@plt+0x4510>
  405f24:	cmn	w4, #0x1
  405f28:	b.ne	405f40 <ferror@plt+0x48d0>  // b.any
  405f2c:	subs	x9, x1, x9
  405f30:	sbc	x3, x2, x3
  405f34:	mov	x10, x11
  405f38:	mov	x5, x6
  405f3c:	b	405e38 <ferror@plt+0x47c8>
  405f40:	cmp	x11, x0
  405f44:	b.eq	405f04 <ferror@plt+0x4894>  // b.none
  405f48:	mvn	w4, w4
  405f4c:	cmp	w4, #0x74
  405f50:	b.gt	405fd8 <ferror@plt+0x4968>
  405f54:	cmp	w4, #0x3f
  405f58:	b.gt	405fa4 <ferror@plt+0x4934>
  405f5c:	mov	w0, #0x40                  	// #64
  405f60:	sub	w0, w0, w4
  405f64:	lsr	x7, x9, x4
  405f68:	lsl	x5, x3, x0
  405f6c:	orr	x5, x5, x7
  405f70:	lsl	x0, x9, x0
  405f74:	cmp	x0, #0x0
  405f78:	cset	x0, ne  // ne = any
  405f7c:	lsr	x4, x3, x4
  405f80:	orr	x0, x5, x0
  405f84:	subs	x9, x1, x0
  405f88:	sbc	x3, x2, x4
  405f8c:	b	405f34 <ferror@plt+0x48c4>
  405f90:	cmp	x11, x0
  405f94:	b.eq	405f04 <ferror@plt+0x4894>  // b.none
  405f98:	neg	w4, w4
  405f9c:	orr	x3, x3, #0x8000000000000
  405fa0:	b	405f4c <ferror@plt+0x48dc>
  405fa4:	sub	w0, w4, #0x40
  405fa8:	cmp	w4, #0x40
  405fac:	lsr	x5, x3, x0
  405fb0:	mov	w0, #0x80                  	// #128
  405fb4:	sub	w0, w0, w4
  405fb8:	lsl	x3, x3, x0
  405fbc:	csel	x3, x3, xzr, ne  // ne = any
  405fc0:	orr	x3, x3, x9
  405fc4:	cmp	x3, #0x0
  405fc8:	cset	x0, ne  // ne = any
  405fcc:	orr	x0, x5, x0
  405fd0:	mov	x4, #0x0                   	// #0
  405fd4:	b	405f84 <ferror@plt+0x4914>
  405fd8:	orr	x3, x3, x9
  405fdc:	cmp	x3, #0x0
  405fe0:	cset	x0, ne  // ne = any
  405fe4:	b	405fd0 <ferror@plt+0x4960>
  405fe8:	add	x0, x10, #0x1
  405fec:	tst	x0, #0x7ffe
  405ff0:	b.ne	40610c <ferror@plt+0x4a9c>  // b.any
  405ff4:	orr	x12, x3, x9
  405ff8:	orr	x13, x2, x1
  405ffc:	cbnz	x10, 406078 <ferror@plt+0x4a08>
  406000:	cbnz	x12, 406038 <ferror@plt+0x49c8>
  406004:	cbnz	x13, 406230 <ferror@plt+0x4bc0>
  406008:	and	x0, x8, #0xc00000
  40600c:	mov	x3, #0x0                   	// #0
  406010:	cmp	x0, #0x800, lsl #12
  406014:	mov	x9, #0x0                   	// #0
  406018:	cset	x5, eq  // eq = none
  40601c:	orr	x0, x9, x3
  406020:	mov	x2, x3
  406024:	cmp	x0, #0x0
  406028:	mov	x1, x9
  40602c:	cset	w4, ne  // ne = any
  406030:	mov	x10, #0x0                   	// #0
  406034:	b	405d8c <ferror@plt+0x471c>
  406038:	cbz	x13, 40601c <ferror@plt+0x49ac>
  40603c:	subs	x4, x9, x1
  406040:	cmp	x9, x1
  406044:	sbc	x0, x3, x2
  406048:	tbz	x0, #51, 40605c <ferror@plt+0x49ec>
  40604c:	subs	x9, x1, x9
  406050:	sbc	x3, x2, x3
  406054:	mov	x5, x6
  406058:	b	40601c <ferror@plt+0x49ac>
  40605c:	orr	x9, x4, x0
  406060:	cbnz	x9, 40623c <ferror@plt+0x4bcc>
  406064:	and	x0, x8, #0xc00000
  406068:	cmp	x0, #0x800, lsl #12
  40606c:	cset	x5, eq  // eq = none
  406070:	mov	x3, #0x0                   	// #0
  406074:	b	40601c <ferror@plt+0x49ac>
  406078:	mov	x0, #0x7fff                	// #32767
  40607c:	cmp	x10, x0
  406080:	b.ne	4060e0 <ferror@plt+0x4a70>  // b.any
  406084:	cbz	x12, 40637c <ferror@plt+0x4d0c>
  406088:	lsr	x0, x3, #50
  40608c:	cmp	x11, x10
  406090:	eor	x0, x0, #0x1
  406094:	and	w0, w0, #0x1
  406098:	b.ne	406104 <ferror@plt+0x4a94>  // b.any
  40609c:	cbz	x13, 4063a4 <ferror@plt+0x4d34>
  4060a0:	tst	x2, #0x4000000000000
  4060a4:	csinc	w0, w0, wzr, ne  // ne = any
  4060a8:	cbz	x12, 4060f8 <ferror@plt+0x4a88>
  4060ac:	and	x7, x7, #0x1fffffffffffffff
  4060b0:	orr	x1, x7, x3, lsl #61
  4060b4:	lsr	x7, x3, #3
  4060b8:	tbz	x3, #50, 4060d4 <ferror@plt+0x4a64>
  4060bc:	lsr	x3, x2, #3
  4060c0:	tbnz	x2, #50, 4060d4 <ferror@plt+0x4a64>
  4060c4:	and	x1, x14, #0x1fffffffffffffff
  4060c8:	mov	x7, x3
  4060cc:	orr	x1, x1, x2, lsl #61
  4060d0:	mov	x5, x6
  4060d4:	extr	x2, x7, x1, #61
  4060d8:	lsl	x1, x1, #3
  4060dc:	b	405d54 <ferror@plt+0x46e4>
  4060e0:	cmp	x11, x0
  4060e4:	b.ne	4060f0 <ferror@plt+0x4a80>  // b.any
  4060e8:	mov	w0, #0x0                   	// #0
  4060ec:	b	40609c <ferror@plt+0x4a2c>
  4060f0:	mov	w0, #0x0                   	// #0
  4060f4:	cbnz	x12, 406104 <ferror@plt+0x4a94>
  4060f8:	cbz	x13, 4063a8 <ferror@plt+0x4d38>
  4060fc:	mov	x5, x6
  406100:	b	405d54 <ferror@plt+0x46e4>
  406104:	cbnz	x13, 4060ac <ferror@plt+0x4a3c>
  406108:	b	405d64 <ferror@plt+0x46f4>
  40610c:	subs	x0, x9, x1
  406110:	cmp	x9, x1
  406114:	mov	x11, x0
  406118:	sbc	x7, x3, x2
  40611c:	tbz	x7, #51, 4061a8 <ferror@plt+0x4b38>
  406120:	subs	x11, x1, x9
  406124:	mov	x5, x6
  406128:	sbc	x7, x2, x3
  40612c:	clz	x0, x11
  406130:	cmp	x7, #0x0
  406134:	clz	x3, x7
  406138:	add	w0, w0, #0x40
  40613c:	csel	w3, w0, w3, eq  // eq = none
  406140:	sub	w4, w3, #0xc
  406144:	cmp	w4, #0x3f
  406148:	b.gt	4061b4 <ferror@plt+0x4b44>
  40614c:	neg	w3, w4
  406150:	lsl	x7, x7, x4
  406154:	lsl	x9, x11, x4
  406158:	lsr	x3, x11, x3
  40615c:	orr	x3, x3, x7
  406160:	sxtw	x0, w4
  406164:	cmp	x10, w4, sxtw
  406168:	b.gt	4061f4 <ferror@plt+0x4b84>
  40616c:	sub	w4, w4, w10
  406170:	add	w2, w4, #0x1
  406174:	cmp	w2, #0x3f
  406178:	b.gt	4061c4 <ferror@plt+0x4b54>
  40617c:	mov	w0, #0x40                  	// #64
  406180:	sub	w0, w0, w2
  406184:	lsr	x1, x9, x2
  406188:	lsl	x4, x3, x0
  40618c:	orr	x4, x4, x1
  406190:	lsl	x0, x9, x0
  406194:	cmp	x0, #0x0
  406198:	cset	x0, ne  // ne = any
  40619c:	lsr	x3, x3, x2
  4061a0:	orr	x9, x4, x0
  4061a4:	b	40601c <ferror@plt+0x49ac>
  4061a8:	orr	x9, x0, x7
  4061ac:	cbnz	x9, 40612c <ferror@plt+0x4abc>
  4061b0:	b	406064 <ferror@plt+0x49f4>
  4061b4:	sub	w3, w3, #0x4c
  4061b8:	mov	x9, #0x0                   	// #0
  4061bc:	lsl	x3, x11, x3
  4061c0:	b	406160 <ferror@plt+0x4af0>
  4061c4:	sub	w4, w4, #0x3f
  4061c8:	mov	w0, #0x80                  	// #128
  4061cc:	sub	w0, w0, w2
  4061d0:	cmp	w2, #0x40
  4061d4:	lsr	x4, x3, x4
  4061d8:	lsl	x3, x3, x0
  4061dc:	csel	x3, x3, xzr, ne  // ne = any
  4061e0:	orr	x3, x9, x3
  4061e4:	cmp	x3, #0x0
  4061e8:	cset	x3, ne  // ne = any
  4061ec:	orr	x9, x4, x3
  4061f0:	b	406070 <ferror@plt+0x4a00>
  4061f4:	sub	x10, x10, x0
  4061f8:	and	x3, x3, #0xfff7ffffffffffff
  4061fc:	b	405a30 <ferror@plt+0x43c0>
  406200:	mov	x3, x2
  406204:	mov	x9, x1
  406208:	mov	x10, x11
  40620c:	b	405a30 <ferror@plt+0x43c0>
  406210:	mov	x3, x2
  406214:	mov	x9, x1
  406218:	mov	x10, x11
  40621c:	mov	x5, x6
  406220:	b	405a30 <ferror@plt+0x43c0>
  406224:	mov	x3, x2
  406228:	mov	x9, x1
  40622c:	b	40601c <ferror@plt+0x49ac>
  406230:	mov	x3, x2
  406234:	mov	x9, x1
  406238:	b	406054 <ferror@plt+0x49e4>
  40623c:	mov	x3, x0
  406240:	mov	x9, x4
  406244:	b	40601c <ferror@plt+0x49ac>
  406248:	mov	x10, x11
  40624c:	mov	x2, #0x0                   	// #0
  406250:	mov	x1, #0x0                   	// #0
  406254:	b	405a84 <ferror@plt+0x4414>
  406258:	mov	x10, x12
  40625c:	mov	x2, #0x0                   	// #0
  406260:	mov	w0, #0x14                  	// #20
  406264:	b	405c94 <ferror@plt+0x4624>
  406268:	mov	x2, #0x0                   	// #0
  40626c:	mov	w0, #0x14                  	// #20
  406270:	b	405b80 <ferror@plt+0x4510>
  406274:	mov	x2, #0x0                   	// #0
  406278:	b	405a84 <ferror@plt+0x4414>
  40627c:	mov	x10, x11
  406280:	mov	x5, x6
  406284:	mov	x2, #0x0                   	// #0
  406288:	mov	x1, #0x0                   	// #0
  40628c:	b	405a84 <ferror@plt+0x4414>
  406290:	cbnz	x5, 405ccc <ferror@plt+0x465c>
  406294:	adds	x1, x1, #0x8
  406298:	b	405cc8 <ferror@plt+0x4658>
  40629c:	cbz	x5, 405ccc <ferror@plt+0x465c>
  4062a0:	b	406294 <ferror@plt+0x4c24>
  4062a4:	cbz	w4, 4062b4 <ferror@plt+0x4c44>
  4062a8:	tbnz	w0, #4, 4062b0 <ferror@plt+0x4c40>
  4062ac:	tbz	w8, #11, 4062b4 <ferror@plt+0x4c44>
  4062b0:	orr	w0, w0, #0x8
  4062b4:	tbz	x2, #51, 4062cc <ferror@plt+0x4c5c>
  4062b8:	add	x10, x10, #0x1
  4062bc:	mov	x3, #0x7fff                	// #32767
  4062c0:	cmp	x10, x3
  4062c4:	b.eq	406324 <ferror@plt+0x4cb4>  // b.none
  4062c8:	and	x2, x2, #0xfff7ffffffffffff
  4062cc:	mov	x3, #0x7fff                	// #32767
  4062d0:	extr	x1, x2, x1, #3
  4062d4:	cmp	x10, x3
  4062d8:	lsr	x2, x2, #3
  4062dc:	b.ne	4062f0 <ferror@plt+0x4c80>  // b.any
  4062e0:	orr	x3, x1, x2
  4062e4:	orr	x2, x2, #0x800000000000
  4062e8:	cmp	x3, #0x0
  4062ec:	csel	x2, x2, xzr, ne  // ne = any
  4062f0:	and	x4, x10, #0x7fff
  4062f4:	mov	x7, #0x0                   	// #0
  4062f8:	bfxil	x7, x2, #0, #48
  4062fc:	orr	w5, w4, w5, lsl #15
  406300:	fmov	d0, x1
  406304:	bfi	x7, x5, #48, #16
  406308:	fmov	v0.d[1], x7
  40630c:	cbz	w0, 40631c <ferror@plt+0x4cac>
  406310:	str	q0, [sp, #16]
  406314:	bl	4066c8 <ferror@plt+0x5058>
  406318:	ldr	q0, [sp, #16]
  40631c:	ldp	x29, x30, [sp], #32
  406320:	ret
  406324:	ands	x1, x8, #0xc00000
  406328:	b.eq	406344 <ferror@plt+0x4cd4>  // b.none
  40632c:	cmp	x1, #0x400, lsl #12
  406330:	b.ne	406354 <ferror@plt+0x4ce4>  // b.any
  406334:	cmp	x5, #0x0
  406338:	mov	x2, #0x7ffe                	// #32766
  40633c:	csetm	x1, ne  // ne = any
  406340:	csel	x10, x10, x2, eq  // eq = none
  406344:	mov	w2, #0x14                  	// #20
  406348:	orr	w0, w0, w2
  40634c:	mov	x2, x1
  406350:	b	4062cc <ferror@plt+0x4c5c>
  406354:	cmp	x1, #0x800, lsl #12
  406358:	b.ne	406370 <ferror@plt+0x4d00>  // b.any
  40635c:	cmp	x5, #0x0
  406360:	mov	x2, #0x7ffe                	// #32766
  406364:	csetm	x1, eq  // eq = none
  406368:	csel	x10, x10, x2, ne  // ne = any
  40636c:	b	406344 <ferror@plt+0x4cd4>
  406370:	mov	x1, #0xffffffffffffffff    	// #-1
  406374:	mov	x10, #0x7ffe                	// #32766
  406378:	b	406344 <ferror@plt+0x4cd4>
  40637c:	cmp	x11, x10
  406380:	b.eq	4060e8 <ferror@plt+0x4a78>  // b.none
  406384:	mov	w0, #0x0                   	// #0
  406388:	b	4060f8 <ferror@plt+0x4a88>
  40638c:	cbz	x12, 405d54 <ferror@plt+0x46e4>
  406390:	b	405d64 <ferror@plt+0x46f4>
  406394:	cmp	x11, x10
  406398:	b.eq	405d44 <ferror@plt+0x46d4>  // b.none
  40639c:	mov	w0, #0x0                   	// #0
  4063a0:	b	405d54 <ferror@plt+0x46e4>
  4063a4:	cbnz	x12, 405d64 <ferror@plt+0x46f4>
  4063a8:	mov	x5, #0x0                   	// #0
  4063ac:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  4063b0:	mov	x1, #0xfffffffffffffff8    	// #-8
  4063b4:	mov	x10, #0x7fff                	// #32767
  4063b8:	mov	w0, #0x1                   	// #1
  4063bc:	b	405c94 <ferror@plt+0x4624>
  4063c0:	cmp	w0, #0x0
  4063c4:	cbz	w0, 40640c <ferror@plt+0x4d9c>
  4063c8:	lsr	w1, w0, #31
  4063cc:	cneg	w0, w0, lt  // lt = tstop
  4063d0:	clz	x3, x0
  4063d4:	mov	w2, #0x403e                	// #16446
  4063d8:	sub	w2, w2, w3
  4063dc:	mov	w3, #0x402f                	// #16431
  4063e0:	sxtw	x4, w2
  4063e4:	sub	w2, w3, w2
  4063e8:	lsl	x0, x0, x2
  4063ec:	mov	x3, #0x0                   	// #0
  4063f0:	orr	w1, w4, w1, lsl #15
  4063f4:	bfxil	x3, x0, #0, #48
  4063f8:	mov	x2, #0x0                   	// #0
  4063fc:	fmov	d0, x2
  406400:	bfi	x3, x1, #48, #16
  406404:	fmov	v0.d[1], x3
  406408:	ret
  40640c:	mov	x0, #0x0                   	// #0
  406410:	mov	x4, #0x0                   	// #0
  406414:	mov	x1, #0x0                   	// #0
  406418:	b	4063ec <ferror@plt+0x4d7c>
  40641c:	stp	x29, x30, [sp, #-48]!
  406420:	mov	x29, sp
  406424:	str	x19, [sp, #16]
  406428:	str	q0, [sp, #32]
  40642c:	ldp	x0, x3, [sp, #32]
  406430:	mrs	x6, fpcr
  406434:	ubfx	x2, x3, #48, #15
  406438:	lsr	x4, x3, #63
  40643c:	add	x1, x2, #0x1
  406440:	ubfiz	x3, x3, #3, #48
  406444:	and	w4, w4, #0xff
  406448:	orr	x3, x3, x0, lsr #61
  40644c:	lsl	x5, x0, #3
  406450:	tst	x1, #0x7ffe
  406454:	b.eq	40654c <ferror@plt+0x4edc>  // b.none
  406458:	mov	x1, #0xffffffffffffc400    	// #-15360
  40645c:	add	x2, x2, x1
  406460:	cmp	x2, #0x7fe
  406464:	b.le	4064b4 <ferror@plt+0x4e44>
  406468:	ands	x1, x6, #0xc00000
  40646c:	b.eq	4065d4 <ferror@plt+0x4f64>  // b.none
  406470:	cmp	x1, #0x400, lsl #12
  406474:	b.ne	406494 <ferror@plt+0x4e24>  // b.any
  406478:	cmp	w4, #0x0
  40647c:	mov	x2, #0x7ff                 	// #2047
  406480:	mov	x0, #0x7fe                 	// #2046
  406484:	csetm	x1, ne  // ne = any
  406488:	csel	x2, x2, x0, eq  // eq = none
  40648c:	mov	w0, #0x14                  	// #20
  406490:	b	406588 <ferror@plt+0x4f18>
  406494:	cmp	x1, #0x800, lsl #12
  406498:	b.ne	4065dc <ferror@plt+0x4f6c>  // b.any
  40649c:	cmp	w4, #0x0
  4064a0:	mov	x2, #0x7ff                 	// #2047
  4064a4:	mov	x0, #0x7fe                 	// #2046
  4064a8:	csetm	x1, eq  // eq = none
  4064ac:	csel	x2, x2, x0, ne  // ne = any
  4064b0:	b	40648c <ferror@plt+0x4e1c>
  4064b4:	cmp	x2, #0x0
  4064b8:	b.gt	406534 <ferror@plt+0x4ec4>
  4064bc:	cmn	x2, #0x34
  4064c0:	b.lt	4065e8 <ferror@plt+0x4f78>  // b.tstop
  4064c4:	mov	x0, #0x3d                  	// #61
  4064c8:	sub	x8, x0, x2
  4064cc:	orr	x3, x3, #0x8000000000000
  4064d0:	cmp	x8, #0x3f
  4064d4:	b.gt	406504 <ferror@plt+0x4e94>
  4064d8:	add	w7, w2, #0x3
  4064dc:	sub	w1, w0, w2
  4064e0:	lsr	x1, x5, x1
  4064e4:	lsl	x5, x5, x7
  4064e8:	cmp	x5, #0x0
  4064ec:	cset	x0, ne  // ne = any
  4064f0:	lsl	x3, x3, x7
  4064f4:	orr	x1, x1, x0
  4064f8:	orr	x1, x3, x1
  4064fc:	mov	x2, #0x0                   	// #0
  406500:	b	406544 <ferror@plt+0x4ed4>
  406504:	add	w0, w2, #0x43
  406508:	mov	w1, #0xfffffffd            	// #-3
  40650c:	sub	w1, w1, w2
  406510:	cmp	x8, #0x40
  406514:	lsr	x1, x3, x1
  406518:	lsl	x3, x3, x0
  40651c:	csel	x3, x3, xzr, ne  // ne = any
  406520:	orr	x3, x3, x5
  406524:	cmp	x3, #0x0
  406528:	cset	x0, ne  // ne = any
  40652c:	orr	x1, x1, x0
  406530:	b	4064fc <ferror@plt+0x4e8c>
  406534:	cmp	xzr, x0, lsl #7
  406538:	cset	x1, ne  // ne = any
  40653c:	orr	x1, x1, x5, lsr #60
  406540:	orr	x1, x1, x3, lsl #4
  406544:	mov	w0, #0x0                   	// #0
  406548:	b	406588 <ferror@plt+0x4f18>
  40654c:	orr	x1, x3, x5
  406550:	cbnz	x2, 406560 <ferror@plt+0x4ef0>
  406554:	cmp	x1, #0x0
  406558:	cset	x1, ne  // ne = any
  40655c:	b	406544 <ferror@plt+0x4ed4>
  406560:	cbz	x1, 4065f0 <ferror@plt+0x4f80>
  406564:	mov	x1, #0x7fff                	// #32767
  406568:	lsr	x0, x3, #50
  40656c:	cmp	x2, x1
  406570:	extr	x1, x3, x5, #60
  406574:	eor	w0, w0, #0x1
  406578:	and	x1, x1, #0xfffffffffffffff8
  40657c:	csel	w0, w0, wzr, eq  // eq = none
  406580:	orr	x1, x1, #0x40000000000000
  406584:	mov	x2, #0x7ff                 	// #2047
  406588:	cmp	x2, #0x0
  40658c:	cset	w3, eq  // eq = none
  406590:	cmp	x1, #0x0
  406594:	csel	w3, w3, wzr, ne  // ne = any
  406598:	tst	x1, #0x7
  40659c:	b.eq	40660c <ferror@plt+0x4f9c>  // b.none
  4065a0:	and	x5, x6, #0xc00000
  4065a4:	orr	w0, w0, #0x10
  4065a8:	cmp	x5, #0x400, lsl #12
  4065ac:	b.eq	4065f8 <ferror@plt+0x4f88>  // b.none
  4065b0:	cmp	x5, #0x800, lsl #12
  4065b4:	b.eq	406604 <ferror@plt+0x4f94>  // b.none
  4065b8:	cbnz	x5, 4065cc <ferror@plt+0x4f5c>
  4065bc:	and	x5, x1, #0xf
  4065c0:	cmp	x5, #0x4
  4065c4:	b.eq	4065cc <ferror@plt+0x4f5c>  // b.none
  4065c8:	add	x1, x1, #0x4
  4065cc:	cbz	w3, 40661c <ferror@plt+0x4fac>
  4065d0:	b	406618 <ferror@plt+0x4fa8>
  4065d4:	mov	x2, #0x7ff                 	// #2047
  4065d8:	b	40648c <ferror@plt+0x4e1c>
  4065dc:	mov	x1, #0xffffffffffffffff    	// #-1
  4065e0:	mov	x2, #0x7fe                 	// #2046
  4065e4:	b	40648c <ferror@plt+0x4e1c>
  4065e8:	mov	x1, #0x1                   	// #1
  4065ec:	b	4064fc <ferror@plt+0x4e8c>
  4065f0:	mov	x2, #0x7ff                 	// #2047
  4065f4:	b	406544 <ferror@plt+0x4ed4>
  4065f8:	cbnz	w4, 4065cc <ferror@plt+0x4f5c>
  4065fc:	add	x1, x1, #0x8
  406600:	b	4065cc <ferror@plt+0x4f5c>
  406604:	cbz	w4, 4065cc <ferror@plt+0x4f5c>
  406608:	b	4065fc <ferror@plt+0x4f8c>
  40660c:	cbz	w3, 40661c <ferror@plt+0x4fac>
  406610:	tbnz	w0, #4, 406618 <ferror@plt+0x4fa8>
  406614:	tbz	w6, #11, 40661c <ferror@plt+0x4fac>
  406618:	orr	w0, w0, #0x8
  40661c:	tbz	x1, #55, 406630 <ferror@plt+0x4fc0>
  406620:	add	x2, x2, #0x1
  406624:	cmp	x2, #0x7ff
  406628:	b.eq	406674 <ferror@plt+0x5004>  // b.none
  40662c:	and	x1, x1, #0xff7fffffffffffff
  406630:	lsr	x1, x1, #3
  406634:	cmp	x2, #0x7ff
  406638:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  40663c:	mov	x3, x1
  406640:	orr	x1, x1, #0x8000000000000
  406644:	ubfiz	x2, x2, #52, #11
  406648:	csel	x1, x1, x3, ne  // ne = any
  40664c:	and	x4, x4, #0xff
  406650:	and	x1, x1, #0xfffffffffffff
  406654:	orr	x1, x2, x1
  406658:	orr	x19, x1, x4, lsl #63
  40665c:	cbz	w0, 406664 <ferror@plt+0x4ff4>
  406660:	bl	4066c8 <ferror@plt+0x5058>
  406664:	fmov	d0, x19
  406668:	ldr	x19, [sp, #16]
  40666c:	ldp	x29, x30, [sp], #48
  406670:	ret
  406674:	ands	x1, x6, #0xc00000
  406678:	b.eq	406694 <ferror@plt+0x5024>  // b.none
  40667c:	cmp	x1, #0x400, lsl #12
  406680:	b.ne	4066a0 <ferror@plt+0x5030>  // b.any
  406684:	cmp	w4, #0x0
  406688:	mov	x3, #0x7fe                 	// #2046
  40668c:	csetm	x1, ne  // ne = any
  406690:	csel	x2, x2, x3, eq  // eq = none
  406694:	mov	w3, #0x14                  	// #20
  406698:	orr	w0, w0, w3
  40669c:	b	406630 <ferror@plt+0x4fc0>
  4066a0:	cmp	x1, #0x800, lsl #12
  4066a4:	b.ne	4066bc <ferror@plt+0x504c>  // b.any
  4066a8:	cmp	w4, #0x0
  4066ac:	mov	x3, #0x7fe                 	// #2046
  4066b0:	csetm	x1, eq  // eq = none
  4066b4:	csel	x2, x2, x3, ne  // ne = any
  4066b8:	b	406694 <ferror@plt+0x5024>
  4066bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4066c0:	mov	x2, #0x7fe                 	// #2046
  4066c4:	b	406694 <ferror@plt+0x5024>
  4066c8:	tbz	w0, #0, 4066d8 <ferror@plt+0x5068>
  4066cc:	movi	v1.2s, #0x0
  4066d0:	fdiv	s0, s1, s1
  4066d4:	mrs	x1, fpsr
  4066d8:	tbz	w0, #1, 4066ec <ferror@plt+0x507c>
  4066dc:	fmov	s1, #1.000000000000000000e+00
  4066e0:	movi	v2.2s, #0x0
  4066e4:	fdiv	s0, s1, s2
  4066e8:	mrs	x1, fpsr
  4066ec:	tbz	w0, #2, 40670c <ferror@plt+0x509c>
  4066f0:	mov	w1, #0x7f7fffff            	// #2139095039
  4066f4:	fmov	s1, w1
  4066f8:	mov	w1, #0xc5ae                	// #50606
  4066fc:	movk	w1, #0x749d, lsl #16
  406700:	fmov	s2, w1
  406704:	fadd	s0, s1, s2
  406708:	mrs	x1, fpsr
  40670c:	tbz	w0, #3, 40671c <ferror@plt+0x50ac>
  406710:	movi	v1.2s, #0x80, lsl #16
  406714:	fmul	s0, s1, s1
  406718:	mrs	x1, fpsr
  40671c:	tbz	w0, #4, 406734 <ferror@plt+0x50c4>
  406720:	mov	w0, #0x7f7fffff            	// #2139095039
  406724:	fmov	s2, #1.000000000000000000e+00
  406728:	fmov	s1, w0
  40672c:	fsub	s0, s1, s2
  406730:	mrs	x0, fpsr
  406734:	ret
  406738:	stp	x29, x30, [sp, #-64]!
  40673c:	mov	x29, sp
  406740:	stp	x19, x20, [sp, #16]
  406744:	adrp	x20, 417000 <ferror@plt+0x15990>
  406748:	add	x20, x20, #0xdd0
  40674c:	stp	x21, x22, [sp, #32]
  406750:	adrp	x21, 417000 <ferror@plt+0x15990>
  406754:	add	x21, x21, #0xdc8
  406758:	sub	x20, x20, x21
  40675c:	mov	w22, w0
  406760:	stp	x23, x24, [sp, #48]
  406764:	mov	x23, x1
  406768:	mov	x24, x2
  40676c:	bl	4013b0 <memcpy@plt-0x40>
  406770:	cmp	xzr, x20, asr #3
  406774:	b.eq	4067a0 <ferror@plt+0x5130>  // b.none
  406778:	asr	x20, x20, #3
  40677c:	mov	x19, #0x0                   	// #0
  406780:	ldr	x3, [x21, x19, lsl #3]
  406784:	mov	x2, x24
  406788:	add	x19, x19, #0x1
  40678c:	mov	x1, x23
  406790:	mov	w0, w22
  406794:	blr	x3
  406798:	cmp	x20, x19
  40679c:	b.ne	406780 <ferror@plt+0x5110>  // b.any
  4067a0:	ldp	x19, x20, [sp, #16]
  4067a4:	ldp	x21, x22, [sp, #32]
  4067a8:	ldp	x23, x24, [sp, #48]
  4067ac:	ldp	x29, x30, [sp], #64
  4067b0:	ret
  4067b4:	nop
  4067b8:	ret
  4067bc:	nop
  4067c0:	adrp	x2, 418000 <ferror@plt+0x16990>
  4067c4:	mov	x1, #0x0                   	// #0
  4067c8:	ldr	x2, [x2, #336]
  4067cc:	b	401490 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004067d0 <.fini>:
  4067d0:	stp	x29, x30, [sp, #-16]!
  4067d4:	mov	x29, sp
  4067d8:	ldp	x29, x30, [sp], #16
  4067dc:	ret
