{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483077241337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483077241341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:54:01 2016 " "Processing started: Fri Dec 30 13:54:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483077241341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077241341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077241342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483077241903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483077241903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077252574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077252574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077252574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S4 s4 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S4\" differs only in case from object \"s4\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077252574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S5 s5 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S5\" differs only in case from object \"s5\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077252574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S6 s6 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S6\" differs only in case from object \"s6\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077252574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.v 5 5 " "Found 5 design units, including 5 entities, in source file bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bomb " "Found entity 1: bomb" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077252576 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven " "Found entity 2: Seven" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077252576 ""} { "Info" "ISGN_ENTITY_NAME" "3 move " "Found entity 3: move" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077252576 ""} { "Info" "ISGN_ENTITY_NAME" "4 key " "Found entity 4: key" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077252576 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenSegment " "Found entity 5: SevenSegment" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077252576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(29) " "Verilog HDL Instantiation warning at bomb.v(29): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077252577 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(237) " "Verilog HDL Instantiation warning at bomb.v(237): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 237 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077252577 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(238) " "Verilog HDL Instantiation warning at bomb.v(238): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 238 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077252577 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(239) " "Verilog HDL Instantiation warning at bomb.v(239): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 239 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077252577 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(240) " "Verilog HDL Instantiation warning at bomb.v(240): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 240 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077252577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomb " "Elaborating entity \"bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483077252605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(41) " "Verilog HDL assignment warning at bomb.v(41): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252606 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos bomb.v(45) " "Verilog HDL Always Construct warning at bomb.v(45): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483077252606 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bomb.v(64) " "Verilog HDL Always Construct warning at bomb.v(64): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252606 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(75) " "Verilog HDL Always Construct warning at bomb.v(75): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252606 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(80) " "Verilog HDL Always Construct warning at bomb.v(80): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(85) " "Verilog HDL Always Construct warning at bomb.v(85): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(90) " "Verilog HDL Always Construct warning at bomb.v(90): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(95) " "Verilog HDL Always Construct warning at bomb.v(95): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(100) " "Verilog HDL Always Construct warning at bomb.v(100): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(105) " "Verilog HDL Always Construct warning at bomb.v(105): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(110) " "Verilog HDL Always Construct warning at bomb.v(110): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bomb.v(71) " "Verilog HDL Case Statement warning at bomb.v(71): incomplete case statement has no default case item" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483077252607 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotC bomb.v(62) " "Verilog HDL Always Construct warning at bomb.v(62): inferring latch(es) for variable \"dotC\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483077252608 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotR bomb.v(62) " "Verilog HDL Always Construct warning at bomb.v(62): inferring latch(es) for variable \"dotR\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483077252608 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(194) " "Verilog HDL assignment warning at bomb.v(194): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252609 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(198) " "Verilog HDL assignment warning at bomb.v(198): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252609 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(203) " "Verilog HDL assignment warning at bomb.v(203): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252610 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(208) " "Verilog HDL assignment warning at bomb.v(208): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252610 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(213) " "Verilog HDL assignment warning at bomb.v(213): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252610 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(218) " "Verilog HDL assignment warning at bomb.v(218): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077252610 "|bomb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos\[127..2\] 0 bomb.v(22) " "Net \"pos\[127..2\]\" at bomb.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1483077252613 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[0\] bomb.v(71) " "Inferred latch for \"dotR\[0\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252615 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[1\] bomb.v(71) " "Inferred latch for \"dotR\[1\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252615 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[2\] bomb.v(71) " "Inferred latch for \"dotR\[2\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252615 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[3\] bomb.v(71) " "Inferred latch for \"dotR\[3\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252615 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[4\] bomb.v(71) " "Inferred latch for \"dotR\[4\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252615 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[5\] bomb.v(71) " "Inferred latch for \"dotR\[5\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252615 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[6\] bomb.v(71) " "Inferred latch for \"dotR\[6\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[7\] bomb.v(71) " "Inferred latch for \"dotR\[7\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[0\] bomb.v(71) " "Inferred latch for \"dotC\[0\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[1\] bomb.v(71) " "Inferred latch for \"dotC\[1\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[2\] bomb.v(71) " "Inferred latch for \"dotC\[2\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[3\] bomb.v(71) " "Inferred latch for \"dotC\[3\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[4\] bomb.v(71) " "Inferred latch for \"dotC\[4\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[5\] bomb.v(71) " "Inferred latch for \"dotC\[5\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[6\] bomb.v(71) " "Inferred latch for \"dotC\[6\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[7\] bomb.v(71) " "Inferred latch for \"dotC\[7\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[8\] bomb.v(71) " "Inferred latch for \"dotC\[8\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[9\] bomb.v(71) " "Inferred latch for \"dotC\[9\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[10\] bomb.v(71) " "Inferred latch for \"dotC\[10\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[11\] bomb.v(71) " "Inferred latch for \"dotC\[11\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[12\] bomb.v(71) " "Inferred latch for \"dotC\[12\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252616 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[13\] bomb.v(71) " "Inferred latch for \"dotC\[13\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252617 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[14\] bomb.v(71) " "Inferred latch for \"dotC\[14\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252617 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[15\] bomb.v(71) " "Inferred latch for \"dotC\[15\]\" at bomb.v(71)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252617 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[0\] bomb.v(58) " "Inferred latch for \"pos\[0\]\" at bomb.v(58)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077252617 "|bomb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:comb_3 " "Elaborating entity \"key\" for hierarchy \"key:comb_3\"" {  } { { "bomb.v" "comb_3" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077252638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment key:comb_3\|SevenSegment:seven " "Elaborating entity \"SevenSegment\" for hierarchy \"key:comb_3\|SevenSegment:seven\"" {  } { { "bomb.v" "seven" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077252652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven Seven:s1 " "Elaborating entity \"Seven\" for hierarchy \"Seven:s1\"" {  } { { "bomb.v" "s1" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077252660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:comb_661 " "Elaborating entity \"move\" for hierarchy \"move:comb_661\"" {  } { { "bomb.v" "comb_661" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077252668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[2\] GND " "Pin \"dotC\[2\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[3\] GND " "Pin \"dotC\[3\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[4\] GND " "Pin \"dotC\[4\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[5\] GND " "Pin \"dotC\[5\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[6\] GND " "Pin \"dotC\[6\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[7\] GND " "Pin \"dotC\[7\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[8\] GND " "Pin \"dotC\[8\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[9\] GND " "Pin \"dotC\[9\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[10\] GND " "Pin \"dotC\[10\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[11\] GND " "Pin \"dotC\[11\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[12\] GND " "Pin \"dotC\[12\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[13\] GND " "Pin \"dotC\[13\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[14\] GND " "Pin \"dotC\[14\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[15\] GND " "Pin \"dotC\[15\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483077253374 "|bomb|dotC[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1483077253374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483077253477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483077253797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077253838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483077253955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077253955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483077254017 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483077254017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483077254017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483077254017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483077254046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:54:14 2016 " "Processing ended: Fri Dec 30 13:54:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483077254046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483077254046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483077254046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077254046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1483077255406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483077255410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:54:14 2016 " "Processing started: Fri Dec 30 13:54:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483077255410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483077255410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483077255411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483077255593 ""}
{ "Info" "0" "" "Project  = bomb" {  } {  } 0 0 "Project  = bomb" 0 0 "Fitter" 0 0 1483077255594 ""}
{ "Info" "0" "" "Revision = bomb" {  } {  } 0 0 "Revision = bomb" 0 0 "Fitter" 0 0 1483077255594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483077255742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483077255742 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bomb 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"bomb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483077255751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483077255810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483077255810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483077256091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483077256115 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483077256184 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483077260563 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 210 global CLKCTRL_G6 " "clock~inputCLKENA0 with 210 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483077260708 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483077260708 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483077260708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483077260714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483077260715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483077260717 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483077260718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483077260718 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483077260719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1483077261461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bomb.sdc " "Synopsys Design Constraints File file not found: 'bomb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483077261462 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483077261463 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483077261469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483077261470 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483077261470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483077261502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1483077261503 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483077261503 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483077261569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483077264257 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1483077264637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483077265965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483077268344 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483077269277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483077269278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483077270630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y34 X54_Y45 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45" {  } { { "loc" "" { Generic "D:/cygwin/home/user/pro/col3/bomb/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45"} { { 12 { 0 ""} 44 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483077273963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483077273963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483077275906 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483077275906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483077275908 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483077277769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483077277788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483077278528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483077278529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483077279266 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483077282596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.fit.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483077282912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2061 " "Peak virtual memory: 2061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483077283515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:54:43 2016 " "Processing ended: Fri Dec 30 13:54:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483077283515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483077283515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483077283515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483077283515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483077284596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483077284601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:54:44 2016 " "Processing started: Fri Dec 30 13:54:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483077284601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483077284601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483077284601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1483077285546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483077288115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483077288334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:54:48 2016 " "Processing ended: Fri Dec 30 13:54:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483077288334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483077288334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483077288334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483077288334 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483077288977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483077289736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483077289741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:54:49 2016 " "Processing started: Fri Dec 30 13:54:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483077289741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077289741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bomb -c bomb " "Command: quartus_sta bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077289741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483077289937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077290582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077290582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077290632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077290632 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077290997 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bomb.sdc " "Synopsys Design Constraints File file not found: 'bomb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291026 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291026 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483077291028 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_1s div_clk_1s " "create_clock -period 1.000 -name div_clk_1s div_clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483077291028 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_10k div_clk_10k " "create_clock -period 1.000 -name div_clk_10k div_clk_10k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483077291028 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name times\[3\] times\[3\] " "create_clock -period 1.000 -name times\[3\] times\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483077291028 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291028 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291035 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483077291036 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483077291046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483077291082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.340 " "Worst-case setup slack is -6.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.340            -897.820 clock  " "   -6.340            -897.820 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.976             -77.483 div_clk_1s  " "   -3.976             -77.483 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.866             -25.224 times\[3\]  " "   -2.866             -25.224 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180              -6.733 div_clk_10k  " "   -2.180              -6.733 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.367 " "Worst-case hold slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367              -0.367 div_clk_10k  " "   -0.367              -0.367 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 clock  " "    0.281               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 times\[3\]  " "    0.437               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 div_clk_1s  " "    0.793               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.610 " "Worst-case minimum pulse width slack is -0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610            -183.386 clock  " "   -0.610            -183.386 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.195 div_clk_1s  " "   -0.538             -19.195 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.088 div_clk_10k  " "   -0.538              -3.088 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 times\[3\]  " "    0.348               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077291101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291101 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483077291128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077291170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483077292516 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.586 " "Worst-case setup slack is -6.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586            -909.702 clock  " "   -6.586            -909.702 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.051             -78.635 div_clk_1s  " "   -4.051             -78.635 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.866             -24.964 times\[3\]  " "   -2.866             -24.964 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202              -6.834 div_clk_10k  " "   -2.202              -6.834 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.268 " "Worst-case hold slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.268 div_clk_10k  " "   -0.268              -0.268 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clock  " "    0.260               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 times\[3\]  " "    0.292               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 div_clk_1s  " "    0.810               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.668 " "Worst-case minimum pulse width slack is -0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668            -187.828 clock  " "   -0.668            -187.828 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.080 div_clk_1s  " "   -0.538             -19.080 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.104 div_clk_10k  " "   -0.538              -3.104 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 times\[3\]  " "    0.304               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077292534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292534 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483077292553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077292721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483077293922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.498 " "Worst-case setup slack is -3.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.498            -326.068 clock  " "   -3.498            -326.068 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642             -29.955 div_clk_1s  " "   -1.642             -29.955 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936              -7.725 times\[3\]  " "   -0.936              -7.725 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -2.317 div_clk_10k  " "   -0.861              -2.317 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.354 " "Worst-case hold slack is -0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -0.354 div_clk_10k  " "   -0.354              -0.354 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 times\[3\]  " "   -0.003              -0.003 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clock  " "    0.143               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 div_clk_1s  " "    0.360               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.600 " "Worst-case minimum pulse width slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600             -23.227 clock  " "   -0.600             -23.227 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 div_clk_1s  " "    0.053               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 div_clk_10k  " "    0.123               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 times\[3\]  " "    0.420               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077293940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077293940 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483077293962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294142 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483077294145 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.200 " "Worst-case setup slack is -3.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200            -285.177 clock  " "   -3.200            -285.177 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -26.892 div_clk_1s  " "   -1.476             -26.892 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.789              -6.498 times\[3\]  " "   -0.789              -6.498 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742              -1.954 div_clk_10k  " "   -0.742              -1.954 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.330 " "Worst-case hold slack is -0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -0.330 div_clk_10k  " "   -0.330              -0.330 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.128 times\[3\]  " "   -0.071              -0.128 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clock  " "    0.132               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 div_clk_1s  " "    0.331               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.587 " "Worst-case minimum pulse width slack is -0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587             -23.457 clock  " "   -0.587             -23.457 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 div_clk_1s  " "    0.076               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 div_clk_10k  " "    0.119               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 times\[3\]  " "    0.435               0.000 times\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483077294164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077294164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077296234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077296236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1157 " "Peak virtual memory: 1157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483077296316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:54:56 2016 " "Processing ended: Fri Dec 30 13:54:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483077296316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483077296316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483077296316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077296316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483077297431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483077297435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:54:57 2016 " "Processing started: Fri Dec 30 13:54:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483077297435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1483077297435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1483077297435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1483077298496 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1483077298542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bomb.vo D:/cygwin/home/user/pro/col3/bomb/simulation/modelsim/ simulation " "Generated file bomb.vo in folder \"D:/cygwin/home/user/pro/col3/bomb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1483077298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483077298828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:54:58 2016 " "Processing ended: Fri Dec 30 13:54:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483077298828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483077298828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483077298828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1483077298828 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1483077299466 ""}
