Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 10:12:43 2019
| Host         : DESKTOP-45TA9LH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file updown_ctr_behavior_timing_summary_routed.rpt -pb updown_ctr_behavior_timing_summary_routed.pb -rpx updown_ctr_behavior_timing_summary_routed.rpx -warn_on_violation
| Design       : updown_ctr_behavior
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.559        0.000                      0                   40        0.276        0.000                      0                   40        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_5MHz      196.559        0.000                      0                   40        0.276        0.000                      0                   40       13.360        0.000                       0                    34  
  clkfbout_clk_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHz
  To Clock:  clk_out1_clk_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      196.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.559ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.580ns (20.007%)  route 2.319ns (79.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.939     2.077    count[7]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y91          FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                196.559    

Slack (MET) :             196.559ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.580ns (20.007%)  route 2.319ns (79.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.939     2.077    count[7]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y91          FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                196.559    

Slack (MET) :             196.559ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.580ns (20.007%)  route 2.319ns (79.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.939     2.077    count[7]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y91          FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                196.559    

Slack (MET) :             196.559ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.580ns (20.007%)  route 2.319ns (79.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.939     2.077    count[7]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y91          FDCE                                         r  count_reg[4]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                196.559    

Slack (MET) :             196.699ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.580ns (21.022%)  route 2.179ns (78.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.799     1.937    count[7]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y92          FDCE                                         r  count_reg[5]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y92          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                196.699    

Slack (MET) :             196.699ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.580ns (21.022%)  route 2.179ns (78.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.799     1.937    count[7]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y92          FDCE                                         r  count_reg[6]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y92          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                196.699    

Slack (MET) :             196.699ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.580ns (21.022%)  route 2.179ns (78.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.799     1.937    count[7]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X0Y92          FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X0Y92          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                196.699    

Slack (MET) :             196.723ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.580ns (21.207%)  route 2.155ns (78.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  cnt_done_reg/Q
                         net (fo=25, routed)          1.380     1.014    cnt_done
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     1.138 r  count[7]_i_1/O
                         net (fo=8, routed)           0.775     1.913    count[7]_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.604   198.584    CLK_5MHz
    SLICE_X1Y91          FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X1Y91          FDCE (Setup_fdce_C_CE)      -0.205   198.637    count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                196.723    

Slack (MET) :             196.764ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.902ns (64.288%)  route 1.057ns (35.712%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.057     0.691    cnt_done
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     0.815 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.815    count_1sec[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.347 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.347    count_1sec_reg[0]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    count_1sec_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    count_1sec_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.689    count_1sec_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  count_1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.803    count_1sec_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.137 r  count_1sec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.137    count_1sec_reg[20]_i_1_n_6
    SLICE_X1Y87          FDCE                                         r  count_1sec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.601   198.581    CLK_5MHz
    SLICE_X1Y87          FDCE                                         r  count_1sec_reg[21]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062   198.901    count_1sec_reg[21]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                196.764    

Slack (MET) :             196.859ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.807ns (63.103%)  route 1.057ns (36.897%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.718    -0.822    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.057     0.691    cnt_done
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     0.815 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.815    count_1sec[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.347 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.347    count_1sec_reg[0]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.461    count_1sec_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    count_1sec_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.689    count_1sec_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  count_1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.803    count_1sec_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.042 r  count_1sec_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.042    count_1sec_reg[20]_i_1_n_5
    SLICE_X1Y87          FDCE                                         r  count_1sec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.601   198.581    CLK_5MHz
    SLICE_X1Y87          FDCE                                         r  count_1sec_reg[22]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062   198.901    count_1sec_reg[22]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                196.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.603    -0.561    CLK_5MHz
    SLICE_X1Y91          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  count_reg[0]/Q
                         net (fo=3, routed)           0.181    -0.239    count_OBUF[0]
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    count[0]_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.876    -0.797    CLK_5MHz
    SLICE_X1Y91          FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.091    -0.470    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.601%)  route 0.156ns (38.399%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.156    -0.267    cnt_done
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.222 r  count_1sec[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.222    count_1sec[8]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.157 r  count_1sec_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.157    count_1sec_reg[8]_i_1_n_6
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.802    CLK_5MHz
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[9]/C
                         clock pessimism              0.251    -0.551    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.105    -0.446    count_1sec_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.218%)  route 0.155ns (37.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X0Y84          FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.155    -0.268    cnt_done
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  count_1sec[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.223    count_1sec[8]_i_5_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.153 r  count_1sec_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    count_1sec_reg[8]_i_1_n_7
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.802    CLK_5MHz
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[8]/C
                         clock pessimism              0.251    -0.551    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.105    -0.446    count_1sec_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_1sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.566    CLK_5MHz
    SLICE_X1Y82          FDCE                                         r  count_1sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  count_1sec_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.256    count_1sec_reg[3]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  count_1sec[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    count_1sec[0]_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.148 r  count_1sec_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    count_1sec_reg[0]_i_1_n_4
    SLICE_X1Y82          FDCE                                         r  count_1sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.869    -0.804    CLK_5MHz
    SLICE_X1Y82          FDCE                                         r  count_1sec_reg[3]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.105    -0.461    count_1sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_1sec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X1Y85          FDCE                                         r  count_1sec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  count_1sec_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.254    count_1sec_reg[15]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.045    -0.209 r  count_1sec[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.209    count_1sec[12]_i_2_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.146 r  count_1sec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    count_1sec_reg[12]_i_1_n_4
    SLICE_X1Y85          FDCE                                         r  count_1sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.801    CLK_5MHz
    SLICE_X1Y85          FDCE                                         r  count_1sec_reg[15]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.105    -0.459    count_1sec_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_1sec_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X1Y86          FDCE                                         r  count_1sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  count_1sec_reg[19]/Q
                         net (fo=2, routed)           0.169    -0.254    count_1sec_reg[19]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.045    -0.209 r  count_1sec[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.209    count_1sec[16]_i_2_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.146 r  count_1sec_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    count_1sec_reg[16]_i_1_n_4
    SLICE_X1Y86          FDCE                                         r  count_1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.801    CLK_5MHz
    SLICE_X1Y86          FDCE                                         r  count_1sec_reg[19]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.105    -0.459    count_1sec_reg[19]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_1sec_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  count_1sec_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.253    count_1sec_reg[11]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  count_1sec[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    count_1sec[8]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.145 r  count_1sec_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    count_1sec_reg[8]_i_1_n_4
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.802    CLK_5MHz
    SLICE_X1Y84          FDCE                                         r  count_1sec_reg[11]/C
                         clock pessimism              0.238    -0.564    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.105    -0.459    count_1sec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_1sec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.565    CLK_5MHz
    SLICE_X1Y83          FDCE                                         r  count_1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  count_1sec_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.254    count_1sec_reg[7]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.045    -0.209 r  count_1sec[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.209    count_1sec[4]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.146 r  count_1sec_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    count_1sec_reg[4]_i_1_n_4
    SLICE_X1Y83          FDCE                                         r  count_1sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.870    -0.803    CLK_5MHz
    SLICE_X1Y83          FDCE                                         r  count_1sec_reg[7]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDCE (Hold_fdce_C_D)         0.105    -0.460    count_1sec_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.288ns (66.132%)  route 0.147ns (33.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.603    -0.561    CLK_5MHz
    SLICE_X1Y91          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  count_reg[0]/Q
                         net (fo=3, routed)           0.147    -0.273    count_OBUF[0]
    SLICE_X0Y91          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.126 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    count_reg[4]_i_1_n_7
    SLICE_X0Y91          FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.876    -0.797    CLK_5MHz
    SLICE_X0Y91          FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.105    -0.443    count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.566    CLK_5MHz
    SLICE_X1Y82          FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.258    count_1sec_reg[0]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.213    count_1sec[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.143 r  count_1sec_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.143    count_1sec_reg[0]_i_1_n_7
    SLICE_X1Y82          FDCE                                         r  count_1sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.869    -0.804    CLK_5MHz
    SLICE_X1Y82          FDCE                                         r  count_1sec_reg[0]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.105    -0.461    count_1sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      cnt_done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y82      count_1sec_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y84      count_1sec_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y84      count_1sec_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      count_1sec_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      count_1sec_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      count_1sec_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      count_1sec_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      count_1sec_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      count_1sec_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      count_1sec_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      count_1sec_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      count_1sec_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      count_1sec_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      count_1sec_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      count_1sec_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y82      count_1sec_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y82      count_1sec_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      cnt_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      cnt_done_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_1sec_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_1sec_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_1sec_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_1sec_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y83      count_1sec_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y83      count_1sec_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y83      count_1sec_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y83      count_1sec_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHz
  To Clock:  clkfbout_clk_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



