<profile>

<section name = "Vitis HLS Report for 'compute_connectivity_mask'" level="0">
<item name = "Date">Mon Dec 20 18:46:16 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.515 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">884, 884, 3.536 us, 3.536 us, 884, 884, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_connectivity_mask_Pipeline_1_fu_22">compute_connectivity_mask_Pipeline_1, 363, 363, 1.452 us, 1.452 us, 363, 363, no</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28">compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, 125, 125, 0.500 us, 0.500 us, 125, 125, no</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36">compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, 22, 22, 88.000 ns, 88.000 ns, 22, 22, no</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42">compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, 367, 367, 1.468 us, 1.468 us, 367, 367, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 324, 619, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 169, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_connectivity_mask_Pipeline_1_fu_22">compute_connectivity_mask_Pipeline_1, 0, 0, 11, 54, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28">compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, 0, 1, 172, 233, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36">compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, 0, 0, 75, 134, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42">compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, 0, 1, 66, 198, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="connectivity_mask_U">compute_connectivity_mask_connectivity_mask, 16, 0, 0, 0, 10000, 32, 1, 320000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="connectivity_mask_address0">20, 4, 14, 56</column>
<column name="connectivity_mask_address1">20, 4, 14, 56</column>
<column name="connectivity_mask_ce0">20, 4, 1, 4</column>
<column name="connectivity_mask_ce1">20, 4, 1, 4</column>
<column name="connectivity_mask_d1">20, 4, 32, 128</column>
<column name="connectivity_mask_we1">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_1_fu_22_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_connectivity_mask, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_connectivity_mask, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_connectivity_mask, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_connectivity_mask, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_connectivity_mask, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_connectivity_mask, return value</column>
<column name="edge_list_address0">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce0">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q0">in, 32, ap_memory, edge_list, array</column>
<column name="edge_list_address1">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q1">in, 32, ap_memory, edge_list, array</column>
<column name="connectivity_mask_final_address1">out, 14, ap_memory, connectivity_mask_final, array</column>
<column name="connectivity_mask_final_ce1">out, 1, ap_memory, connectivity_mask_final, array</column>
<column name="connectivity_mask_final_we1">out, 1, ap_memory, connectivity_mask_final, array</column>
<column name="connectivity_mask_final_d1">out, 32, ap_memory, connectivity_mask_final, array</column>
</table>
</item>
</section>
</profile>
