#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 27 15:18:56 2023
# Process ID: 16008
# Current directory: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18000 C:\Users\kgrantma\Downloads\Final\Vivado\audio_fft\audio_fft.xpr
# Log file: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/vivado.log
# Journal file: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.xpr
INFO: [Project 1-313] Project file moved from 'C:/KDevelop/guitar-tuner/Vivado/audio_fft' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kgrantma/Downloads/Final/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.082 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/kgrantma/Downloads/Final/Vivado/sources/zedboard_master.xdc
open_bd_design {C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:user:edge_detect:1.0 - edge_detect_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- sfu.ca:user:custom_hps:4.0 - custom_hps_1
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <design_1> from block design file <C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.750 ; gain = 136.652
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kgrantma/Downloads/Final/Vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:vga_controller:1.0 vga_controller_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_HS] [get_bd_pins vga_controller_0/VGA_G] [get_bd_pins vga_controller_0/VGA_B] [get_bd_pins vga_controller_0/VGA_R] [get_bd_pins vga_controller_0/VGA_VS]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
connect_bd_intf_net [get_bd_intf_pins vga_controller_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {120} CONFIG.PCW_EN_CLK2_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120.000000} CONFIG.PCW_EN_CLK2_PORT {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
connect_bd_net [get_bd_pins vga_controller_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins vga_controller_0/pixel_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
set_property location {2 524 1180} [get_bd_cells axi_timer_0]
set_property location {2 550 1037} [get_bd_cells smartconnect_0]
set_property location {2.5 815 1053} [get_bd_cells axi_timer_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_timer_0/S_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_0/M03_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
delete_bd_objs [get_bd_nets M03_ARESETN_1] [get_bd_cells proc_sys_reset_1]
disconnect_bd_net /processing_system7_0_fclk_clk0 [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells ctrl/xlconcat_0]
endgroup
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins ctrl/xlconcat_0/In2]
connect_bd_net [get_bd_pins vga_controller_0/pixel_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins vga_controller_0/rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins vga_controller_0/fifo_rst]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_RCOUNT] [get_bd_pins vga_controller_0/rfifo_count]
WARNING: [BD 41-1306] The connection to interface pin </processing_system7_0/S_AXI_HP1_RCOUNT> is being overridden by the user with net <processing_system7_0_S_AXI_HP1_RCOUNT>. This pin will not be connected as a part of interface connection <S_AXI_HP1_FIFO_CTRL>.
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.horizontal_length {1280} CONFIG.vertical_length {1024} CONFIG.h_front_porch {48} CONFIG.h_sync_pulse {112} CONFIG.h_back_porch {248} CONFIG.v_front_porch {1} CONFIG.v_sync_pulse {3} CONFIG.v_back_porch {38} CONFIG.h_sync_polarity {"1"} CONFIG.v_sync_polarity {"1"}] [get_bd_cells vga_controller_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {108.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKFBOUT_MULT_F {10.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.375} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {127.691} CONFIG.CLKOUT1_PHASE_ERROR {97.646}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x8280_0000 [ 64K ]>.
assign_bd_address -target_address_space /vga_controller_0/M_AXI [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/vga_controller_0/M_AXI' at <0x0000_0000 [ 512M ]>.
startgroup
set_property -dict [list CONFIG.image_buffer1_baseaddr {0x00900000}] [get_bd_cells vga_controller_0]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\kgrantma\Downloads\Final\Vivado\audio_fft\audio_fft.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_interconnect_0/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_interconnect_0/xbar.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /proc_sys_reset_0/interconnect_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /custom_hps_1/s00_axi_aresetn (associated clock /custom_hps_1/s00_axi_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /zed_audio_ctrl_0/S_AXI_ARESETN (associated clock /zed_audio_ctrl_0/S_AXI_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /vga_controller_0/rstn (associated clock /vga_controller_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP1(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP1(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-927] Following properties on pin /zed_audio_ctrl_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/zed_audio_ctrl_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </zed_audio_ctrl_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/pixel_clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/fifo_rst have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vga_controller_0/switch_buffer

Wrote  : <C:\Users\kgrantma\Downloads\Final\Vivado\audio_fft\audio_fft.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP1_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP1_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP1_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP1_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block accelerator/xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/xlconcat_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-3422] Upgraded fifo_generator_0 (FIFO Generator 13.2) from revision 3 to revision 5
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
Exporting to file c:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_interconnect_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Mar 27 16:03:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.runs/synth_1/runme.log
[Mon Mar 27 16:03:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 2415.738 ; gain = 328.969
set_property name VGA_R [get_bd_ports VGA_R_0]
set_property name VGA_G [get_bd_ports VGA_G_0]
set_property name VGA_B [get_bd_ports VGA_B_0]
set_property name VGA_HS [get_bd_ports VGA_HS_0]
set_property name VGA_VS [get_bd_ports VGA_VS_0]
save_bd_design
Wrote  : <C:\Users\kgrantma\Downloads\Final\Vivado\audio_fft\audio_fft.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/axi_interconnect_0/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_interconnect_0/xbar.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/ctrl/axi_dma_0' with propagated value(32). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /proc_sys_reset_0/interconnect_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /custom_hps_1/s00_axi_aresetn (associated clock /custom_hps_1/s00_axi_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /zed_audio_ctrl_0/S_AXI_ARESETN (associated clock /zed_audio_ctrl_0/S_AXI_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /vga_controller_0/rstn (associated clock /vga_controller_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Instead it should be connected to reset source /ctrl/proc_sys_reset_0/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP1(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP1(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-927] Following properties on pin /zed_audio_ctrl_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/zed_audio_ctrl_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </zed_audio_ctrl_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/pixel_clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/fifo_rst have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vga_controller_0/switch_buffer

Wrote  : <C:\Users\kgrantma\Downloads\Final\Vivado\audio_fft\audio_fft.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP1_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP1_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ctrl/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/ctrl/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/ctrl/M_AXI_DMA_DATA_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP1_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP1_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl/axi_interconnect_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Mar 27 16:12:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.runs/synth_1/runme.log
[Mon Mar 27 16:12:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/audio_fft.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2463.238 ; gain = 47.500
write_hw_platform -fixed -include_bit -force -file C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/kgrantma/Downloads/Final/Vivado/audio_fft/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2667.992 ; gain = 204.754
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 17:50:46 2023...
