<stg><name>randombytes</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="0"/>
</and_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:0  %p_0 = alloca i64

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:1  %i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
:2  %block = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %i_1

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 16, i64* %p_0

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %p_0_load = load i64* %p_0

]]></Node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln231 = icmp eq i64 %p_0_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln231, label %9, label %sign_label1_begin

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sign_label1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str415) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln231"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sign_label1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str415)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
sign_label1_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:0  call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i5 [ 15, %sign_label1_begin ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln233 = sext i5 %j_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_0, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln234 = zext i32 %sext_ln233 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="DRBG_ctx_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:2  %DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="DRBG_ctx_V_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:2  %DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="DRBG_ctx_V_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln234 = icmp eq i8 %DRBG_ctx_V_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln234, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:0  store i8 0, i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %j = add i5 %j_0, -1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln237 = add i8 %DRBG_ctx_V_load, 1

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:1  store i8 %add_ln237, i8* %DRBG_ctx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0">
<![CDATA[
.loopexit:0  call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0">
<![CDATA[
.loopexit:0  call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:1  %tmp_2 = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_0_load, i32 4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
.loopexit:2  %icmp_ln251 = icmp eq i60 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:3  br i1 %icmp_ln251, label %.preheader.preheader, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %loop_0 = phi i5 [ %loop_1, %6 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.preheader3:1  %zext_ln254 = zext i5 %loop_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:2  %icmp_ln254 = icmp eq i5 %loop_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:4  %loop_1 = add i5 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln254, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln255 = zext i5 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="block_addr"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4">
<![CDATA[
:3  %block_load = load i8* %block_addr, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_1_load_1 = load i32* %i_1

]]></Node>
<StgValue><ssdm name="i_1_load_1"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i = add nsw i32 %i_1_load_1, 16

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %add_ln257 = add i64 %p_0_load, -16

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  store i32 %i, i32* %i_1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
:4  store i64 %add_ln257, i64* %p_0

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %sign_label1_end

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %loop1_0 = phi i4 [ %loop, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop1_0"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader:1  %zext_ln261_1 = zext i4 %loop1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln261_1"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4">
<![CDATA[
.preheader:2  %zext_ln261 = zext i4 %loop1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:3  %icmp_ln261 = icmp ult i64 %zext_ln261, %p_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln261"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %loop = add i4 %loop1_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln261, label %8, label %sign_label1_end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="block_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:2  %block_load_1 = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
sign_label1_end.loopexit:0  store i64 0, i64* %p_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
sign_label1_end.loopexit:1  br label %sign_label1_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="0"/>
</and_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sign_label1_end:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str415, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln261" val="0"/>
</and_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
sign_label1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_1_load_2 = load i32* %i_1

]]></Node>
<StgValue><ssdm name="i_1_load_2"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4">
<![CDATA[
:3  %block_load = load i8* %block_addr, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln255 = add nsw i32 %i_1_load_2, %zext_ln254

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:5  %sext_ln255 = sext i32 %add_ln255 to i64

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_addr = getelementptr [32 x i8]* %x, i64 0, i64 %sext_ln255

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:7  store i8 %block_load, i8* %x_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_1_load = load i32* %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:2  %block_load_1 = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load_1"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln262 = add nsw i32 %zext_ln261_1, %i_1_load

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln262 = sext i32 %add_ln262 to i64

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %x_addr_1 = getelementptr [32 x i8]* %x, i64 0, i64 %sext_ln262

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:6  store i8 %block_load_1, i8* %x_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="91" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:0  call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:1  %DRBG_ctx_reseed_coun = load i32* @DRBG_ctx_reseed_counter, align 4

]]></Node>
<StgValue><ssdm name="DRBG_ctx_reseed_coun"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln268 = add nsw i32 %DRBG_ctx_reseed_coun, 1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  store i32 %add_ln268, i32* @DRBG_ctx_reseed_counter, align 4

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
