# Agentic Circuit Specifications

This directory contains the human-readable contracts for Agentic Circuit.
Machine-readable schemas under [`schemas`](../../schemas) and MLIR ODS
definitions under [`include/acir`](../../include/acir) remain the executable
sources of truth.

The generated [official Queue building-block catalog](../../schemas/opcodes-v0.2.json)
records the closed opcode roles, arity, constants, backend realizations, and
refinement observations.

## v0.3 prototypes

- [DMA and memory interaction prototype](agentic-circuit-dma-memory-v0.3-prototype.md)
  defines the serial ACPy syntax and native ACIR contract for one blocking DMA
  transfer. Backend realization is intentionally deferred.

## Queue/Var v0.2

- [Queue/Var v0.2 Specification Manual](agentic-circuit-v0.2.md) defines the
  implementation-facing serial Python, ACIR, gfsim, PYC, and refinement
  contract.
- [Queue/Var v0.2 团队 Specification 手册](agentic-circuit-v0.2-team-manual.zh-CN.md)
  provides a Chinese teammate-facing overview, common patterns, executable
  examples, backend differences, and troubleshooting guidance.
- [Queue/Var v0.2 Proposal Manual](agentic-circuit-queue-var-v0.2-proposal.md)
  records design rationale and the planned complete building-block inventory.

## Historical v0.1 contracts

- [Interface Evolution](interface-evolution-v0.1.md)
- [ACIR Core](acir-core-v0.1.md)
- [Python-to-ACIR Lowering](python-to-acir-lowering-v0.1.md)
- [Agentic Python and CLI](agentic-python-cli-v0.1.md)
- [ACIR Standard Library](acir-stdlib-v0.1.md)
- [ACSim and gfsim Lowering](acsim-gfsim-lowering-v0.1.md)
- [gfsim Runtime ABI](gfsim-runtime-abi-v0.1.md)
- [PTO Trace Schema](pto-trace-schema-v0.1.md)
- [ACIR Process-State Plan](acir-process-state-plan-v0.1.md)
