// Seed: 1133000174
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_4 = 32'd28
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_4 = id_6;
  wire [-1  -  id_4 : id_2] id_7;
  parameter id_8 = 1;
endmodule
module module_2 (
    input  uwire   id_0,
    output supply1 id_1
);
  final $clog2(93);
  ;
  localparam id_3 = 1;
  module_0 modCall_1 ();
  logic id_4;
  assign id_1 = id_4;
  assign id_1 = 1;
  assign id_4 = -1;
  logic id_5;
  logic id_6;
  ;
  buf primCall (id_1, id_3);
endmodule
