# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../async_counter.srcs/sources_1/new/async_counter_ap.sv" \

verilog xil_defaultlib  \
"../../../../async_counter.srcs/sim_1/new/async_counter_ap_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
