{
  "design": {
    "design_info": {
      "boundary_crc": "0x16B2273716B22737",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../4BIT_ALU.gen/sources_1/bd/alu_bd",
      "name": "alu_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ALU_4bit_74181_0": ""
    },
    "ports": {
      "A": {
        "direction": "I"
      },
      "B": {
        "direction": "I"
      },
      "S": {
        "direction": "I"
      },
      "M": {
        "direction": "I"
      },
      "Cn": {
        "direction": "I"
      },
      "F": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "P": {
        "direction": "O"
      },
      "G": {
        "direction": "O"
      },
      "Cn_out": {
        "direction": "O"
      },
      "A_eq_B": {
        "direction": "O"
      }
    },
    "components": {
      "ALU_4bit_74181_0": {
        "vlnv": "xilinx.com:module_ref:ALU_4bit_74181:1.0",
        "xci_name": "alu_bd_ALU_4bit_74181_0_0",
        "xci_path": "ip\\alu_bd_ALU_4bit_74181_0_0\\alu_bd_ALU_4bit_74181_0_0.xci",
        "inst_hier_path": "ALU_4bit_74181_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU_4bit_74181",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "S": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "M": {
            "direction": "I"
          },
          "Cn": {
            "direction": "I"
          },
          "F": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "P": {
            "direction": "O"
          },
          "G": {
            "direction": "O"
          },
          "Cn_out": {
            "direction": "O"
          },
          "A_eq_B": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ALU_4bit_74181_0_A_eq_B": {
        "ports": [
          "ALU_4bit_74181_0/A_eq_B",
          "A_eq_B"
        ]
      },
      "ALU_4bit_74181_0_Cn_out": {
        "ports": [
          "ALU_4bit_74181_0/Cn_out",
          "Cn_out"
        ]
      },
      "ALU_4bit_74181_0_F": {
        "ports": [
          "ALU_4bit_74181_0/F",
          "F"
        ]
      },
      "ALU_4bit_74181_0_G": {
        "ports": [
          "ALU_4bit_74181_0/G",
          "G"
        ]
      },
      "ALU_4bit_74181_0_P": {
        "ports": [
          "ALU_4bit_74181_0/P",
          "P"
        ]
      },
      "A_1": {
        "ports": [
          "A",
          "ALU_4bit_74181_0/A"
        ]
      },
      "B_1": {
        "ports": [
          "B",
          "ALU_4bit_74181_0/B"
        ]
      },
      "Cn_1": {
        "ports": [
          "Cn",
          "ALU_4bit_74181_0/Cn"
        ]
      },
      "M_1": {
        "ports": [
          "M",
          "ALU_4bit_74181_0/M"
        ]
      },
      "S_1": {
        "ports": [
          "S",
          "ALU_4bit_74181_0/S"
        ]
      }
    }
  }
}