# create_debug_core u_ila_0 ila
# set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
# set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
# set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
# set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
# set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
# set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
# set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
# set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
# set_property port_width 1 [get_debug_ports u_ila_0/clk]
# connect_debug_port u_ila_0/clk [get_nets [list u_design_1/clk_wiz_0/inst/clk_out1]]
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
# set_property port_width 2 [get_debug_ports u_ila_0/probe0]
# connect_debug_port u_ila_0/probe0 [get_nets [list {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_id[0]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_id[1]}]]
# create_debug_port u_ila_0 probe
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
# set_property port_width 32 [get_debug_ports u_ila_0/probe1]
# connect_debug_port u_ila_0/probe1 [get_nets [list {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[0]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[1]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[2]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[3]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[4]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[5]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[6]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[7]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[8]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[9]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[10]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[11]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[12]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[13]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[14]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[15]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[16]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[17]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[18]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[19]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[20]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[21]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[22]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[23]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[24]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[25]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[26]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[27]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[28]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[29]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[30]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_instr[31]}]]
# create_debug_port u_ila_0 probe
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
# set_property port_width 32 [get_debug_ports u_ila_0/probe2]
# connect_debug_port u_ila_0/probe2 [get_nets [list {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[0]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[1]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[2]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[3]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[4]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[5]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[6]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[7]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[8]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[9]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[10]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[11]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[12]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[13]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[14]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[15]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[16]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[17]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[18]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[19]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[20]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[21]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[22]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[23]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[24]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[25]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[26]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[27]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[28]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[29]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[30]} {u_jfive_controller/u_jfive_core/u_jfive_execution/exe_pc[31]}]]
# create_debug_port u_ila_0 probe
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
# set_property port_width 1 [get_debug_ports u_ila_0/probe3]
# connect_debug_port u_ila_0/probe3 [get_nets [list u_jfive_controller/u_jfive_core/u_jfive_execution/exe_valid]]
# set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
# set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
# set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
# connect_debug_port dbg_hub/clk [get_nets clk]
