$date
	Mon Jul  1 22:03:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Receptor $end
$var wire 1 ! WR_STB $end
$var wire 16 " WR_DATA [15:0] $end
$var wire 1 # RESET $end
$var wire 16 $ RD_DATA [15:0] $end
$var wire 32 % MDIO_OUT [31:0] $end
$var wire 1 & MDIO_OE $end
$var wire 1 ' MDIO_IN $end
$var wire 1 ( MDIO_DONE $end
$var wire 1 ) MDC $end
$var wire 5 * ADDR [4:0] $end
$scope module prueba $end
$var wire 1 ! WR_STB $end
$var wire 16 + WR_DATA [15:0] $end
$var wire 1 ' MDIO_IN $end
$var wire 1 ( MDIO_DONE $end
$var wire 5 , ADDR [4:0] $end
$var reg 1 ) MDC $end
$var reg 1 & MDIO_OE $end
$var reg 1 - MDIO_OUT $end
$var reg 16 . RD_DATA [15:0] $end
$var reg 1 # RESET $end
$upscope $end
$scope module receptor $end
$var wire 1 ) MDC $end
$var wire 1 & MDIO_OE $end
$var wire 32 / MDIO_OUT [31:0] $end
$var wire 16 0 RD_DATA [15:0] $end
$var wire 1 # RESET $end
$var reg 5 1 ADDR [4:0] $end
$var reg 16 2 DATA [15:0] $end
$var reg 1 ( MDIO_DONE $end
$var reg 1 ' MDIO_IN $end
$var reg 2 3 OP [1:0] $end
$var reg 5 4 PHYADDR [4:0] $end
$var reg 5 5 REGADDR [4:0] $end
$var reg 2 6 ST [1:0] $end
$var reg 2 7 TA [1:0] $end
$var reg 16 8 WR_DATA [15:0] $end
$var reg 1 ! WR_STB $end
$var reg 6 9 data_counter [5:0] $end
$var reg 1 : internal_rst $end
$var reg 4 ; state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
0:
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b1 2
b0 1
bx 0
b1 /
bx .
1-
b0 ,
b0 +
b0 *
0)
0(
0'
0&
b1 %
bx $
0#
b0 "
0!
$end
#5
b1 ;
1)
#10
0)
1#
b1000111111110001 $
b1000111111110001 .
b1000111111110001 0
#15
1)
#20
0)
#25
1)
#30
0)
1&
#35
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#40
0)
#45
b1 9
1'
1)
#50
0)
#55
b10 9
0'
1)
#60
0)
#65
b11 9
1)
#70
0)
#75
b100 9
1)
#80
0)
#85
b101 9
1'
1)
#90
0)
#95
b110 9
1)
#100
0)
#105
b111 9
1)
#110
0)
#115
b1000 9
1)
#120
0)
#125
b1001 9
1)
#130
0)
#135
b1010 9
1)
#140
0)
#145
b1011 9
1)
#150
0)
#155
b1100 9
1)
#160
0)
#165
b1101 9
0'
1)
#170
0)
#175
b1110 9
1)
#180
0)
#185
b1111 9
1)
#190
0)
#195
b1000 ;
1(
b10000 9
1'
1)
#200
0)
#205
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#210
0)
#215
b1 ;
1)
#220
0)
#225
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#230
0)
#235
b1 9
1'
1)
#240
0)
#245
b10 9
0'
1)
#250
0)
#255
b11 9
1)
#260
0)
#265
b100 9
1)
#270
0)
#275
b101 9
1'
1)
#280
0)
#285
b110 9
1)
#290
0)
#295
b111 9
1)
#300
0)
#305
b1000 9
1)
#310
0)
#315
b1001 9
1)
#320
0)
#325
b1010 9
1)
#330
0)
#335
b1011 9
1)
#340
0)
#345
b1100 9
1)
#350
0)
#355
b1101 9
0'
1)
#360
0)
#365
b1110 9
1)
#370
0)
#375
b1111 9
1)
#380
0)
#385
b1000 ;
1(
b10000 9
1'
1)
#390
0)
#395
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#400
0)
#405
b1 ;
1)
#410
0)
#415
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#420
0)
#425
b1 9
1'
1)
#430
0)
#435
b10 9
0'
1)
#440
0)
#445
b11 9
1)
#450
0)
#455
b100 9
1)
#460
0)
#465
b101 9
1'
1)
#470
0)
#475
b110 9
1)
#480
0)
#485
b111 9
1)
#490
0)
#495
b1000 9
1)
#500
0)
#505
b1001 9
1)
#510
0)
#515
b1010 9
1)
#520
0)
#525
b1011 9
1)
#530
0)
#535
b1100 9
1)
#540
0)
#545
b1101 9
0'
1)
#550
0)
#555
b1110 9
1)
#560
0)
#565
b1111 9
1)
#570
0)
#575
b1000 ;
1(
b10000 9
1'
1)
#580
0)
#585
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#590
0)
#595
b1 ;
1)
#600
0)
#605
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#610
0)
#615
b1 9
1'
1)
#620
0)
#625
b10 9
0'
1)
#630
0)
#635
b11 9
1)
#640
0)
#645
b100 9
1)
#650
0)
#655
b101 9
1'
1)
#660
0)
#665
b110 9
1)
#670
0)
#675
b111 9
1)
#680
0)
#685
b1000 9
1)
#690
0)
#695
b1001 9
1)
#700
0)
#705
b1010 9
1)
#710
0)
#715
b1011 9
1)
#720
0)
0&
#725
b1100 9
1)
#730
0)
#735
b1101 9
0'
1)
#740
0)
1&
#745
b1110 9
1)
#750
0)
#755
b1111 9
1)
#760
0)
#765
b1000 ;
1(
b10000 9
1'
1)
#770
0)
#775
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#780
0)
#785
b1 ;
1)
#790
0)
#795
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#800
0)
#805
b1 9
1'
1)
#810
0)
#815
b10 9
0'
1)
#820
0)
#825
b11 9
1)
#830
0)
#835
b100 9
1)
#840
0)
#845
b101 9
1'
1)
#850
0)
#855
b110 9
1)
#860
0)
#865
b111 9
1)
#870
0)
#875
b1000 9
1)
#880
0)
#885
b1001 9
1)
#890
0)
#895
b1010 9
1)
#900
0)
#905
b1011 9
1)
#910
0)
#915
b1100 9
1)
#920
0)
#925
b1101 9
0'
1)
#930
0)
#935
b1110 9
1)
#940
0)
#945
b1111 9
1)
#950
0)
#955
b1000 ;
1(
b10000 9
1'
1)
#960
0)
#965
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#970
0)
#975
b1 ;
1)
#980
0)
#985
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#990
0)
#995
b1 9
1'
1)
#1000
0)
#1005
b10 9
0'
1)
#1010
0)
#1015
b11 9
1)
#1020
0)
#1025
b100 9
1)
#1030
0)
#1035
b101 9
1'
1)
#1040
0)
#1045
b110 9
1)
#1050
0)
#1055
b111 9
1)
#1060
0)
#1065
b1000 9
1)
#1070
0)
#1075
b1001 9
1)
#1080
0)
#1085
b1010 9
1)
#1090
0)
#1095
b1011 9
1)
#1100
0)
#1105
b1100 9
1)
#1110
0)
#1115
b1101 9
0'
1)
#1120
0)
#1125
b1110 9
1)
#1130
0)
#1135
b1111 9
1)
#1140
0)
#1145
b1000 ;
1(
b10000 9
1'
1)
#1150
0)
#1155
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#1160
0)
#1165
b1 ;
1)
#1170
0)
#1175
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#1180
0)
#1185
b1 9
1'
1)
#1190
0)
#1195
b10 9
0'
1)
#1200
0)
#1205
b11 9
1)
#1210
0)
#1215
b100 9
1)
#1220
0)
#1225
b101 9
1'
1)
#1230
0)
#1235
b110 9
1)
#1240
0)
#1245
b111 9
1)
#1250
0)
#1255
b1000 9
1)
#1260
0)
#1265
b1001 9
1)
#1270
0)
#1275
b1010 9
1)
#1280
0)
#1285
b1011 9
1)
#1290
0)
#1295
b1100 9
1)
#1300
0)
#1305
b1101 9
0'
1)
#1310
0)
#1315
b1110 9
1)
#1320
0)
#1325
b1111 9
1)
#1330
0)
#1335
b1000 ;
1(
b10000 9
1'
1)
#1340
0)
#1345
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#1350
0)
#1355
b1 ;
1)
#1360
0)
#1365
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#1370
0)
#1375
b1 9
1'
1)
#1380
0)
#1385
b10 9
0'
1)
#1390
0)
#1395
b11 9
1)
#1400
0)
#1405
b100 9
1)
#1410
b0 9
b0 "
b0 +
b0 8
b0 ;
0)
0#
#1415
b1 ;
1)
#1420
0)
#1425
b1 "
b1 +
b1 8
b100 ;
b0 9
1)
#1430
0)
#1435
b1 9
1'
1)
#1440
0)
#1445
b10 9
0'
1)
#1450
0)
#1455
b11 9
1)
#1460
0)
#1465
b100 9
1)
#1470
0)
#1475
b101 9
1'
1)
#1480
0)
#1485
b110 9
1)
#1490
0)
#1495
b111 9
1)
#1500
0)
#1505
b1000 9
1)
#1510
0)
#1515
b1001 9
1)
#1520
0)
#1525
b1010 9
1)
#1530
0)
#1535
b1011 9
1)
#1540
0)
#1545
b1100 9
1)
#1550
0)
#1555
b1101 9
0'
1)
#1560
0)
#1565
b1110 9
1)
#1570
0)
#1575
b1111 9
1)
#1580
0)
#1585
b1000 ;
1(
b10000 9
1'
1)
#1590
0)
#1595
b0 9
b0 "
b0 +
b0 8
0'
0:
b0 ;
0(
1)
#1600
0)
#1605
b1 ;
1)
#1610
0)
