<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="/export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c4c636a5ea414d4a96292b447fb90ea0"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_gnd_1/design_1_gnd_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_vcc_0/design_1_vcc_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_xlconcat_1_0/design_1_xlconcat_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_v_tpg_1_0/design_1_v_tpg_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_v_tc_1_0/design_1_v_tc_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_v_osd_1_0/design_1_v_osd_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_slice_7_0_1/design_1_slice_7_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_slice_15_8_0/design_1_slice_15_8_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_mig_1_0/design_1_mig_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_mdm_1_0/design_1_mdm_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_lmb_v10_2_1/design_1_lmb_v10_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_lmb_bram_if_cntlr_2_1/design_1_lmb_bram_if_cntlr_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_hdmi_interface_0_0/design_1_hdmi_interface_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_timer_1_0/design_1_axi_timer_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_perf_mon_0_0/design_1_axi_perf_mon_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_interconnect_2_1/design_1_axi_interconnect_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_interconnect_1_0/design_1_axi_interconnect_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_intc_1_0/design_1_axi_intc_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_lmb_v10_2_1/design_1_lmb_v10_2_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_timer_1_0/design_1_axi_timer_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_intc_1_0/design_1_axi_intc_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_0/design_1_axi_interconnect_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_interconnect_2_1/design_1_axi_interconnect_2_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_0/design_1_axi_perf_mon_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_v_osd_1_0/design_1_v_osd_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/design_1_xlconcat_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_2_1/design_1_lmb_bram_if_cntlr_2_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_v_tpg_1_0/design_1_v_tpg_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_vcc_0/design_1_vcc_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_gnd_1/design_1_gnd_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../local_pcores"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/HW/top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../top.xdc"/>
          <Attr Name="ImportTime" Val="1390797836"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/HW/top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2013">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2013">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
