{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:08:38 2016 " "Info: Processing started: Mon Aug 01 21:08:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max2 -c max2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off max2 -c max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "max2 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"max2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "Warning: No exact pin location assignment(s) for 1 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "5_56MHz " "Info: Pin 5_56MHz not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { 5_56MHz } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "5_56MHz Global clock in PIN 14 " "Info: Automatically promoted signal \"5_56MHz\" to use Global clock in PIN 14" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "dp " "Warning: Ignored I/O standard assignment to node \"dp\"" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dp" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dp " "Warning: Node \"dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dp" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[1\] " "Warning: Node \"f0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[2\] " "Warning: Node \"f0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[3\] " "Warning: Node \"f0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[4\] " "Warning: Node \"f0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[5\] " "Warning: Node \"f0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[6\] " "Warning: Node \"f0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[7\] " "Warning: Node \"f0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[8\] " "Warning: Node \"f0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[9\] " "Warning: Node \"f0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[1\] " "Warning: Node \"f1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[2\] " "Warning: Node \"f1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[3\] " "Warning: Node \"f1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[4\] " "Warning: Node \"f1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[5\] " "Warning: Node \"f1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[6\] " "Warning: Node \"f1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[7\] " "Warning: Node \"f1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[8\] " "Warning: Node \"f1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[9\] " "Warning: Node \"f1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[1\] " "Warning: Node \"f2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[2\] " "Warning: Node \"f2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[3\] " "Warning: Node \"f2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[4\] " "Warning: Node \"f2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[5\] " "Warning: Node \"f2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[6\] " "Warning: Node \"f2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[7\] " "Warning: Node \"f2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[8\] " "Warning: Node \"f2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[9\] " "Warning: Node \"f2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[1\] " "Warning: Node \"f3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[2\] " "Warning: Node \"f3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[3\] " "Warning: Node \"f3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[4\] " "Warning: Node \"f3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[5\] " "Warning: Node \"f3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[6\] " "Warning: Node \"f3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[7\] " "Warning: Node \"f3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[8\] " "Warning: Node \"f3\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[9\] " "Warning: Node \"f3\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[1\] " "Warning: Node \"f4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[2\] " "Warning: Node \"f4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[3\] " "Warning: Node \"f4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[4\] " "Warning: Node \"f4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[5\] " "Warning: Node \"f4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[6\] " "Warning: Node \"f4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[7\] " "Warning: Node \"f4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[8\] " "Warning: Node \"f4\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[9\] " "Warning: Node \"f4\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[1\] " "Warning: Node \"f5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[2\] " "Warning: Node \"f5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[3\] " "Warning: Node \"f5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[4\] " "Warning: Node \"f5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[5\] " "Warning: Node \"f5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[6\] " "Warning: Node \"f5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[7\] " "Warning: Node \"f5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[8\] " "Warning: Node \"f5\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[9\] " "Warning: Node \"f5\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_gnd\[0\] " "Warning: Node \"outside_gnd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_gnd\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_gnd\[1\] " "Warning: Node \"outside_gnd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_gnd\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_vcc\[0\] " "Warning: Node \"outside_vcc\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_vcc\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_vcc\[1\] " "Warning: Node \"outside_vcc\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_vcc\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pt_left " "Warning: Node \"pt_left\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pt_left" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pt_right " "Warning: Node \"pt_right\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pt_right" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.004 ns register pin " "Info: Estimated most critical path is register to pin delay of 26.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff:inst83\|dffs\[2\] 1 REG LAB_X4_Y4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y4; Fanout = 7; REG Node = 'lpm_dff:inst83\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff:inst83|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.747 ns) 1.868 ns add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[2\]~COUT 2 COMB LAB_X4_Y4 2 " "Info: 2: + IC(1.121 ns) + CELL(0.747 ns) = 1.868 ns; Loc. = LAB_X4_Y4; Fanout = 2; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[2\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { lpm_dff:inst83|dffs[2] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|add_sub_cell[2]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.683 ns add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[3\] 3 COMB LAB_X4_Y4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.683 ns; Loc. = LAB_X4_Y4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|add_sub_cell[2]~COUT add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.914 ns) 3.939 ns add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~377 4 COMB LAB_X4_Y4 1 " "Info: 4: + IC(0.342 ns) + CELL(0.914 ns) = 3.939 ns; Loc. = LAB_X4_Y4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~377'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 5.119 ns add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~378 5 COMB LAB_X4_Y4 3 " "Info: 5: + IC(0.266 ns) + CELL(0.914 ns) = 5.119 ns; Loc. = LAB_X4_Y4; Fanout = 3; COMB Node = 'add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~378'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.747 ns) 7.867 ns add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT 6 COMB LAB_X2_Y4 1 " "Info: 6: + IC(2.001 ns) + CELL(0.747 ns) = 7.867 ns; Loc. = LAB_X2_Y4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.682 ns add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|result\[4\] 7 COMB LAB_X2_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 8.682 ns; Loc. = LAB_X2_Y4; Fanout = 2; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|result\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.200 ns) 11.009 ns add3hours:inst12\|inst24~9 8 COMB LAB_X3_Y2 7 " "Info: 8: + IC(2.127 ns) + CELL(0.200 ns) = 11.009 ns; Loc. = LAB_X3_Y2; Fanout = 7; COMB Node = 'add3hours:inst12\|inst24~9'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 } "NODE_NAME" } } { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 640 1480 1544 688 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.747 ns) 13.101 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT 9 COMB LAB_X4_Y2 1 " "Info: 9: + IC(1.345 ns) + CELL(0.747 ns) = 13.101 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.224 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 10 COMB LAB_X4_Y2 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 13.224 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.039 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~1 11 COMB LAB_X4_Y2 7 " "Info: 11: + IC(0.000 ns) + CELL(0.815 ns) = 14.039 ns; Loc. = LAB_X4_Y2; Fanout = 7; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~1'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.200 ns) 15.619 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3483 12 COMB LAB_X3_Y2 1 " "Info: 12: + IC(1.380 ns) + CELL(0.200 ns) = 15.619 ns; Loc. = LAB_X3_Y2; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3483'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3483 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 16.799 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3484 13 COMB LAB_X3_Y2 1 " "Info: 13: + IC(0.980 ns) + CELL(0.200 ns) = 16.799 ns; Loc. = LAB_X3_Y2; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3484'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3483 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.914 ns) 19.073 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3485 14 COMB LAB_X4_Y1 1 " "Info: 14: + IC(1.360 ns) + CELL(0.914 ns) = 19.073 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3485'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 20.253 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3487 15 COMB LAB_X4_Y1 1 " "Info: 15: + IC(0.669 ns) + CELL(0.511 ns) = 20.253 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3487'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 21.433 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3489 16 COMB LAB_X4_Y1 1 " "Info: 16: + IC(0.669 ns) + CELL(0.511 ns) = 21.433 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3489'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(2.322 ns) 26.004 ns f3\[0\] 17 PIN PIN_58 0 " "Info: 17: + IC(2.249 ns) + CELL(2.322 ns) = 26.004 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'f3\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 8 464 640 24 "f3\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.495 ns ( 44.20 % ) " "Info: Total cell delay = 11.495 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.509 ns ( 55.80 % ) " "Info: Total interconnect delay = 14.509 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.004 ns" { lpm_dff:inst83|dffs[2] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|add_sub_cell[2]~COUT add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3483 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[6\] GND " "Info: Pin led\[6\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[6] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[5\] GND " "Info: Pin led\[5\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[5] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[4\] GND " "Info: Pin led\[4\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[4] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[3\] GND " "Info: Pin led\[3\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[3] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.fit.smsg " "Info: Generated suppressed messages file D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:08:41 2016 " "Info: Processing ended: Mon Aug 01 21:08:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
