Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Mon Dec 26 14:43:13 2022
| Host              : rhel8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ShiftFIFO_timing_summary_routed.rpt -pb ShiftFIFO_timing_summary_routed.pb -rpx ShiftFIFO_timing_summary_routed.rpx -warn_on_violation
| Design            : ShiftFIFO
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   98          inf        0.000                      0                   98           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.845ns  (logic 2.674ns (55.201%)  route 2.170ns (44.799%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[2]/Q
                         net (fo=67, routed)          0.721     0.800    io_deq_bits_shiftMem/readData_6_m/m/Q[2]
    SLICE_X94Y331        SRLC32E (Prop_G6LUT_SLICEM_A[2]_Q)
                                                      0.090     0.890 r  io_deq_bits_shiftMem/readData_6_m/m/ShiftReg_reg[0]_srl32__0/Q
                         net (fo=1, routed)           0.017     0.907    io_deq_bits_shiftMem/readData_6_m/m/ShiftReg_reg[0]_srl32__0_n_0
    SLICE_X94Y331        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     0.967 r  io_deq_bits_shiftMem/readData_6_m/m/ShiftReg_reg[0]_mux/O
                         net (fo=1, routed)           0.000     0.967    io_deq_bits_shiftMem/readData_6_m/m/ShiftReg_reg[0]_mux_n_0
    SLICE_X94Y331        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     0.995 r  io_deq_bits_shiftMem/readData_6_m/m/ShiftReg_reg[0]_mux__3/O
                         net (fo=1, routed)           0.138     1.133    io_deq_bits_shiftMem/readData_6_m/m/ShiftReg_reg[0]_mux__3_n_0
    SLICE_X95Y331        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.232 r  io_deq_bits_shiftMem/readData_6_m/m/io_deq_bits_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.294     2.526    io_deq_bits_OBUF[6]
    F5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.318     4.845 r  io_deq_bits_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.845    io_deq_bits[6]
    F5                                                                r  io_deq_bits[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.668ns  (logic 2.675ns (57.298%)  route 1.993ns (42.702%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[2]/Q
                         net (fo=67, routed)          0.962     1.041    io_deq_bits_shiftMem/readData_0_m/m/Q[2]
    SLICE_X96Y333        SRLC32E (Prop_G6LUT_SLICEM_A[2]_Q)
                                                      0.090     1.131 r  io_deq_bits_shiftMem/readData_0_m/m/ShiftReg_reg[0]_srl32__0/Q
                         net (fo=1, routed)           0.017     1.148    io_deq_bits_shiftMem/readData_0_m/m/ShiftReg_reg[0]_srl32__0_n_0
    SLICE_X96Y333        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     1.208 r  io_deq_bits_shiftMem/readData_0_m/m/ShiftReg_reg[0]_mux/O
                         net (fo=1, routed)           0.000     1.208    io_deq_bits_shiftMem/readData_0_m/m/ShiftReg_reg[0]_mux_n_0
    SLICE_X96Y333        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     1.236 r  io_deq_bits_shiftMem/readData_0_m/m/ShiftReg_reg[0]_mux__3/O
                         net (fo=1, routed)           0.138     1.374    io_deq_bits_shiftMem/readData_0_m/m/ShiftReg_reg[0]_mux__3_n_0
    SLICE_X97Y333        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.473 r  io_deq_bits_shiftMem/readData_0_m/m/io_deq_bits_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.876     2.349    io_deq_bits_OBUF[0]
    F6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.319     4.668 r  io_deq_bits_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.668    io_deq_bits[0]
    F6                                                                r  io_deq_bits[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.517ns  (logic 2.698ns (59.725%)  route 1.819ns (40.275%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[2]/Q
                         net (fo=67, routed)          0.841     0.920    io_deq_bits_shiftMem/readData_5_m/m/Q[2]
    SLICE_X96Y329        SRLC32E (Prop_F6LUT_SLICEM_A[2]_Q)
                                                      0.088     1.008 r  io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_srl32__1/Q
                         net (fo=1, routed)           0.023     1.031    io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_srl32__1_n_0
    SLICE_X96Y329        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     1.092 r  io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_mux__0/O
                         net (fo=1, routed)           0.000     1.092    io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_mux__0_n_0
    SLICE_X96Y329        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     1.120 r  io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_mux__3/O
                         net (fo=1, routed)           0.224     1.344    io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_mux__3_n_0
    SLICE_X97Y330        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.441 r  io_deq_bits_shiftMem/readData_5_m/m/io_deq_bits_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.731     2.172    io_deq_bits_OBUF[5]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     4.517 r  io_deq_bits_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.517    io_deq_bits[5]
    A5                                                                r  io_deq_bits[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 2.630ns (60.190%)  route 1.739ns (39.810%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[2]/Q
                         net (fo=67, routed)          0.774     0.853    io_deq_bits_shiftMem/readData_1_m/m/Q[2]
    SLICE_X94Y333        SRLC32E (Prop_D6LUT_SLICEM_A[2]_Q)
                                                      0.088     0.941 r  io_deq_bits_shiftMem/readData_1_m/m/ShiftReg_reg[0]_srl32__3/Q
                         net (fo=1, routed)           0.025     0.966    io_deq_bits_shiftMem/readData_1_m/m/ShiftReg_reg[0]_srl32__3_n_0
    SLICE_X94Y333        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     1.028 r  io_deq_bits_shiftMem/readData_1_m/m/ShiftReg_reg[0]_mux__1/O
                         net (fo=1, routed)           0.000     1.028    io_deq_bits_shiftMem/readData_1_m/m/ShiftReg_reg[0]_mux__1_n_0
    SLICE_X94Y333        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     1.058 r  io_deq_bits_shiftMem/readData_1_m/m/ShiftReg_reg[0]_mux__4/O
                         net (fo=1, routed)           0.134     1.192    io_deq_bits_shiftMem/readData_1_m/m/ShiftReg_reg[0]_mux__4_n_0
    SLICE_X95Y333        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.243 r  io_deq_bits_shiftMem/readData_1_m/m/io_deq_bits_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.049    io_deq_bits_OBUF[1]
    E5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.320     4.369 r  io_deq_bits_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.369    io_deq_bits[1]
    E5                                                                r  io_deq_bits[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 2.684ns (61.652%)  route 1.670ns (38.348%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[0]/C
    SLICE_X95Y330        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[0]/Q
                         net (fo=70, routed)          0.707     0.786    io_deq_bits_shiftMem/readData_4_m/m/Q[0]
    SLICE_X96Y332        SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.122     0.908 r  io_deq_bits_shiftMem/readData_4_m/m/ShiftReg_reg[0]_srl32__3/Q
                         net (fo=1, routed)           0.025     0.933    io_deq_bits_shiftMem/readData_4_m/m/ShiftReg_reg[0]_srl32__3_n_0
    SLICE_X96Y332        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     0.995 r  io_deq_bits_shiftMem/readData_4_m/m/ShiftReg_reg[0]_mux__1/O
                         net (fo=1, routed)           0.000     0.995    io_deq_bits_shiftMem/readData_4_m/m/ShiftReg_reg[0]_mux__1_n_0
    SLICE_X96Y332        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     1.025 r  io_deq_bits_shiftMem/readData_4_m/m/ShiftReg_reg[0]_mux__4/O
                         net (fo=1, routed)           0.134     1.159    io_deq_bits_shiftMem/readData_4_m/m/ShiftReg_reg[0]_mux__4_n_0
    SLICE_X97Y332        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.210 r  io_deq_bits_shiftMem/readData_4_m/m/io_deq_bits_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.804     2.014    io_deq_bits_OBUF[4]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.340     4.354 r  io_deq_bits_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.354    io_deq_bits[4]
    B5                                                                r  io_deq_bits[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.276ns  (logic 2.675ns (62.553%)  route 1.601ns (37.447%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[2]/Q
                         net (fo=67, routed)          0.783     0.862    io_deq_bits_shiftMem/readData_7_m/m/Q[2]
    SLICE_X96Y331        SRLC32E (Prop_F6LUT_SLICEM_A[2]_Q)
                                                      0.088     0.950 r  io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_srl32__1/Q
                         net (fo=1, routed)           0.023     0.973    io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_srl32__1_n_0
    SLICE_X96Y331        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     1.034 r  io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_mux__0/O
                         net (fo=1, routed)           0.000     1.034    io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_mux__0_n_0
    SLICE_X96Y331        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     1.062 r  io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_mux__3/O
                         net (fo=1, routed)           0.138     1.200    io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_mux__3_n_0
    SLICE_X97Y331        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.299 r  io_deq_bits_shiftMem/readData_7_m/m/io_deq_bits_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.657     1.956    io_deq_bits_OBUF[7]
    F4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.320     4.276 r  io_deq_bits_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.276    io_deq_bits[7]
    F4                                                                r  io_deq_bits[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.273ns  (logic 2.680ns (62.722%)  route 1.593ns (37.278%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[2]/Q
                         net (fo=67, routed)          0.613     0.692    io_deq_bits_shiftMem/readData_2_m/m/Q[2]
    SLICE_X96Y334        SRLC32E (Prop_G6LUT_SLICEM_A[2]_Q)
                                                      0.090     0.782 r  io_deq_bits_shiftMem/readData_2_m/m/ShiftReg_reg[0]_srl32__0/Q
                         net (fo=1, routed)           0.017     0.799    io_deq_bits_shiftMem/readData_2_m/m/ShiftReg_reg[0]_srl32__0_n_0
    SLICE_X96Y334        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     0.859 r  io_deq_bits_shiftMem/readData_2_m/m/ShiftReg_reg[0]_mux/O
                         net (fo=1, routed)           0.000     0.859    io_deq_bits_shiftMem/readData_2_m/m/ShiftReg_reg[0]_mux_n_0
    SLICE_X96Y334        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     0.887 r  io_deq_bits_shiftMem/readData_2_m/m/ShiftReg_reg[0]_mux__3/O
                         net (fo=1, routed)           0.138     1.025    io_deq_bits_shiftMem/readData_2_m/m/ShiftReg_reg[0]_mux__3_n_0
    SLICE_X97Y334        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.124 r  io_deq_bits_shiftMem/readData_2_m/m/io_deq_bits_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.825     1.949    io_deq_bits_OBUF[2]
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.324     4.273 r  io_deq_bits_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.273    io_deq_bits[2]
    D6                                                                r  io_deq_bits[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 2.640ns (65.546%)  route 1.388ns (34.454%))
  Logic Levels:           6  (FDRE=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[3]/C
    SLICE_X95Y330        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[3]/Q
                         net (fo=67, routed)          0.486     0.565    io_deq_bits_shiftMem/readData_3_m/m/Q[3]
    SLICE_X96Y330        SRLC32E (Prop_G6LUT_SLICEM_A[3]_Q)
                                                      0.052     0.617 r  io_deq_bits_shiftMem/readData_3_m/m/ShiftReg_reg[0]_srl32__0/Q
                         net (fo=1, routed)           0.017     0.634    io_deq_bits_shiftMem/readData_3_m/m/ShiftReg_reg[0]_srl32__0_n_0
    SLICE_X96Y330        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     0.694 r  io_deq_bits_shiftMem/readData_3_m/m/ShiftReg_reg[0]_mux/O
                         net (fo=1, routed)           0.000     0.694    io_deq_bits_shiftMem/readData_3_m/m/ShiftReg_reg[0]_mux_n_0
    SLICE_X96Y330        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     0.722 r  io_deq_bits_shiftMem/readData_3_m/m/ShiftReg_reg[0]_mux__3/O
                         net (fo=1, routed)           0.138     0.860    io_deq_bits_shiftMem/readData_3_m/m/ShiftReg_reg[0]_mux__3_n_0
    SLICE_X97Y330        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     0.959 r  io_deq_bits_shiftMem/readData_3_m/m/io_deq_bits_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.747     1.706    io_deq_bits_OBUF[3]
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.322     4.027 r  io_deq_bits_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.027    io_deq_bits[3]
    D5                                                                r  io_deq_bits[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.506ns  (logic 2.503ns (71.383%)  route 1.003ns (28.617%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[0]/C
    SLICE_X95Y330        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  value_reg[0]/Q
                         net (fo=70, routed)          0.406     0.485    value_reg[0]
    SLICE_X97Y334        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     0.582 r  io_deq_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.597     1.179    io_deq_valid_OBUF
    D4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.327     3.506 r  io_deq_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.506    io_deq_valid
    D4                                                                r  io_deq_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_enq_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.128ns  (logic 2.424ns (77.493%)  route 0.704ns (22.507%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[7]/C
    SLICE_X95Y330        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  value_reg[7]/Q
                         net (fo=15, routed)          0.704     0.783    io_enq_ready_OBUF
    C4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     3.128 r  io_enq_ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.128    io_enq_ready
    C4                                                                r  io_enq_ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.070ns (59.720%)  route 0.047ns (40.280%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[2]/Q
                         net (fo=67, routed)          0.033     0.072    value_reg[2]
    SLICE_X95Y330        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.086 r  value[7]_i_7/O
                         net (fo=1, routed)           0.007     0.093    value[7]_i_7_n_0
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.110 r  value_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.117    _value_T_5[3]
    SLICE_X95Y330        FDRE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.079ns (64.037%)  route 0.044ns (35.963%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[1]/C
    SLICE_X95Y330        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[1]/Q
                         net (fo=66, routed)          0.030     0.069    value_reg[1]
    SLICE_X95Y330        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.092 r  value[7]_i_9/O
                         net (fo=1, routed)           0.007     0.099    value[7]_i_9_n_0
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.116 r  value_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.123    _value_T_5[1]
    SLICE_X95Y330        FDRE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.124ns  (logic 0.066ns (53.069%)  route 0.058ns (46.931%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[1]/C
    SLICE_X95Y330        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[1]/Q
                         net (fo=66, routed)          0.051     0.090    value_reg[1]
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.027     0.117 r  value_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.124    _value_T_5[2]
    SLICE_X95Y330        FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.126ns  (logic 0.079ns (62.586%)  route 0.047ns (37.414%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[7]/C
    SLICE_X95Y330        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[7]/Q
                         net (fo=15, routed)          0.032     0.071    io_enq_ready_OBUF
    SLICE_X95Y330        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.094 r  value[7]_i_3/O
                         net (fo=1, routed)           0.008     0.102    value[7]_i_3_n_0
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.119 r  value_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.126    _value_T_5[7]
    SLICE_X95Y330        FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.078ns (60.436%)  route 0.051ns (39.564%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[4]/C
    SLICE_X95Y330        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[4]/Q
                         net (fo=67, routed)          0.035     0.074    value_reg[4]
    SLICE_X95Y330        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.096 r  value[7]_i_5/O
                         net (fo=1, routed)           0.009     0.105    value[7]_i_5_n_0
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.122 r  value_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.129    _value_T_5[5]
    SLICE_X95Y330        FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.131ns  (logic 0.079ns (60.234%)  route 0.052ns (39.766%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[0]/C
    SLICE_X95Y330        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 f  value_reg[0]/Q
                         net (fo=70, routed)          0.037     0.076    value_reg[0]
    SLICE_X95Y330        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.098 r  value[7]_i_10/O
                         net (fo=1, routed)           0.008     0.106    value[7]_i_10_n_0
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.124 r  value_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.131    _value_T_5[0]
    SLICE_X95Y330        FDRE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.135ns  (logic 0.089ns (65.822%)  route 0.046ns (34.178%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X95Y330        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[2]/Q
                         net (fo=67, routed)          0.039     0.078    value_reg[2]
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     0.128 r  value_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.135    _value_T_5[4]
    SLICE_X95Y330        FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.096ns (67.033%)  route 0.047ns (32.967%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[6]/C
    SLICE_X95Y330        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[6]/Q
                         net (fo=18, routed)          0.033     0.072    value_reg[6]
    SLICE_X95Y330        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     0.112 r  value[7]_i_4/O
                         net (fo=1, routed)           0.007     0.119    value[7]_i_4_n_0
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     0.136 r  value_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.143    _value_T_5[6]
    SLICE_X95Y330        FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_srl32/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.074ns (18.610%)  route 0.324ns (81.390%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[7]/C
    SLICE_X95Y330        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[7]/Q
                         net (fo=15, routed)          0.204     0.243    io_deq_bits_shiftMem/readData_7_m/m/Q[7]
    SLICE_X97Y330        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.278 r  io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_srl32_i_1/O
                         net (fo=72, routed)          0.120     0.398    io_deq_bits_shiftMem/readData_5_m/m/sel
    SLICE_X96Y329        SRLC32E                                      r  io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_srl32__0/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.074ns (18.610%)  route 0.324ns (81.390%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y330        FDRE                         0.000     0.000 r  value_reg[7]/C
    SLICE_X95Y330        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  value_reg[7]/Q
                         net (fo=15, routed)          0.204     0.243    io_deq_bits_shiftMem/readData_7_m/m/Q[7]
    SLICE_X97Y330        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.278 r  io_deq_bits_shiftMem/readData_7_m/m/ShiftReg_reg[0]_srl32_i_1/O
                         net (fo=72, routed)          0.120     0.398    io_deq_bits_shiftMem/readData_5_m/m/sel
    SLICE_X96Y329        SRLC32E                                      r  io_deq_bits_shiftMem/readData_5_m/m/ShiftReg_reg[0]_srl32__0/CE
  -------------------------------------------------------------------    -------------------





