Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  8 13:26:13 2021
| Host         : PC-CASA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1060 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10486 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.398        0.000                      0                 1197        0.210        0.000                      0                 1197        3.750        0.000                       0                  1130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.398        0.000                      0                 1197        0.210        0.000                      0                 1197        3.750        0.000                       0                  1130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.580ns (11.578%)  route 4.430ns (88.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.718    10.075    inst_ROM/memory_reg_2560_2815_2_2/WE
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.443    14.784    inst_ROM/memory_reg_2560_2815_2_2/WCLK
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_A/CLK
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y55         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.474    inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.580ns (11.578%)  route 4.430ns (88.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.718    10.075    inst_ROM/memory_reg_2560_2815_2_2/WE
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.443    14.784    inst_ROM/memory_reg_2560_2815_2_2/WCLK
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_B/CLK
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y55         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.474    inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.580ns (11.578%)  route 4.430ns (88.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.718    10.075    inst_ROM/memory_reg_2560_2815_2_2/WE
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.443    14.784    inst_ROM/memory_reg_2560_2815_2_2/WCLK
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_C/CLK
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y55         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.474    inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.580ns (11.578%)  route 4.430ns (88.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.718    10.075    inst_ROM/memory_reg_2560_2815_2_2/WE
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.443    14.784    inst_ROM/memory_reg_2560_2815_2_2/WCLK
    SLICE_X56Y55         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_D/CLK
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y55         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.474    inst_ROM/memory_reg_2560_2815_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.580ns (12.282%)  route 4.142ns (87.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.431     9.788    inst_ROM/memory_reg_2560_2815_6_6/WE
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.441    14.782    inst_ROM/memory_reg_2560_2815_6_6/WCLK
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_A/CLK
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y59         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.472    inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.580ns (12.282%)  route 4.142ns (87.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.431     9.788    inst_ROM/memory_reg_2560_2815_6_6/WE
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.441    14.782    inst_ROM/memory_reg_2560_2815_6_6/WCLK
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_B/CLK
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y59         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.472    inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.580ns (12.282%)  route 4.142ns (87.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.431     9.788    inst_ROM/memory_reg_2560_2815_6_6/WE
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.441    14.782    inst_ROM/memory_reg_2560_2815_6_6/WCLK
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_C/CLK
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y59         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.472    inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.580ns (12.282%)  route 4.142ns (87.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.711     6.233    inst_Programmer/ready
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=40, routed)          3.431     9.788    inst_ROM/memory_reg_2560_2815_6_6/WE
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.441    14.782    inst_ROM/memory_reg_2560_2815_6_6/WCLK
    SLICE_X56Y59         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_D/CLK
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y59         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.472    inst_ROM/memory_reg_2560_2815_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_512_767_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.580ns (12.424%)  route 4.088ns (87.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.037     6.558    inst_Programmer/ready
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  inst_Programmer/memory_reg_512_767_0_0_i_1/O
                         net (fo=92, routed)          3.052     9.734    inst_ROM/memory_reg_512_767_2_2/WE
    SLICE_X60Y51         RAMS64E                                      r  inst_ROM/memory_reg_512_767_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.509    14.850    inst_ROM/memory_reg_512_767_2_2/WCLK
    SLICE_X60Y51         RAMS64E                                      r  inst_ROM/memory_reg_512_767_2_2/RAMS64E_A/CLK
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y51         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.540    inst_ROM/memory_reg_512_767_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_512_767_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.580ns (12.424%)  route 4.088ns (87.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.545     5.066    inst_Programmer/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.037     6.558    inst_Programmer/ready
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  inst_Programmer/memory_reg_512_767_0_0_i_1/O
                         net (fo=92, routed)          3.052     9.734    inst_ROM/memory_reg_512_767_2_2/WE
    SLICE_X60Y51         RAMS64E                                      r  inst_ROM/memory_reg_512_767_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        1.509    14.850    inst_ROM/memory_reg_512_767_2_2/WCLK
    SLICE_X60Y51         RAMS64E                                      r  inst_ROM/memory_reg_512_767_2_2/RAMS64E_B/CLK
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y51         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.540    inst_ROM/memory_reg_512_767_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  inst_Programmer/inst_UART/sample_counter_reg[2]/Q
                         net (fo=6, routed)           0.106     1.714    inst_Programmer/inst_UART/sample_counter_reg[2]
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  inst_Programmer/inst_UART/sample_i_1/O
                         net (fo=1, routed)           0.000     1.759    inst_Programmer/inst_UART/sample_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.092     1.548    inst_Programmer/inst_UART/sample_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  inst_Programmer/inst_UART/sample_counter_reg[3]/Q
                         net (fo=6, routed)           0.086     1.677    inst_Programmer/inst_UART/sample_counter_reg[3]
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.098     1.775 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.121     1.564    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  inst_Programmer/inst_UART/sample_counter_reg[2]/Q
                         net (fo=6, routed)           0.107     1.715    inst_Programmer/inst_UART/sample_counter_reg[2]
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  inst_Programmer/inst_UART/sample_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    inst_Programmer/inst_UART/p_0_in[5]
    SLICE_X31Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.091     1.547    inst_Programmer/inst_UART/sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.558     1.441    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.143     1.725    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  inst_Programmer/inst_UART/rx_state[nbits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    inst_Programmer/inst_UART/rx_state[nbits][3]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.825     1.953    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.092     1.546    inst_Programmer/inst_UART/rx_state_reg[nbits][3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.325%)  route 0.144ns (43.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.558     1.441    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_Programmer/inst_UART/rx_state_reg[nbits][2]/Q
                         net (fo=5, routed)           0.144     1.726    inst_Programmer/inst_UART/rx_state_reg[nbits][2]
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  inst_Programmer/inst_UART/rx_state[nbits][1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inst_Programmer/inst_UART/rx_state[nbits][1]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.825     1.953    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.092     1.533    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.358%)  route 0.148ns (53.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.558     1.441    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  inst_Programmer/inst_UART/rx_state_reg[bits][4]/Q
                         net (fo=8, routed)           0.148     1.717    inst_Programmer/inst_UART/rx_data[4]
    SLICE_X33Y61         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.827     1.955    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.018     1.476    inst_Programmer/inst_UART/rx_state_reg[bits][3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 inst_Display_Controller/display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.045%)  route 0.183ns (49.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.564     1.447    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  inst_Display_Controller/display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Display_Controller/display_reg[0]/Q
                         net (fo=10, routed)          0.183     1.771    inst_Display_Controller/display[0]
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.042     1.813 r  inst_Display_Controller/display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    inst_Display_Controller/display[1]_i_1_n_0
    SLICE_X45Y43         FDRE                                         r  inst_Display_Controller/display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.834     1.961    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  inst_Display_Controller/display_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.107     1.554    inst_Display_Controller/display_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.829%)  route 0.172ns (45.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.560     1.443    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  inst_Programmer/inst_UART/sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.172     1.779    inst_Programmer/inst_UART/sample_counter_reg[1]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  inst_Programmer/inst_UART/sample_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    inst_Programmer/inst_UART/p_0_in[2]
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.828     1.956    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.121     1.564    inst_Programmer/inst_UART/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.563     1.446    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Clock_Divider/clock_divide_counter_reg[23]/Q
                         net (fo=3, routed)           0.118     1.705    inst_Clock_Divider/clock_divide_counter_reg[23]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1_n_4
    SLICE_X31Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.832     1.959    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    inst_Clock_Divider/clock_divide_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.563     1.446    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Clock_Divider/clock_divide_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.706    inst_Clock_Divider/clock_divide_counter_reg[15]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1_n_4
    SLICE_X31Y44         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1129, routed)        0.832     1.959    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    inst_Clock_Divider/clock_divide_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y41   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y43   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y43   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y44   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y44   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y44   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y44   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y45   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y45   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71   inst_ROM/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71   inst_ROM/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71   inst_ROM/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y69   inst_ROM/memory_reg_2816_3071_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y69   inst_ROM/memory_reg_2816_3071_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y69   inst_ROM/memory_reg_2816_3071_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y69   inst_ROM/memory_reg_2816_3071_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_3584_3839_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_3584_3839_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_3584_3839_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y60   inst_ROM/memory_reg_1280_1535_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y60   inst_ROM/memory_reg_1280_1535_31_31/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y60   inst_ROM/memory_reg_1280_1535_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y60   inst_ROM/memory_reg_1280_1535_31_31/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y83   inst_ROM/memory_reg_1280_1535_32_32/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y66   inst_ROM/memory_reg_1792_2047_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y66   inst_ROM/memory_reg_1792_2047_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y66   inst_ROM/memory_reg_1792_2047_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y66   inst_ROM/memory_reg_1792_2047_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y64   inst_ROM/memory_reg_2304_2559_3_3/RAMS64E_A/CLK



