DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "26.1"
appVersion "2018.1 (Build 12)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 83,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 161,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn1"
t "integer"
o 1
suid 63,0
)
)
uid 732,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn2"
t "integer"
o 2
suid 64,0
)
)
uid 734,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn3"
t "integer"
o 3
suid 65,0
)
)
uid 736,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn4"
t "integer"
o 4
suid 66,0
)
)
uid 738,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn5"
t "integer"
o 5
suid 67,0
)
)
uid 740,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn6"
t "integer"
o 6
suid 68,0
)
)
uid 742,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn7"
t "integer"
o 7
suid 69,0
)
)
uid 744,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aIn8"
t "integer"
o 8
suid 70,0
)
)
uid 746,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 10
suid 71,0
)
)
uid 748,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "init"
t "std_ulogic"
o 13
suid 72,0
)
)
uid 750,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 20
suid 73,0
)
)
uid 752,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "sample1"
t "signed"
b "(signalBitNb-1 downto 0)"
o 22
suid 74,0
)
)
uid 754,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "sample2"
t "signed"
b "(signalBitNb-1 downto 0)"
o 23
suid 75,0
)
)
uid 756,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "sample3"
t "signed"
b "(signalBitNb-1 downto 0)"
o 24
suid 76,0
)
)
uid 758,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "sample4"
t "signed"
b "(signalBitNb-1 downto 0)"
o 25
suid 77,0
)
)
uid 760,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "sample5"
t "signed"
b "(signalBitNb-1 downto 0)"
o 26
suid 78,0
)
)
uid 762,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "sample6"
t "signed"
b "(signalBitNb-1 downto 0)"
o 27
suid 79,0
)
)
uid 764,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "sample7"
t "signed"
b "(signalBitNb-1 downto 0)"
o 28
suid 80,0
)
)
uid 766,0
)
*32 (LogPort
port (LogicalPort
decl (Decl
n "sample8"
t "signed"
b "(signalBitNb-1 downto 0)"
o 29
suid 81,0
)
)
uid 768,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "sampleEn"
t "std_ulogic"
o 30
suid 82,0
)
)
uid 770,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_ulogic"
o 36
suid 83,0
)
)
uid 772,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 174,0
optionalChildren [
*35 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *36 (MRCItem
litem &1
pos 21
dimension 20
)
uid 176,0
optionalChildren [
*37 (MRCItem
litem &2
pos 0
dimension 20
uid 177,0
)
*38 (MRCItem
litem &3
pos 1
dimension 23
uid 178,0
)
*39 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 179,0
)
*40 (MRCItem
litem &14
pos 0
dimension 20
uid 733,0
)
*41 (MRCItem
litem &15
pos 1
dimension 20
uid 735,0
)
*42 (MRCItem
litem &16
pos 2
dimension 20
uid 737,0
)
*43 (MRCItem
litem &17
pos 3
dimension 20
uid 739,0
)
*44 (MRCItem
litem &18
pos 4
dimension 20
uid 741,0
)
*45 (MRCItem
litem &19
pos 5
dimension 20
uid 743,0
)
*46 (MRCItem
litem &20
pos 6
dimension 20
uid 745,0
)
*47 (MRCItem
litem &21
pos 7
dimension 20
uid 747,0
)
*48 (MRCItem
litem &22
pos 8
dimension 20
uid 749,0
)
*49 (MRCItem
litem &23
pos 9
dimension 20
uid 751,0
)
*50 (MRCItem
litem &24
pos 10
dimension 20
uid 753,0
)
*51 (MRCItem
litem &25
pos 11
dimension 20
uid 755,0
)
*52 (MRCItem
litem &26
pos 12
dimension 20
uid 757,0
)
*53 (MRCItem
litem &27
pos 13
dimension 20
uid 759,0
)
*54 (MRCItem
litem &28
pos 14
dimension 20
uid 761,0
)
*55 (MRCItem
litem &29
pos 15
dimension 20
uid 763,0
)
*56 (MRCItem
litem &30
pos 16
dimension 20
uid 765,0
)
*57 (MRCItem
litem &31
pos 17
dimension 20
uid 767,0
)
*58 (MRCItem
litem &32
pos 18
dimension 20
uid 769,0
)
*59 (MRCItem
litem &33
pos 19
dimension 20
uid 771,0
)
*60 (MRCItem
litem &34
pos 20
dimension 20
uid 773,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 180,0
optionalChildren [
*61 (MRCItem
litem &5
pos 0
dimension 20
uid 181,0
)
*62 (MRCItem
litem &7
pos 1
dimension 50
uid 182,0
)
*63 (MRCItem
litem &8
pos 2
dimension 100
uid 183,0
)
*64 (MRCItem
litem &9
pos 3
dimension 50
uid 184,0
)
*65 (MRCItem
litem &10
pos 4
dimension 100
uid 185,0
)
*66 (MRCItem
litem &11
pos 5
dimension 100
uid 186,0
)
*67 (MRCItem
litem &12
pos 6
dimension 50
uid 187,0
)
*68 (MRCItem
litem &13
pos 7
dimension 80
uid 188,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 175,0
vaOverrides [
]
)
]
)
uid 160,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *69 (LEmptyRow
)
uid 190,0
optionalChildren [
*70 (RefLabelRowHdr
)
*71 (TitleRowHdr
)
*72 (FilterRowHdr
)
*73 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*74 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*75 (GroupColHdr
tm "GroupColHdrMgr"
)
*76 (NameColHdr
tm "GenericNameColHdrMgr"
)
*77 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*78 (InitColHdr
tm "GenericValueColHdrMgr"
)
*79 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*80 (EolColHdr
tm "GenericEolColHdrMgr"
)
*81 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "24"
)
uid 409,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 202,0
optionalChildren [
*82 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *83 (MRCItem
litem &69
pos 1
dimension 20
)
uid 204,0
optionalChildren [
*84 (MRCItem
litem &70
pos 0
dimension 20
uid 205,0
)
*85 (MRCItem
litem &71
pos 1
dimension 23
uid 206,0
)
*86 (MRCItem
litem &72
pos 2
hidden 1
dimension 20
uid 207,0
)
*87 (MRCItem
litem &81
pos 0
dimension 20
uid 410,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 208,0
optionalChildren [
*88 (MRCItem
litem &73
pos 0
dimension 20
uid 209,0
)
*89 (MRCItem
litem &75
pos 1
dimension 50
uid 210,0
)
*90 (MRCItem
litem &76
pos 2
dimension 100
uid 211,0
)
*91 (MRCItem
litem &77
pos 3
dimension 100
uid 212,0
)
*92 (MRCItem
litem &78
pos 4
dimension 50
uid 213,0
)
*93 (MRCItem
litem &79
pos 5
dimension 50
uid 214,0
)
*94 (MRCItem
litem &80
pos 6
dimension 80
uid 215,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 203,0
vaOverrides [
]
)
]
)
uid 189,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tester/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tester/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tester"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tester"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc5368_controller_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:43:22"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AD_DA_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "adc5368_controller_tester"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tester/interface"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tester/interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "13:43:22"
)
(vvPair
variable "unit"
value "adc5368_controller_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 159,0
optionalChildren [
*95 (SymbolBody
uid 8,0
optionalChildren [
*96 (CptPort
uid 627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 628,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 629,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 630,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "22550,7000,23450,9000"
st "aIn1"
ju 2
blo "23250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 631,0
va (VaSet
font "courier,8,0"
)
xt "44000,10100,58500,11000"
st "aIn1     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn1"
t "integer"
o 1
suid 63,0
)
)
)
*97 (CptPort
uid 632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 633,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 635,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "24550,7000,25450,9000"
st "aIn2"
ju 2
blo "25250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 636,0
va (VaSet
font "courier,8,0"
)
xt "44000,11000,58500,11900"
st "aIn2     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn2"
t "integer"
o 2
suid 64,0
)
)
)
*98 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 640,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "26550,7000,27450,9000"
st "aIn3"
ju 2
blo "27250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 641,0
va (VaSet
font "courier,8,0"
)
xt "44000,11900,58500,12800"
st "aIn3     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn3"
t "integer"
o 3
suid 65,0
)
)
)
*99 (CptPort
uid 642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 645,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "28550,7000,29450,9000"
st "aIn4"
ju 2
blo "29250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 646,0
va (VaSet
font "courier,8,0"
)
xt "44000,12800,58500,13700"
st "aIn4     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn4"
t "integer"
o 4
suid 66,0
)
)
)
*100 (CptPort
uid 647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 648,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 650,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "30550,7000,31450,9000"
st "aIn5"
ju 2
blo "31250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 651,0
va (VaSet
font "courier,8,0"
)
xt "44000,13700,58500,14600"
st "aIn5     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn5"
t "integer"
o 5
suid 67,0
)
)
)
*101 (CptPort
uid 652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 653,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 655,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,7000,33450,9000"
st "aIn6"
ju 2
blo "33250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 656,0
va (VaSet
font "courier,8,0"
)
xt "44000,14600,58500,15500"
st "aIn6     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn6"
t "integer"
o 6
suid 68,0
)
)
)
*102 (CptPort
uid 657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 658,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 660,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,7000,35450,9000"
st "aIn7"
ju 2
blo "35250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 661,0
va (VaSet
font "courier,8,0"
)
xt "44000,15500,58500,16400"
st "aIn7     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn7"
t "integer"
o 7
suid 69,0
)
)
)
*103 (CptPort
uid 662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 663,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 665,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "36550,7000,37450,9000"
st "aIn8"
ju 2
blo "37250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 666,0
va (VaSet
font "courier,8,0"
)
xt "44000,16400,58500,17300"
st "aIn8     : OUT    integer  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aIn8"
t "integer"
o 8
suid 70,0
)
)
)
*104 (CptPort
uid 667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 668,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85625,5250,86375,6000"
)
tg (CPTG
uid 669,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 670,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "85550,7000,86450,9500"
st "clock"
ju 2
blo "86250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 671,0
va (VaSet
font "courier,8,0"
)
xt "44000,17300,60000,18200"
st "clock    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 10
suid 71,0
)
)
)
*105 (CptPort
uid 672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 673,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,5250,90375,6000"
)
tg (CPTG
uid 674,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 675,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "89550,7000,90450,9000"
st "init"
ju 2
blo "90250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 676,0
va (VaSet
font "courier,8,0"
)
xt "44000,18200,60000,19100"
st "init     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "init"
t "std_ulogic"
o 13
suid 72,0
)
)
)
*106 (CptPort
uid 677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 678,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83625,5250,84375,6000"
)
tg (CPTG
uid 679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 680,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "83550,7000,84450,9500"
st "reset"
ju 2
blo "84250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 681,0
va (VaSet
font "courier,8,0"
)
xt "44000,19100,60000,20000"
st "reset    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 20
suid 73,0
)
)
)
*107 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109625,5250,110375,6000"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 685,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "109550,7000,110450,10500"
st "sample1"
ju 2
blo "110250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 686,0
va (VaSet
font "courier,8,0"
)
xt "44000,2000,70000,2900"
st "sample1  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample1"
t "signed"
b "(signalBitNb-1 downto 0)"
o 22
suid 74,0
)
)
)
*108 (CptPort
uid 687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 688,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,5250,108375,6000"
)
tg (CPTG
uid 689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 690,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "107550,7000,108450,10500"
st "sample2"
ju 2
blo "108250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 691,0
va (VaSet
font "courier,8,0"
)
xt "44000,2900,70000,3800"
st "sample2  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample2"
t "signed"
b "(signalBitNb-1 downto 0)"
o 23
suid 75,0
)
)
)
*109 (CptPort
uid 692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 693,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,5250,106375,6000"
)
tg (CPTG
uid 694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 695,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "105550,7000,106450,10500"
st "sample3"
ju 2
blo "106250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 696,0
va (VaSet
font "courier,8,0"
)
xt "44000,3800,70000,4700"
st "sample3  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample3"
t "signed"
b "(signalBitNb-1 downto 0)"
o 24
suid 76,0
)
)
)
*110 (CptPort
uid 697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 698,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103625,5250,104375,6000"
)
tg (CPTG
uid 699,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 700,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "103550,7000,104450,10500"
st "sample4"
ju 2
blo "104250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "44000,4700,70000,5600"
st "sample4  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample4"
t "signed"
b "(signalBitNb-1 downto 0)"
o 25
suid 77,0
)
)
)
*111 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,5250,102375,6000"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 705,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "101550,7000,102450,10500"
st "sample5"
ju 2
blo "102250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 706,0
va (VaSet
font "courier,8,0"
)
xt "44000,5600,70000,6500"
st "sample5  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample5"
t "signed"
b "(signalBitNb-1 downto 0)"
o 26
suid 78,0
)
)
)
*112 (CptPort
uid 707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 708,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,5250,100375,6000"
)
tg (CPTG
uid 709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 710,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "99550,7000,100450,10500"
st "sample6"
ju 2
blo "100250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 711,0
va (VaSet
font "courier,8,0"
)
xt "44000,6500,70000,7400"
st "sample6  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample6"
t "signed"
b "(signalBitNb-1 downto 0)"
o 27
suid 79,0
)
)
)
*113 (CptPort
uid 712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 713,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,5250,98375,6000"
)
tg (CPTG
uid 714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 715,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "97550,7000,98450,10500"
st "sample7"
ju 2
blo "98250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 716,0
va (VaSet
font "courier,8,0"
)
xt "44000,7400,70000,8300"
st "sample7  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample7"
t "signed"
b "(signalBitNb-1 downto 0)"
o 28
suid 80,0
)
)
)
*114 (CptPort
uid 717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 718,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,5250,96375,6000"
)
tg (CPTG
uid 719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 720,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "95550,7000,96450,10500"
st "sample8"
ju 2
blo "96250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 721,0
va (VaSet
font "courier,8,0"
)
xt "44000,8300,70000,9200"
st "sample8  : IN     signed (signalBitNb-1 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sample8"
t "signed"
b "(signalBitNb-1 downto 0)"
o 29
suid 81,0
)
)
)
*115 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93625,5250,94375,6000"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 725,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "93550,7000,94450,11000"
st "sampleEn"
ju 2
blo "94250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 726,0
va (VaSet
font "courier,8,0"
)
xt "44000,9200,60000,10100"
st "sampleEn : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "sampleEn"
t "std_ulogic"
o 30
suid 82,0
)
)
)
*116 (CptPort
uid 727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 728,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62625,5250,63375,6000"
)
tg (CPTG
uid 729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 730,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "62550,7000,63450,11000"
st "testMode"
ju 2
blo "63250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 731,0
va (VaSet
font "courier,8,0"
)
xt "44000,20000,59000,20900"
st "testMode : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_ulogic"
o 36
suid 83,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,118000,14000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "60000,9100,65500,10000"
st "AD_DA_test"
blo "60000,9800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "60000,10000,73000,10900"
st "adc5368_controller_tester"
blo "60000,10700"
)
)
gi *117 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "42500,6000,55500,8700"
st "Generic Declarations

signalBitNb positive 24  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "24"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *118 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 17,0
va (VaSet
font "courier,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*120 (MLText
uid 18,0
va (VaSet
)
xt "0,1000,18600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "162,52,1178,742"
viewArea "-500,-500,71230,48820"
cachedDiagramExtent "0,0,118000,19800"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "AD_DA_test"
entityName "adc5368_controller_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *121 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *122 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "42000,20900,44500,21800"
st "User:"
blo "42000,21600"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "44000,21800,44000,21800"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 773,0
activeModelName "Symbol:GEN"
)
