<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>NetFPGA</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>nf10_10g_interface</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>XGE_S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="XGE_S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_signal_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.S_AXI_SIGNAL_RESET.POLARITY" spirit:choiceRef="choices_0">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>XGE_S_AXI_signal_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.XGE_S_AXI_SIGNAL_RESET.POLARITY" spirit:choiceRef="choices_1">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_signal_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.AXI_SIGNAL_RESET.POLARITY" spirit:choiceRef="choices_2">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_signal_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>XGE_S_AXI_signal_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>XGE_S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.XGE_S_AXI_SIGNAL_CLOCK.ASSOCIATED_BUSIF">XGE_S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.XGE_S_AXI_SIGNAL_CLOCK.ASSOCIATED_RESET">XGE_S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_signal_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.AXI_SIGNAL_CLOCK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.AXI_SIGNAL_CLOCK.ASSOCIATED_RESET">axi_resetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>XGE_S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_NetFPGA_NetFPGA_fallthrough_small_fifo_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_NetFPGA_NetFPGA_nf10_axis_converter_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>82deb093</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>4</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 10 13:54:54 UTC 2014</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>customizationCRC</spirit:name>
            <spirit:value>82deb093</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>customizationCRCversion</spirit:name>
            <spirit:value>4</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 10 13:54:55 UTC 2014</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>StaleAtRelink</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>refclk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>refclk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_DATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_DATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>XGE_S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled>true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>txp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>txn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_DATA_WIDTH">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DEFAULT_VALUE_ENABLE</spirit:name>
        <spirit:displayName>C Default Value Enable</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DEFAULT_VALUE_ENABLE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DEFAULT_SRC_PORT</spirit:name>
        <spirit:displayName>C Default Src Port</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DEFAULT_SRC_PORT">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DEFAULT_DST_PORT</spirit:name>
        <spirit:displayName>C Default Dst Port</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DEFAULT_DST_PORT">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ACLK_FREQ_HZ</spirit:name>
        <spirit:displayName>C S Axi Aclk Freq Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ">250</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_USE_WSTRB</spirit:name>
        <spirit:displayName>C Use Wstrb</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_USE_WSTRB">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DPHASE_TIMEOUT</spirit:name>
        <spirit:displayName>C Dphase Timeout</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DPHASE_TIMEOUT">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_NUM_ADDRESS_RANGES</spirit:name>
        <spirit:displayName>C Num Address Ranges</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_TOTAL_NUM_CE</spirit:name>
        <spirit:displayName>C Total Num Ce</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TOTAL_NUM_CE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_MIN_SIZE</spirit:name>
        <spirit:displayName>C S Axi Min Size</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_MIN_SIZE" spirit:bitStringLength="32">0x0000FFFF</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_ARD_NUM_CE_ARRAY</spirit:name>
        <spirit:displayName>C Ard Num Ce Array</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ARD_NUM_CE_ARRAY" spirit:dependency="{spirit:decode(id(&apos;MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES&apos;)){&quot;00000001&quot;}}" spirit:bitStringLength="8">&quot;00000001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_FAMILY</spirit:name>
        <spirit:value spirit:format="string" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_FAMILY">virtex7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_BASEADDR</spirit:name>
        <spirit:displayName>C Baseaddr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_BASEADDR" spirit:bitStringLength="32">0x00000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HIGHADDR</spirit:name>
        <spirit:displayName>C Highaddr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HIGHADDR" spirit:bitStringLength="32">0x0000FFFF</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IF_NUMBER</spirit:name>
        <spirit:displayName>If Number</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IF_NUMBER" spirit:bitStringLength="16">0x0000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choices_0</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choices_1</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choices_2</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/hdl/xge_sub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_dcm_locked_driver_0/sim/xge_sub_dcm_locked_driver_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_dcm_locked_driver_0/xge_sub_dcm_locked_driver_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_prtad_driver_0/sim/xge_sub_prtad_driver_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_prtad_driver_0/xge_sub_prtad_driver_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/sim/tb_xge_sub_timer_sync_rx_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/sim/xge_sub_timer_sync_rx_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>timer_sync_1588_v1_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/lp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>timer_sync_1588_v1_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/phase_detect.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>timer_sync_1588_v1_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2_sync_block.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>timer_sync_1588_v1_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2_timer_bit_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>timer_sync_1588_v1_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/delay_line.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>timer_sync_1588_v1_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/xge_sub_timer_sync_rx_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/sim/tb_xge_sub_timer_sync_tx_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/sim/xge_sub_timer_sync_tx_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/xge_sub_timer_sync_tx_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_en.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_clock_and_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_resets.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_clocking.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_block.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gt_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_shared_clock_and_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_support.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_tx_startup_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_rx_startup_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_tx_manual_phase_align.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_auto_phase_align.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_pulse.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_synchronizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_gt.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_txratefifo_gthe3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_txratefifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_pcs_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_pcs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_tx_encode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_rx_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_framer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_frame_lock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_coeff_update_drp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_coeff_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_baser_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_kr_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_toggle_detect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_synchronizer_enable.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_synchronizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_seq_detect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxusrclk2_clk156_counter_resync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxratecounter_gthe3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxratecounter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_block_lock_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_ber_mon_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer_double.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_prbs11.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_txrx_codec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_scramble.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_descramble.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_mdio_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_mdio.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_cs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ipif_access.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ieee_registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ieee_counters.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_insert.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_detect.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_delete.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_cf_timer_rx_latency_correct.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_timer_rx_latency_correct.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_rx_seq_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_barrel_shift_read.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_handoff.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_g_resyncs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_g_register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_syndrome_orig.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_pn2112.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_err_pcs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_err_pattgen_corr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_enc_parity.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_enc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_dec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_block_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor2_18.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor2_12.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor18.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor12.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_err_tracker_orig.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_elastic_buffer_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_elastic_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_drp_ipif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_drp_arbiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_dp_ram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_distributed_dp_ram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_decimate_config.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cs_ipif_access.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_common_ieee_registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_combine_status.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_coherent_resyncs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cc8ce.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cc2ce.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_basekr_ieee_registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_asynch_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_rx_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_kr_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_baser_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_util.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_comps.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_pcs_pma_v4_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/xge_sub_ten_gig_eth_pcs_pma_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/xge_sub_ten_gig_eth_mac_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/xge_sub_ten_gig_eth_mac_0_block.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/xge_sub_ten_gig_eth_mac_0_axi4_lite_ipif_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/xge_sub_ten_gig_eth_mac_0_axi_lite_ipif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/xge_sub_ten_gig_eth_mac_0_slave_attachment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/xge_sub_ten_gig_eth_mac_0_address_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/xge_sub_ten_gig_eth_mac_0_counter_f.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/xge_sub_ten_gig_eth_mac_0_pselect_f.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/synth/axi_ipif/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/ten_gig_eth_mac_v13_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/xgmac_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rs/rs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rs/link_fail_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rs/link_fail_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/axi_rx_xgmac.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rs/rs_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/management.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/mdio_master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/statistics.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/statistics_addition.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/elastic_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/low_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/carry_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/carry_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx_config_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_config_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/management_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/intr_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/management/config_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx_pause_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_pause_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/ten_gig_eth_mac_v13_1_pfc_tx_cntl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_timestamp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_checksum_update.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_crc_pipeline.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_pipeline.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_crc_insert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_crc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_start_align.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_ifg_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_addr_decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_ifg_calc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_ifg_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_framing.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_state.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/axi_tx_xgmac.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/tx/tx_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx_timestamp_axis.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx_timestamp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/add_recognition.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/ddr_synchronise.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/error_check.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/decode_frame.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/rx/rx_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/timestamp_normalize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/timestamp_rounding.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/synchronizer_5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/synchronizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/sync_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/crc_64_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/cc2ce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/cc8ce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/tx_crc32_64.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/rx_crc32_64.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ten_gig_eth_mac_v13_1/ipshared/xilinx.com/ten_gig_eth_mac_v13_1/671c20f9/hdl/common/xgmac_util.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ten_gig_eth_mac_v13_1</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_mac_0/xge_sub_ten_gig_eth_mac_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_0_0/xge_sub_axi_10g_ethernet_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../lib/hw/xilinx/cores/axi_lite_ipif/source/pselect_f.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../lib/hw/xilinx/cores/axi_lite_ipif/source/counter_f.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../lib/hw/xilinx/cores/axi_lite_ipif/source/address_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../lib/hw/xilinx/cores/axi_lite_ipif/source/slave_attachment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/small_async_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../lib/hw/xilinx/cores/axi_lite_ipif/source/axi_lite_ipif.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/cpu_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/nf_10g_if_cpu_regs_defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/nf_10g_if_cpu_regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/nf_10g_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_NetFPGA_NetFPGA_fallthrough_small_fifo_1_0__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>source/small_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/fallthrough_small_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="NetFPGA" xilinx:library="NetFPGA" xilinx:name="fallthrough_small_fifo" xilinx:version="1.0" xilinx:isGenerated="true">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_NetFPGA_NetFPGA_nf10_axis_converter_1_0__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>source/nf10_axis_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="NetFPGA" xilinx:library="NetFPGA" xilinx:name="nf10_axis_converter" xilinx:version="1.0" xilinx:isGenerated="true">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/nf10_10g_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>nf_10g_interface_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_NUM_ADDRESS_RANGES</spirit:name>
      <spirit:displayName>C Num Address Ranges</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_NUM_ADDRESS_RANGES" spirit:order="1100">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="1200">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ACLK_FREQ_HZ</spirit:name>
      <spirit:displayName>C S Axi Aclk Freq Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ" spirit:order="1300">250</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_MIN_SIZE</spirit:name>
      <spirit:displayName>C S Axi Min Size</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_MIN_SIZE" spirit:order="1400" spirit:bitStringLength="32">0x0000FFFF</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_TUSER_WIDTH" spirit:order="1500">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axis Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_DATA_WIDTH" spirit:order="1600">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TOTAL_NUM_CE</spirit:name>
      <spirit:displayName>C Total Num Ce</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TOTAL_NUM_CE" spirit:order="1700">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_HIGHADDR</spirit:name>
      <spirit:displayName>C Highaddr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_HIGHADDR" spirit:order="1800" spirit:bitStringLength="32">0x0000FFFF</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DEFAULT_VALUE_ENABLE</spirit:name>
      <spirit:displayName>C Default Value Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DEFAULT_VALUE_ENABLE" spirit:order="1900">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="2000">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IF_NUMBER</spirit:name>
      <spirit:displayName>If Number</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.IF_NUMBER" spirit:order="2100" spirit:bitStringLength="16">0x0000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DEFAULT_DST_PORT</spirit:name>
      <spirit:displayName>C Default Dst Port</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DEFAULT_DST_PORT" spirit:order="2200">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_USE_WSTRB</spirit:name>
      <spirit:displayName>C Use Wstrb</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_USE_WSTRB" spirit:order="2300">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DPHASE_TIMEOUT</spirit:name>
      <spirit:displayName>C Dphase Timeout</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DPHASE_TIMEOUT" spirit:order="2400">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ARD_NUM_CE_ARRAY</spirit:name>
      <spirit:displayName>C Ard Num Ce Array</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ARD_NUM_CE_ARRAY" spirit:order="2500" spirit:bitStringLength="8">&quot;00000001&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DEFAULT_SRC_PORT</spirit:name>
      <spirit:displayName>C Default Src Port</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DEFAULT_SRC_PORT" spirit:order="2600">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TUSER_WIDTH" spirit:order="2700">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axis Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_DATA_WIDTH" spirit:order="2800">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_BASEADDR</spirit:name>
      <spirit:displayName>C Baseaddr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_BASEADDR" spirit:order="2900" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">nf10_10g_interface</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/NetFPGA/Data_Path</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>nf_10g_interface_v1_0</xilinx:displayName>
      <xilinx:vendorDisplayName>NetFPGA</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.netfpga.org</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2014-12-10T13:43:53Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2014.2</xilinx:xilinxVersion>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
