##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
		4.3::Critical Path Report for PWM_Clock2
		4.4::Critical Path Report for TFT_SPI_IntClock
		4.5::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
		5.5::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
		5.8::Critical Path Report for (PWM_Clock2:R vs. PWM_Clock2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CLK_LED                           | N/A                   | Target: 0.01 MHz   | 
Clock: CLK_LED(fixed-function)           | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                         | Frequency: 76.30 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 72.00 MHz  | 
Clock: JOYSTICK_ADC_XY_IntClock          | Frequency: 22.60 MHz  | Target: 1.60 MHz   | 
Clock: JOYSTICK_ADC_XY_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock2                        | Frequency: 63.86 MHz  | Target: 0.01 MHz   | 
Clock: TFT_SPI_IntClock                  | Frequency: 71.32 MHz  | Target: 72.00 MHz  | 
Clock: UART_LOG_IntClock                 | Frequency: 54.93 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 13888.9          6525        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 JOYSTICK_ADC_XY_IntClock  13888.9          6530        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 UART_LOG_IntClock         13888.9          783         N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  CyBUS_CLK                 13888.9          4192        N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  JOYSTICK_ADC_XY_IntClock  625000           580755      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock2                PWM_Clock2                8.33333e+007     83317673    N/A              N/A         N/A              N/A         N/A              N/A         
TFT_SPI_IntClock          TFT_SPI_IntClock          13888.9          -132        N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock         UART_LOG_IntClock         1.08333e+006     1065127     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase           
-----------------  ------------  -------------------------  
DEBUG_TX(0)_PAD    31031         UART_LOG_IntClock:R        
LED_green(0)_PAD   24561         PWM_Clock2:R               
LED_red(0)_PAD     24973         PWM_Clock2:R               
LED_yellow(0)_PAD  25035         PWM_Clock2:R               
RGB_B(0)_PAD       22915         PWM_Clock2:R               
RGB_G(0)_PAD       23933         PWM_Clock2:R               
RGB_R(0)_PAD       23959         PWM_Clock2:R               
SEVEN_A(0)_PAD     24401         CyBUS_CLK:R                
SEVEN_B(0)_PAD     24082         CyBUS_CLK:R                
SEVEN_C(0)_PAD     24512         CyBUS_CLK:R                
SEVEN_D(0)_PAD     23984         CyBUS_CLK:R                
SEVEN_DP(0)_PAD    24460         CyBUS_CLK:R                
SEVEN_E(0)_PAD     23341         CyBUS_CLK:R                
SEVEN_F(0)_PAD     24632         CyBUS_CLK:R                
SEVEN_G(0)_PAD     23977         CyBUS_CLK:R                
TFT_LED(0)_PAD     20363         CLK_LED(fixed-function):R  
TFT_SCL(0)_PAD     26497         TFT_SPI_IntClock:R         
TFT_SDA(0)_PAD     25802         TFT_SPI_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 76.30 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 783p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    783  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      2946   3966    783  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7316    783  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2320   9636    783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
******************************************************
Clock: JOYSTICK_ADC_XY_IntClock
Frequency: 22.60 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 580755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40735
-------------------------------------   ----- 
End-of-path arrival time (ps)           40735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell54  20262  40735  580755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock2
****************************************
Clock: PWM_Clock2
Frequency: 63.86 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83317673p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2800   6300  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11430  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11430  83317673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TFT_SPI_IntClock
**********************************************
Clock: TFT_SPI_IntClock
Frequency: 71.32 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13521
-------------------------------------   ----- 
End-of-path arrival time (ps)           13521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580   -132  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      3682   7262   -132  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  10612   -132  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2909  13521   -132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 54.93 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065127p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q                      macrocell22     1250   1250  1065127  RISE       1
\UART_LOG:BUART:counter_load_not\/main_3           macrocell4      4502   5752  1065127  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell4      3350   9102  1065127  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12016  1065127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell112   1250   1250   6525  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell112   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
**************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1994/main_0
Capture Clock  : Net_1994/clock_0
Path slack     : 6530p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell112   1250   1250   6530  RISE       1
Net_1994/main_0                               macrocell111   2599   3849   6530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 783p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    783  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      2946   3966    783  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7316    783  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2320   9636    783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13521
-------------------------------------   ----- 
End-of-path arrival time (ps)           13521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580   -132  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      3682   7262   -132  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  10612   -132  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2909  13521   -132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1


5.5::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
**************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1994/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1994/q                                         macrocell111   1250   1250   4192  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell112   4937   6187   4192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1


5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
*****************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 580755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40735
-------------------------------------   ----- 
End-of-path arrival time (ps)           40735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell54  20262  40735  580755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1


5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065127p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q                      macrocell22     1250   1250  1065127  RISE       1
\UART_LOG:BUART:counter_load_not\/main_3           macrocell4      4502   5752  1065127  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell4      3350   9102  1065127  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12016  1065127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (PWM_Clock2:R vs. PWM_Clock2:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83317673p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2800   6300  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11430  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11430  83317673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13521
-------------------------------------   ----- 
End-of-path arrival time (ps)           13521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580   -132  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      3682   7262   -132  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  10612   -132  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2909  13521   -132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10851
-------------------------------------   ----- 
End-of-path arrival time (ps)           10851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell       1940   1940    188  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell13      2651   4591    188  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350   7941    188  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   2909  10851    188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 783p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    783  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      2946   3966    783  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7316    783  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2320   9636    783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 1992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q           macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/main_0  macrocell14    3884   5134   1992  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/q       macrocell14    3350   8484   1992  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_0   statusicell3   2912  11396   1992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : wTFT_SDA/main_4
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 2104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell10   5360   5360   2104  RISE       1
wTFT_SDA/main_4                    macrocell114     2914   8274   2104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell13    2651   4591    188  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13    3350   7941    188  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_3    statusicell3   2891  10833   2556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_2003/main_0
Capture Clock  : Net_2003/clock_0
Path slack     : 2658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell115   1250   1250   1992  RISE       1
Net_2003/main_0            macrocell118   6471   7721   2658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2003/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_2003/main_2
Capture Clock  : Net_2003/clock_0
Path slack     : 2830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell117   1250   1250   2170  RISE       1
Net_2003/main_2            macrocell118   6299   7549   2830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2003/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_2003/main_1
Capture Clock  : Net_2003/clock_0
Path slack     : 2976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell116   1250   1250   2309  RISE       1
Net_2003/main_1            macrocell118   6153   7403   2976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2003/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q            macrocell115     1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   3270   4520   3359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q          macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_0  macrocell121   5550   6800   3578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SCL/main_0
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 3578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell115   1250   1250   1992  RISE       1
wTFT_SCL/main_0            macrocell122   5550   6800   3578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell122        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q            macrocell116     1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   2919   4169   3710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3831p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q            macrocell117     1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   2798   4048   3831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q          macrocell116   1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_1  macrocell121   5226   6476   3903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SCL/main_1
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 3903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell116   1250   1250   2309  RISE       1
wTFT_SCL/main_1            macrocell122   5226   6476   3903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell122        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q          macrocell117   1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_2  macrocell121   5192   6442   3937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SCL/main_2
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 3937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell117   1250   1250   2170  RISE       1
wTFT_SCL/main_2            macrocell122   5192   6442   3937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell122        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_2\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   4154  RISE       1
\TFT_SPI:BSPIM:state_2\/main_8              macrocell115     2645   6225   4154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_1\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   4154  RISE       1
\TFT_SPI:BSPIM:state_1\/main_8              macrocell116     2645   6225   4154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_0\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 4154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   4154  RISE       1
\TFT_SPI:BSPIM:state_0\/main_3              macrocell117     2645   6225   4154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1994/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1994/q                                         macrocell111   1250   1250   4192  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell112   4937   6187   4192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q         macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_0  macrocell119   4660   5910   4469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q        macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_0  macrocell120   4660   5910   4469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q         macrocell117   1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_2  macrocell119   4637   5887   4492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q        macrocell117   1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_2  macrocell120   4637   5887   4492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q         macrocell116   1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_1  macrocell119   4580   5830   4549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q        macrocell116   1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_1  macrocell120   4580   5830   4549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \TFT_SPI:BSPIM:BitCounter\/clock
Path slack     : 4607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell121   1250   1250   4607  RISE       1
\TFT_SPI:BSPIM:BitCounter\/enable  count7cell     3972   5222   4607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_2\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:state_2\/main_7      macrocell115   3521   5461   4918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_1\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:state_1\/main_7      macrocell116   3521   5461   4918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_2\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    209  RISE       1
\TFT_SPI:BSPIM:state_2\/main_6      macrocell115   3507   5447   4932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_1\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    209  RISE       1
\TFT_SPI:BSPIM:state_1\/main_6      macrocell116   3507   5447   4932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_3    macrocell119   3440   5380   4998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_3     macrocell120   3440   5380   4998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell120   1250   1250   5011  RISE       1
\TFT_SPI:BSPIM:state_2\/main_9  macrocell115   4118   5368   5011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell120   1250   1250   5011  RISE       1
\TFT_SPI:BSPIM:state_1\/main_9  macrocell116   4118   5368   5011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_7    macrocell119   3424   5364   5015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_7     macrocell120   3424   5364   5015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    209  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_6    macrocell119   3410   5350   5029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    209  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_6     macrocell120   3410   5350   5029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_2\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:state_2\/main_3      macrocell115   3391   5331   5048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_1\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    188  RISE       1
\TFT_SPI:BSPIM:state_1\/main_3      macrocell116   3391   5331   5048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    534  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_4    macrocell119   3240   5180   5199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    534  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_4     macrocell120   3240   5180   5199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    532  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_5    macrocell119   3238   5178   5201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    532  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_5     macrocell120   3238   5178   5201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SDA/main_1
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell115   1250   1250   1992  RISE       1
wTFT_SDA/main_1            macrocell114   3884   5134   5245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_2\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    532  RISE       1
\TFT_SPI:BSPIM:state_2\/main_5      macrocell115   3183   5123   5256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_1\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    532  RISE       1
\TFT_SPI:BSPIM:state_1\/main_5      macrocell116   3183   5123   5256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_2\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    534  RISE       1
\TFT_SPI:BSPIM:state_2\/main_4      macrocell115   3173   5113   5266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_1\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    534  RISE       1
\TFT_SPI:BSPIM:state_1\/main_4      macrocell116   3173   5113   5266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SDA/q
Path End       : wTFT_SDA/main_0
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SDA/q       macrocell114   1250   1250   5314  RISE       1
wTFT_SDA/main_0  macrocell114   3815   5065   5314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SDA/main_3
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell117   1250   1250   2170  RISE       1
wTFT_SDA/main_3            macrocell114   3707   4957   5422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SDA/main_2
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell116   1250   1250   2309  RISE       1
wTFT_SDA/main_2            macrocell114   3567   4817   5562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 5627p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    783  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell33   3732   4752   5627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 5632p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    783  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell31   3727   4747   5632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 5632p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    783  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell32   3727   4747   5632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : wTFT_SDA/main_9
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    188  RISE       1
wTFT_SDA/main_9                     macrocell114   2651   4591   5787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : wTFT_SDA/main_5
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    188  RISE       1
wTFT_SDA/main_5                     macrocell114   2651   4591   5788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : wTFT_SDA/main_8
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    209  RISE       1
wTFT_SDA/main_8                     macrocell114   2630   4570   5809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:state_2\/main_0  macrocell115   3258   4508   5871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:state_1\/main_0  macrocell116   3258   4508   5871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 5871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell115   1250   1250   1992  RISE       1
\TFT_SPI:BSPIM:state_0\/main_0  macrocell117   3258   4508   5871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : wTFT_SDA/main_10
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q  macrocell120   1250   1250   5011  RISE       1
wTFT_SDA/main_10            macrocell114   3218   4468   5911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : wTFT_SDA/main_7
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    532  RISE       1
wTFT_SDA/main_7                     macrocell114   2307   4247   6131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : wTFT_SDA/main_6
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    534  RISE       1
wTFT_SDA/main_6                     macrocell114   2305   4245   6133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell116   1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:state_2\/main_1  macrocell115   2906   4156   6223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell116   1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:state_1\/main_1  macrocell116   2906   4156   6223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell116   1250   1250   2309  RISE       1
\TFT_SPI:BSPIM:state_0\/main_1  macrocell117   2906   4156   6223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6338p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell117   1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:state_2\/main_2  macrocell115   2791   4041   6338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6338p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell117   1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:state_1\/main_2  macrocell116   2791   4041   6338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6338p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell117   1250   1250   2170  RISE       1
\TFT_SPI:BSPIM:state_0\/main_2  macrocell117   2791   4041   6338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 6413p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out             synccell      1020   1020    783  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell34   2946   3966   6413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 6423p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    783  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell25   2936   3956   6423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 6423p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                synccell      1020   1020    783  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell28   2936   3956   6423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell112   1250   1250   6525  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell112   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1994/main_0
Capture Clock  : Net_1994/clock_0
Path slack     : 6530p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell112   1250   1250   6530  RISE       1
Net_1994/main_0                               macrocell111   2599   3849   6530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 6530p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell112   1250   1250   6530  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0     macrocell113   2599   3849   6530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SCL/q
Path End       : wTFT_SCL/main_3
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 6820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell122        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SCL/q       macrocell122   1250   1250   6820  RISE       1
wTFT_SCL/main_3  macrocell122   2309   3559   6820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell122        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:load_cond\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:load_cond\/q       macrocell119   1250   1250   6822  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_8  macrocell119   2307   3557   6822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell119        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q       macrocell120   1250   1250   5011  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_8  macrocell120   2301   3551   6828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 6835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell121   1250   1250   4607  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_3  macrocell121   2293   3543   6835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2003/q
Path End       : Net_2003/main_3
Capture Clock  : Net_2003/clock_0
Path slack     : 6838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2003/clock_0                                           macrocell118        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_2003/q       macrocell118   1250   1250   6838  RISE       1
Net_2003/main_3  macrocell118   2291   3541   6838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2003/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3335
-------------------------------------   ---- 
End-of-path arrival time (ps)           3335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   7044  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell112   2315   3335   7044  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell112        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 580755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40735
-------------------------------------   ----- 
End-of-path arrival time (ps)           40735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell54  20262  40735  580755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 580755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40735
-------------------------------------   ----- 
End-of-path arrival time (ps)           40735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell71  20262  40735  580755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 580755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40735
-------------------------------------   ----- 
End-of-path arrival time (ps)           40735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell89  20262  40735  580755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 580762p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40728
-------------------------------------   ----- 
End-of-path arrival time (ps)           40728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell81  20254  40728  580762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 580762p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40728
-------------------------------------   ----- 
End-of-path arrival time (ps)           40728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell83  20254  40728  580762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 580762p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40728
-------------------------------------   ----- 
End-of-path arrival time (ps)           40728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell84  20254  40728  580762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 580772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40718
-------------------------------------   ----- 
End-of-path arrival time (ps)           40718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell70  20244  40718  580772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 580772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40718
-------------------------------------   ----- 
End-of-path arrival time (ps)           40718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell91  20244  40718  580772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 582031p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39459
-------------------------------------   ----- 
End-of-path arrival time (ps)           39459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell47  18985  39459  582031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 582031p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39459
-------------------------------------   ----- 
End-of-path arrival time (ps)           39459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell48  18985  39459  582031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 582031p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39459
-------------------------------------   ----- 
End-of-path arrival time (ps)           39459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell85  18985  39459  582031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 582905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38585
-------------------------------------   ----- 
End-of-path arrival time (ps)           38585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell68  18111  38585  582905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 582905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38585
-------------------------------------   ----- 
End-of-path arrival time (ps)           38585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell109  18111  38585  582905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 582907p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38583
-------------------------------------   ----- 
End-of-path arrival time (ps)           38583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell65  18110  38583  582907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 582907p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38583
-------------------------------------   ----- 
End-of-path arrival time (ps)           38583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell93  18110  38583  582907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 582907p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38583
-------------------------------------   ----- 
End-of-path arrival time (ps)           38583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell108  18110  38583  582907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 582929p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38561
-------------------------------------   ----- 
End-of-path arrival time (ps)           38561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell100  18087  38561  582929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 584970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36520
-------------------------------------   ----- 
End-of-path arrival time (ps)           36520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell99  16046  36520  584970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 584970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36520
-------------------------------------   ----- 
End-of-path arrival time (ps)           36520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell110  16046  36520  584970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 584975p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36515
-------------------------------------   ----- 
End-of-path arrival time (ps)           36515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell76  16042  36515  584975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 584975p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36515
-------------------------------------   ----- 
End-of-path arrival time (ps)           36515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell88  16042  36515  584975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 584975p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36515
-------------------------------------   ----- 
End-of-path arrival time (ps)           36515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell101  16042  36515  584975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 585358p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36132
-------------------------------------   ----- 
End-of-path arrival time (ps)           36132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell69  15658  36132  585358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 585358p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36132
-------------------------------------   ----- 
End-of-path arrival time (ps)           36132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell90  15658  36132  585358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 585368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36122
-------------------------------------   ----- 
End-of-path arrival time (ps)           36122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell73  15648  36122  585368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 585368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36122
-------------------------------------   ----- 
End-of-path arrival time (ps)           36122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell86  15648  36122  585368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 585708p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35782
-------------------------------------   ----- 
End-of-path arrival time (ps)           35782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell67  15308  35782  585708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 585708p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35782
-------------------------------------   ----- 
End-of-path arrival time (ps)           35782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell79  15308  35782  585708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 585708p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35782
-------------------------------------   ----- 
End-of-path arrival time (ps)           35782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell102  15308  35782  585708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 587613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33877
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell50  13404  33877  587613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 587613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33877
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell51  13404  33877  587613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 587613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33877
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell78  13404  33877  587613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 587613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33877
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell103  13404  33877  587613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 588080p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33410
-------------------------------------   ----- 
End-of-path arrival time (ps)           33410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell56  12936  33410  588080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 588080p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33410
-------------------------------------   ----- 
End-of-path arrival time (ps)           33410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell75  12936  33410  588080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 588080p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33410
-------------------------------------   ----- 
End-of-path arrival time (ps)           33410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell80  12936  33410  588080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 588181p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33309
-------------------------------------   ----- 
End-of-path arrival time (ps)           33309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell63  12835  33309  588181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 588181p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33309
-------------------------------------   ----- 
End-of-path arrival time (ps)           33309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell96  12835  33309  588181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 588698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32792
-------------------------------------   ----- 
End-of-path arrival time (ps)           32792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell52  12318  32792  588698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 588698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32792
-------------------------------------   ----- 
End-of-path arrival time (ps)           32792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell61  12318  32792  588698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 588698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32792
-------------------------------------   ----- 
End-of-path arrival time (ps)           32792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell107  12318  32792  588698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 588968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32522
-------------------------------------   ----- 
End-of-path arrival time (ps)           32522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell59  12048  32522  588968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 588968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32522
-------------------------------------   ----- 
End-of-path arrival time (ps)           32522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell62  12048  32522  588968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 588968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32522
-------------------------------------   ----- 
End-of-path arrival time (ps)           32522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell66  12048  32522  588968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 588968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32522
-------------------------------------   ----- 
End-of-path arrival time (ps)           32522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell77  12048  32522  588968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32520
-------------------------------------   ----- 
End-of-path arrival time (ps)           32520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell94  12046  32520  588970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 588970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32520
-------------------------------------   ----- 
End-of-path arrival time (ps)           32520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell98  12046  32520  588970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 588970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32520
-------------------------------------   ----- 
End-of-path arrival time (ps)           32520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell104  12046  32520  588970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 589625p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31865
-------------------------------------   ----- 
End-of-path arrival time (ps)           31865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell49  11391  31865  589625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 589673p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31817
-------------------------------------   ----- 
End-of-path arrival time (ps)           31817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell105  11343  31817  589673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589988p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31502
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell82  11029  31502  589988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 589988p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31502
-------------------------------------   ----- 
End-of-path arrival time (ps)           31502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell106  11029  31502  589988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590502p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30988
-------------------------------------   ----- 
End-of-path arrival time (ps)           30988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell95  10514  30988  590502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 590513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30977
-------------------------------------   ----- 
End-of-path arrival time (ps)           30977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell57  10503  30977  590513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 590513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30977
-------------------------------------   ----- 
End-of-path arrival time (ps)           30977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell72  10503  30977  590513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 590513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30977
-------------------------------------   ----- 
End-of-path arrival time (ps)           30977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell74  10503  30977  590513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 590552p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30938
-------------------------------------   ----- 
End-of-path arrival time (ps)           30938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell58  10464  30938  590552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 592365p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29125
-------------------------------------   ----- 
End-of-path arrival time (ps)           29125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell53   8652  29125  592365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 592365p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29125
-------------------------------------   ----- 
End-of-path arrival time (ps)           29125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell55   8652  29125  592365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 592365p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29125
-------------------------------------   ----- 
End-of-path arrival time (ps)           29125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell87   8652  29125  592365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 592365p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29125
-------------------------------------   ----- 
End-of-path arrival time (ps)           29125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell92   8652  29125  592365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 595607p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25883
-------------------------------------   ----- 
End-of-path arrival time (ps)           25883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell60   5409  25883  595607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 595607p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25883
-------------------------------------   ----- 
End-of-path arrival time (ps)           25883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell64   5409  25883  595607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 595607p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25883
-------------------------------------   ----- 
End-of-path arrival time (ps)           25883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10213  11463  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14813  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2311  17124  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  20474  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell97   5409  25883  595607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 602069p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19421
-------------------------------------   ----- 
End-of-path arrival time (ps)           19421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell100  18171  19421  602069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19408
-------------------------------------   ----- 
End-of-path arrival time (ps)           19408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell68  18158  19408  602082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 602082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19408
-------------------------------------   ----- 
End-of-path arrival time (ps)           19408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell109  18158  19408  602082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 602194p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19296
-------------------------------------   ----- 
End-of-path arrival time (ps)           19296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell65  18046  19296  602194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 602194p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19296
-------------------------------------   ----- 
End-of-path arrival time (ps)           19296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell93  18046  19296  602194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 602194p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19296
-------------------------------------   ----- 
End-of-path arrival time (ps)           19296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell108  18046  19296  602194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 602248p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -4060
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18692
-------------------------------------   ----- 
End-of-path arrival time (ps)           18692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  602248  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/main_1      macrocell12    8018   9228  602248  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/q           macrocell12    3350  12578  602248  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable  count7cell     6114  18692  602248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 603247p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell70  16993  18243  603247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 603247p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell91  16993  18243  603247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 603299p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18191
-------------------------------------   ----- 
End-of-path arrival time (ps)           18191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell56  16941  18191  603299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 603299p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18191
-------------------------------------   ----- 
End-of-path arrival time (ps)           18191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell75  16941  18191  603299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 603299p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18191
-------------------------------------   ----- 
End-of-path arrival time (ps)           18191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell80  16941  18191  603299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 603825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17665
-------------------------------------   ----- 
End-of-path arrival time (ps)           17665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell52  16415  17665  603825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 603825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17665
-------------------------------------   ----- 
End-of-path arrival time (ps)           17665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell61  16415  17665  603825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 603825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17665
-------------------------------------   ----- 
End-of-path arrival time (ps)           17665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell107  16415  17665  603825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 604161p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17329
-------------------------------------   ----- 
End-of-path arrival time (ps)           17329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell47  16079  17329  604161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 604161p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17329
-------------------------------------   ----- 
End-of-path arrival time (ps)           17329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell48  16079  17329  604161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604161p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17329
-------------------------------------   ----- 
End-of-path arrival time (ps)           17329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell85  16079  17329  604161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604606p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16884
-------------------------------------   ----- 
End-of-path arrival time (ps)           16884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell59  15634  16884  604606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604606p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16884
-------------------------------------   ----- 
End-of-path arrival time (ps)           16884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell62  15634  16884  604606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 604606p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16884
-------------------------------------   ----- 
End-of-path arrival time (ps)           16884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell66  15634  16884  604606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 604606p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16884
-------------------------------------   ----- 
End-of-path arrival time (ps)           16884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell77  15634  16884  604606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 605047p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16443
-------------------------------------   ----- 
End-of-path arrival time (ps)           16443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell68  15193  16443  605047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605047p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16443
-------------------------------------   ----- 
End-of-path arrival time (ps)           16443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell109  15193  16443  605047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605048p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16442
-------------------------------------   ----- 
End-of-path arrival time (ps)           16442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell65  15192  16442  605048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605048p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16442
-------------------------------------   ----- 
End-of-path arrival time (ps)           16442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell93  15192  16442  605048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605048p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16442
-------------------------------------   ----- 
End-of-path arrival time (ps)           16442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell108  15192  16442  605048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 605072p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16418
-------------------------------------   ----- 
End-of-path arrival time (ps)           16418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell100  15168  16418  605072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16325
-------------------------------------   ----- 
End-of-path arrival time (ps)           16325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell94  15075  16325  605165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16325
-------------------------------------   ----- 
End-of-path arrival time (ps)           16325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell98  15075  16325  605165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16325
-------------------------------------   ----- 
End-of-path arrival time (ps)           16325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell104  15075  16325  605165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 605603p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15887
-------------------------------------   ----- 
End-of-path arrival time (ps)           15887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell105  14637  15887  605603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605671p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15819
-------------------------------------   ----- 
End-of-path arrival time (ps)           15819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell76  14569  15819  605671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605671p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15819
-------------------------------------   ----- 
End-of-path arrival time (ps)           15819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell88  14569  15819  605671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 605671p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15819
-------------------------------------   ----- 
End-of-path arrival time (ps)           15819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell101  14569  15819  605671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605672p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15818
-------------------------------------   ----- 
End-of-path arrival time (ps)           15818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell99  14568  15818  605672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605672p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15818
-------------------------------------   ----- 
End-of-path arrival time (ps)           15818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell110  14568  15818  605672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 605726p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15764
-------------------------------------   ----- 
End-of-path arrival time (ps)           15764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell67  14514  15764  605726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 605726p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15764
-------------------------------------   ----- 
End-of-path arrival time (ps)           15764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell79  14514  15764  605726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605726p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15764
-------------------------------------   ----- 
End-of-path arrival time (ps)           15764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell102  14514  15764  605726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 605872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell105  14368  15618  605872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606233p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell56  14007  15257  606233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606233p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell75  14007  15257  606233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606233p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell80  14007  15257  606233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606242p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell95  13998  15248  606242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606242p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell52  13998  15248  606242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606242p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell61  13998  15248  606242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606242p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell107  13998  15248  606242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15183
-------------------------------------   ----- 
End-of-path arrival time (ps)           15183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell56  13933  15183  606307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15183
-------------------------------------   ----- 
End-of-path arrival time (ps)           15183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell75  13933  15183  606307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15183
-------------------------------------   ----- 
End-of-path arrival time (ps)           15183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell80  13933  15183  606307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606314p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15176
-------------------------------------   ----- 
End-of-path arrival time (ps)           15176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell52  13926  15176  606314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606314p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15176
-------------------------------------   ----- 
End-of-path arrival time (ps)           15176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell61  13926  15176  606314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606314p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15176
-------------------------------------   ----- 
End-of-path arrival time (ps)           15176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell107  13926  15176  606314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell94  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell98  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell104  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606417p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15073
-------------------------------------   ----- 
End-of-path arrival time (ps)           15073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell49  13823  15073  606417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606443p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15047
-------------------------------------   ----- 
End-of-path arrival time (ps)           15047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell94  13797  15047  606443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606443p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15047
-------------------------------------   ----- 
End-of-path arrival time (ps)           15047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell98  13797  15047  606443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606443p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15047
-------------------------------------   ----- 
End-of-path arrival time (ps)           15047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell104  13797  15047  606443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606885p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14605
-------------------------------------   ----- 
End-of-path arrival time (ps)           14605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell105  13355  14605  606885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607214p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14276
-------------------------------------   ----- 
End-of-path arrival time (ps)           14276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell57  13026  14276  607214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607214p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14276
-------------------------------------   ----- 
End-of-path arrival time (ps)           14276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell72  13026  14276  607214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607214p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14276
-------------------------------------   ----- 
End-of-path arrival time (ps)           14276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell74  13026  14276  607214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607296p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell59  12944  14194  607296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607296p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell62  12944  14194  607296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607296p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell66  12944  14194  607296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607296p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell77  12944  14194  607296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell59  12868  14118  607372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell62  12868  14118  607372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell66  12868  14118  607372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell77  12868  14118  607372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607376p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14114
-------------------------------------   ----- 
End-of-path arrival time (ps)           14114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell99  12864  14114  607376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607376p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14114
-------------------------------------   ----- 
End-of-path arrival time (ps)           14114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell110  12864  14114  607376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13724
-------------------------------------   ----- 
End-of-path arrival time (ps)           13724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell50  12474  13724  607766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13724
-------------------------------------   ----- 
End-of-path arrival time (ps)           13724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell51  12474  13724  607766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13724
-------------------------------------   ----- 
End-of-path arrival time (ps)           13724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell78  12474  13724  607766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13724
-------------------------------------   ----- 
End-of-path arrival time (ps)           13724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell103  12474  13724  607766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607767p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13723
-------------------------------------   ----- 
End-of-path arrival time (ps)           13723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell53  12473  13723  607767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607767p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13723
-------------------------------------   ----- 
End-of-path arrival time (ps)           13723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell55  12473  13723  607767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607767p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13723
-------------------------------------   ----- 
End-of-path arrival time (ps)           13723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell87  12473  13723  607767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607767p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13723
-------------------------------------   ----- 
End-of-path arrival time (ps)           13723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell92  12473  13723  607767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607783p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13707
-------------------------------------   ----- 
End-of-path arrival time (ps)           13707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell63  12457  13707  607783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607783p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13707
-------------------------------------   ----- 
End-of-path arrival time (ps)           13707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell96  12457  13707  607783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607864p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13626
-------------------------------------   ----- 
End-of-path arrival time (ps)           13626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell58  12376  13626  607864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607934p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell76  12306  13556  607934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607934p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell88  12306  13556  607934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607934p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell101  12306  13556  607934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608207p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           13283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell73  12033  13283  608207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608207p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           13283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell86  12033  13283  608207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608214p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13276
-------------------------------------   ----- 
End-of-path arrival time (ps)           13276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell69  12026  13276  608214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608214p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13276
-------------------------------------   ----- 
End-of-path arrival time (ps)           13276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell90  12026  13276  608214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell58  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608331p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13159
-------------------------------------   ----- 
End-of-path arrival time (ps)           13159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell82  11909  13159  608331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608331p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13159
-------------------------------------   ----- 
End-of-path arrival time (ps)           13159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell106  11909  13159  608331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608349p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell95  11891  13141  608349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608350p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13140
-------------------------------------   ----- 
End-of-path arrival time (ps)           13140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell53  11890  13140  608350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608350p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13140
-------------------------------------   ----- 
End-of-path arrival time (ps)           13140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell55  11890  13140  608350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608350p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13140
-------------------------------------   ----- 
End-of-path arrival time (ps)           13140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell87  11890  13140  608350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608350p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13140
-------------------------------------   ----- 
End-of-path arrival time (ps)           13140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell92  11890  13140  608350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell57  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell72  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell74  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608376p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13114
-------------------------------------   ----- 
End-of-path arrival time (ps)           13114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell67  11864  13114  608376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608376p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13114
-------------------------------------   ----- 
End-of-path arrival time (ps)           13114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell79  11864  13114  608376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608376p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13114
-------------------------------------   ----- 
End-of-path arrival time (ps)           13114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell102  11864  13114  608376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608417p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell82  11823  13073  608417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608417p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45    1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell106  11823  13073  608417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608457p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell63  11783  13033  608457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608457p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell96  11783  13033  608457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608891p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell49  11349  12599  608891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608955p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12535
-------------------------------------   ----- 
End-of-path arrival time (ps)           12535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell73  11285  12535  608955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608955p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12535
-------------------------------------   ----- 
End-of-path arrival time (ps)           12535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell86  11285  12535  608955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608964p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12526
-------------------------------------   ----- 
End-of-path arrival time (ps)           12526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell69  11276  12526  608964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608964p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12526
-------------------------------------   ----- 
End-of-path arrival time (ps)           12526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell90  11276  12526  608964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell50  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell51  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell78  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell103  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12178
-------------------------------------   ----- 
End-of-path arrival time (ps)           12178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell73  10928  12178  609312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12178
-------------------------------------   ----- 
End-of-path arrival time (ps)           12178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell86  10928  12178  609312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609317p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12173
-------------------------------------   ----- 
End-of-path arrival time (ps)           12173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell69  10923  12173  609317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609317p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12173
-------------------------------------   ----- 
End-of-path arrival time (ps)           12173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell90  10923  12173  609317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell53  10912  12162  609328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell55  10912  12162  609328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell87  10912  12162  609328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609328p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell92  10912  12162  609328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609409p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12081
-------------------------------------   ----- 
End-of-path arrival time (ps)           12081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell100  10831  12081  609409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell68  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell109  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609423p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell65  10817  12067  609423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609423p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell93  10817  12067  609423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609423p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell108  10817  12067  609423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell95  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609633p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell49  10607  11857  609633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11856
-------------------------------------   ----- 
End-of-path arrival time (ps)           11856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell58  10606  11856  609634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609641p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell57  10599  11849  609641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609641p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell72  10599  11849  609641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609641p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell74  10599  11849  609641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609653p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell82  10587  11837  609653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609653p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell106  10587  11837  609653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609681p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell73  10559  11809  609681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609681p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell86  10559  11809  609681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609692p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell69  10548  11798  609692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609692p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell90  10548  11798  609692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609749p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell81  10491  11741  609749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609749p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell83  10491  11741  609749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609749p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell84  10491  11741  609749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11726
-------------------------------------   ----- 
End-of-path arrival time (ps)           11726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell54  10476  11726  609764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11726
-------------------------------------   ----- 
End-of-path arrival time (ps)           11726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell71  10476  11726  609764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11726
-------------------------------------   ----- 
End-of-path arrival time (ps)           11726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell89  10476  11726  609764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609792p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11698
-------------------------------------   ----- 
End-of-path arrival time (ps)           11698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell73  10448  11698  609792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609792p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11698
-------------------------------------   ----- 
End-of-path arrival time (ps)           11698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell86  10448  11698  609792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609805p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell69  10435  11685  609805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609805p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell90  10435  11685  609805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609971p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell60  10269  11519  609971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609971p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell64  10269  11519  609971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609971p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell97  10269  11519  609971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell60  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell64  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell97  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610042p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell70  10198  11448  610042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610042p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell91  10198  11448  610042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell54  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell71  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell89  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell56  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell75  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell80  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610382p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11108
-------------------------------------   ----- 
End-of-path arrival time (ps)           11108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell47   9858  11108  610382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610382p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11108
-------------------------------------   ----- 
End-of-path arrival time (ps)           11108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell48   9858  11108  610382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610382p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11108
-------------------------------------   ----- 
End-of-path arrival time (ps)           11108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell85   9858  11108  610382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell50   9520  10770  610720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell51   9520  10770  610720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell78   9520  10770  610720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell103   9520  10770  610720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610735p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell63   9505  10755  610735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610735p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell96   9505  10755  610735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell60   9474  10724  610766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell64   9474  10724  610766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610766p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10724
-------------------------------------   ----- 
End-of-path arrival time (ps)           10724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell97   9474  10724  610766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610845p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell63   9395  10645  610845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610845p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell96   9395  10645  610845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell47   9389  10639  610851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell48   9389  10639  610851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell85   9389  10639  610851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell50   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell51   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell78   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell103   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610916p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell63   9324  10574  610916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610916p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell96   9324  10574  610916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610930p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell50   9310  10560  610930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610930p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell51   9310  10560  610930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610930p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell78   9310  10560  610930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610930p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell103   9310  10560  610930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell52   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell61   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell107   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell65   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell93   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell108   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611015p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell68   9225  10475  611015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611015p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell109   9225  10475  611015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611091p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell54   9149  10399  611091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611091p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell71   9149  10399  611091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611091p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell89   9149  10399  611091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611103p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell81   9137  10387  611103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611103p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell83   9137  10387  611103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611103p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell84   9137  10387  611103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell70   9119  10369  611121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell91   9119  10369  611121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell60   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell64   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell97   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell81   8959  10209  611281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell83   8959  10209  611281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell84   8959  10209  611281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611282p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell99   8958  10208  611282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611282p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell110   8958  10208  611282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611320p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10170
-------------------------------------   ----- 
End-of-path arrival time (ps)           10170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell100   8920  10170  611320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10069
-------------------------------------   ----- 
End-of-path arrival time (ps)           10069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell59   8819  10069  611421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10069
-------------------------------------   ----- 
End-of-path arrival time (ps)           10069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell62   8819  10069  611421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10069
-------------------------------------   ----- 
End-of-path arrival time (ps)           10069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell66   8819  10069  611421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10069
-------------------------------------   ----- 
End-of-path arrival time (ps)           10069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell77   8819  10069  611421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 611451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  611451  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en      statuscell1   10239  11449  611451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell67   8648   9898  611592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell79   8648   9898  611592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell102   8648   9898  611592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell60   8639   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell64   8639   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell97   8639   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell105   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell67   8493   9743  611747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell79   8493   9743  611747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell102   8493   9743  611747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell81   8487   9737  611753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell83   8487   9737  611753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell84   8487   9737  611753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell70   8487   9737  611753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell91   8487   9737  611753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611761p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell99   8479   9729  611761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611761p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell110   8479   9729  611761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell94   8476   9726  611764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell98   8476   9726  611764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell104   8476   9726  611764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell54   8468   9718  611772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell71   8468   9718  611772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell89   8468   9718  611772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611798p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell82   8442   9692  611798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611798p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell106   8442   9692  611798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611812p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9678
-------------------------------------   ---- 
End-of-path arrival time (ps)           9678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell49   8428   9678  611812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611836p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell94   8404   9654  611836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611836p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell98   8404   9654  611836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611836p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell104   8404   9654  611836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell76   8350   9600  611890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell88   8350   9600  611890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell101   8350   9600  611890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell67   8296   9546  611944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell79   8296   9546  611944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell102   8296   9546  611944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell76   8278   9528  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell88   8278   9528  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell101   8278   9528  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611967p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell76   8273   9523  611967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611967p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell88   8273   9523  611967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611967p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell101   8273   9523  611967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9453
-------------------------------------   ---- 
End-of-path arrival time (ps)           9453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell47   8203   9453  612037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9453
-------------------------------------   ---- 
End-of-path arrival time (ps)           9453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell48   8203   9453  612037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9453
-------------------------------------   ---- 
End-of-path arrival time (ps)           9453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell85   8203   9453  612037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  585564  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell42   7049   8989  612501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell56   7708   8958  612532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell75   7708   8958  612532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell80   7708   8958  612532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell52   7697   8947  612543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell61   7697   8947  612543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell107   7697   8947  612543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8895
-------------------------------------   ---- 
End-of-path arrival time (ps)           8895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell56   7645   8895  612595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell56         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8895
-------------------------------------   ---- 
End-of-path arrival time (ps)           8895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell75   7645   8895  612595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell75         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8895
-------------------------------------   ---- 
End-of-path arrival time (ps)           8895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell80   7645   8895  612595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell80         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612692p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell95   7548   8798  612692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  584903  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell41   6828   8768  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612762p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell95   7478   8728  612762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612835p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell59   7405   8655  612835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612835p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell62   7405   8655  612835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612835p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell66   7405   8655  612835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612835p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell77   7405   8655  612835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -5360
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  602248  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load  count7cell     5579   6789  612851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell52   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell52         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell61   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell61         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613121p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell107   7119   8369  613121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell107        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell53   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell55   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell87   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell92   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 613297p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  584953  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell43   6253   8193  613297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell60   6868   8118  613372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell60         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell64   6868   8118  613372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell64         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell97   6868   8118  613372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell97         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell94   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell94         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell98   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell98         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell104   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell104        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell54   6753   8003  613487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell71   6753   8003  613487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell89   6753   8003  613487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613503p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell70   6737   7987  613503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613503p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell91   6737   7987  613503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613506p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell81   6734   7984  613506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613506p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell83   6734   7984  613506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613506p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell84   6734   7984  613506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell59   6645   7895  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell59         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell62   6645   7895  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell62         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell66   6645   7895  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell66         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell77   6645   7895  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell77         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613608p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42    1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell105   6632   7882  613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613616p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell58   6624   7874  613616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell57   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell72   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell74   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1994/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 613851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                       -500
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10649
-------------------------------------   ----- 
End-of-path arrival time (ps)           10649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1994/q                                  macrocell111   1250   1250  613851  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0  statuscell1    9399  10649  613851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613886p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell81   6354   7604  613886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell81         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613886p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell83   6354   7604  613886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell83         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613886p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell84   6354   7604  613886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell84         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell70   6350   7600  613890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell70         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell91   6350   7600  613890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell91         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613986p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell99   6254   7504  613986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613986p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell110   6254   7504  613986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 614309p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  586459  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell46   5241   7181  614309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614353p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell49   5887   7137  614353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614608p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell58   5632   6882  614608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell82   5619   6869  614621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell106   5619   6869  614621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell54   5573   6823  614667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell54         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell71   5573   6823  614667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell71         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell89   5573   6823  614667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell89         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell57   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell72   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell74   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell99   5562   6812  614678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell99         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell110   5562   6812  614678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell110        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614695p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell53   5545   6795  614695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614695p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell55   5545   6795  614695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614695p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell87   5545   6795  614695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614695p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell42   1250   1250  581504  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell92   5545   6795  614695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614758p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell47   5482   6732  614758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614758p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell48   5482   6732  614758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614758p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell85   5482   6732  614758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614877p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell105   5363   6613  614877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell105        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 614995p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  587353  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell45   4555   6495  614995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1994/clk_en
Capture Clock  : Net_1994/clock_0
Path slack     : 615316p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  611451  RISE       1
Net_1994/clk_en                               macrocell111   6374   7584  615316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 615316p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  611451  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en     macrocell113   6374   7584  615316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615417p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  611451  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6273   7483  615417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615430p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell76   4810   6060  615430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell76         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615430p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell88   4810   6060  615430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell88         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615430p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell101   4810   6060  615430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell101        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell67   4796   6046  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell67         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell79   4796   6046  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell79         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell102   4796   6046  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell102        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615573p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell49   4667   5917  615573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell49         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell47   4648   5898  615592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell47         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell48   4648   5898  615592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell48         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell85   4648   5898  615592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell85         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell50   4573   5823  615667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell50         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell51   4573   5823  615667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell51         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell78   4573   5823  615667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell78         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41    1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell103   4573   5823  615667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell103        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615685p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell95   4555   5805  615685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell95         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615701p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell68   4539   5789  615701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615701p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell109   4539   5789  615701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615705p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell65   4535   5785  615705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615705p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell93   4535   5785  615705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615705p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell108   4535   5785  615705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell65   4533   5783  615707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell65         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44   1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell93   4533   5783  615707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell93         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell108   4533   5783  615707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell108        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615709p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46   1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell68   4531   5781  615709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell68         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615709p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell109   4531   5781  615709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell109        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  587182  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell44   3632   5572  615918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell53   4284   5534  615956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell53         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell55   4284   5534  615956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell55         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell87   4284   5534  615956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell87         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell92   4284   5534  615956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell92         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615996p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell57   4244   5494  615996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell57         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615996p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell72   4244   5494  615996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell72         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615996p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell74   4244   5494  615996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell74         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell63   3739   4989  616501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell63         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell41   1250   1250  580755  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell96   3739   4989  616501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell96         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616516p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell46    1250   1250  582344  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell100   3724   4974  616516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616518p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell44    1250   1250  582299  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell100   3722   4972  616518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell100        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617320p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell82   2920   4170  617320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell82         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617320p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43    1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell106   2920   4170  617320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell106        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617331p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell43   1250   1250  582399  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell58   2909   4159  617331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell58         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell69   2533   3783  617707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell69         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell90   2533   3783  617707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell90         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 617707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell73   2533   3783  617707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell73         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell45   1250   1250  584665  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell86   2533   3783  617707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell86         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1994/main_1
Capture Clock  : Net_1994/clock_0
Path slack     : 617944p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q  macrocell113   1250   1250  617944  RISE       1
Net_1994/main_1                       macrocell111   2296   3546  617944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1994/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065127p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q                      macrocell22     1250   1250  1065127  RISE       1
\UART_LOG:BUART:counter_load_not\/main_3           macrocell4      4502   5752  1065127  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell4      3350   9102  1065127  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12016  1065127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066416p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11557
-------------------------------------   ----- 
End-of-path arrival time (ps)           11557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q            macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_1  macrocell7    4642   5892  1066416  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350   9242  1066416  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2315  11557  1066416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1067932p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14901
-------------------------------------   ----- 
End-of-path arrival time (ps)           14901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067932  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell5      5108   8688  1067932  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell5      3350  12038  1067932  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2863  14901  1067932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1070569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067932  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell21     5674   9254  1070569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1070761p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12073
-------------------------------------   ----- 
End-of-path arrival time (ps)           12073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070761  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell9      2892   6472  1070761  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell9      3350   9822  1070761  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2251  12073  1070761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071144p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell24     1250   1250  1066711  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4930   6180  1071144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell25     1250   1250  1066416  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4685   5935  1071389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071391p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell21     1250   1250  1065935  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4683   5933  1071391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8293
-------------------------------------   ---- 
End-of-path arrival time (ps)           8293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell30   7043   8293  1071530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071818p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell27   1250   1250  1067311  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell30   6756   8006  1071818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1071932p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell31   1250   1250  1068537  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell31   6642   7892  1071932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell20     1250   1250  1066149  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3796   5046  1072277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  1072349  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3724   4974  1072349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell27   1250   1250  1067311  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell33   6209   7459  1072364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell25   6159   7409  1072414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell26   6159   7409  1072414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell28   6159   7409  1072414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell24   1250   1250  1066711  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell33   5971   7221  1072603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell24   1250   1250  1066711  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell30   5965   7215  1072609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell31   1250   1250  1068537  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell25   5786   7036  1072787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell27   5660   6910  1072914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073042p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell25   1250   1250  1066416  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell33   5531   6781  1073042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073212p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073212  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell19     2241   6611  1073212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell21   1250   1250  1065935  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell19   5222   6472  1073352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell21   1250   1250  1065935  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell23   5222   6472  1073352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073417p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066880  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3716   3906  1073417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073525p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072349  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell27   5049   6299  1073525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074265p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072349  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell33   4308   5558  1074265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074265p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell21   1250   1250  1065935  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell22   4308   5558  1074265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell23   1250   1250  1074272  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell22   4301   5551  1074272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell28   1250   1250  1067453  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell33   4261   5511  1074313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell28   1250   1250  1067453  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell30   4250   5500  1074324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell30         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell28   1250   1250  1067453  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell25   4180   5430  1074393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell28   1250   1250  1067453  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell26   4180   5430  1074393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell28   1250   1250  1067453  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell28   4180   5430  1074393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell28   1250   1250  1067453  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell27   4080   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074508p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074508  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell31   3375   5315  1074508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074508p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074508  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell32   3375   5315  1074508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074511p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074511  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell27   3372   5312  1074511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074526  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell27   3358   5298  1074526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell27   1250   1250  1067311  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell25   4014   5264  1074559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell27   1250   1250  1067311  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell26   4014   5264  1074559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell27   1250   1250  1067311  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell28   4014   5264  1074559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell24   1250   1250  1066711  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell25   3908   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell24   1250   1250  1066711  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell26   3908   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell24   1250   1250  1066711  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell28   3908   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074683  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell31   3200   5140  1074683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074683  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell32   3200   5140  1074683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074690  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell27   3193   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell20   1250   1250  1066149  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell19   3814   5064  1074759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell20   1250   1250  1066149  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell23   3814   5064  1074759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell20   1250   1250  1066149  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell22   3803   5053  1074770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell23   1250   1250  1074272  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell19   3769   5019  1074805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell23   1250   1250  1074272  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell20   3741   4991  1074833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell23   1250   1250  1074272  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell21   3741   4991  1074833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074974p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell22   1250   1250  1065127  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell20   3599   4849  1074974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074974p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell22   1250   1250  1065127  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell21   3599   4849  1074974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074977p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q      macrocell32   1250   1250  1069367  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell25   3596   4846  1074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075050  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell19     4583   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075232p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074511  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell25   2651   4591  1075232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075232p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074511  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell26   2651   4591  1075232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075232p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074511  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell28   2651   4591  1075232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074526  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell25   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074526  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell26   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074526  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell28   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074508  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell29   2637   4577  1075246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072349  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell25   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  1072349  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell26   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  1072349  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell28   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074683  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell29   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074690  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell25   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074690  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell26   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074690  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell28   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075576  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell29   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075594p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075050  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell22     4039   4229  1075594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell21   1250   1250  1065935  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell20   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell21   1250   1250  1065935  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell21   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066880  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell23     3837   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075908p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3915
-------------------------------------   ---- 
End-of-path arrival time (ps)           3915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066880  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell22     3725   3915  1075908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell20   1250   1250  1066149  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell20   2576   3826  1075997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell20   1250   1250  1066149  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell21   2576   3826  1075997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell19   1250   1250  1076037  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell19   2536   3786  1076037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell31   1250   1250  1068537  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell33   2536   3786  1076037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell22   1250   1250  1065127  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell19   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell22   1250   1250  1065127  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell23   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell32   1250   1250  1069367  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell33   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell22   1250   1250  1065127  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell22   2520   3770  1076053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell32   1250   1250  1069367  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell31   2520   3770  1076053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell32   1250   1250  1069367  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell32   2520   3770  1076053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell27   1250   1250  1067311  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell27   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell24   1250   1250  1066711  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell27   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell34   1250   1250  1076288  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell28   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell26     1250   1250  1072612  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2652   3902  1076301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076702p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066880  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell20     2931   3121  1076702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1076702p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066880  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell21     2931   3121  1076702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1077343p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075050  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell20     2290   2480  1077343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1079326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell33    1250   1250  1079326  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2257   3507  1079326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83317673p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2800   6300  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11430  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11430  83317673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell9       0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83317702p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2772   6272  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11402  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11402  83317702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83317879p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11225
-------------------------------------   ----- 
End-of-path arrival time (ps)           11225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2595   6095  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11225  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11225  83317879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Green:PWMUDB:runmode_enable\/q
Path End       : \PWM_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83319481p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:runmode_enable\/clock_0                  macrocell127        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Green:PWMUDB:runmode_enable\/q        macrocell127     1250   1250  83319481  RISE       1
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell13   6542   7792  83319481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83320962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2812   6312  83320962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell9       0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 83320973p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  83317673  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2800   6300  83320973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 83321002p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2772   6272  83321002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83321013p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  83317702  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2760   6260  83321013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2540/main_1
Capture Clock  : Net_2540/clock_0
Path slack     : 83321026p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8797
-------------------------------------   ---- 
End-of-path arrival time (ps)           8797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  83321026  RISE       1
Net_2540/main_1                           macrocell128     6287   8797  83321026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2540/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 83321179p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2595   6095  83321179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83321180p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  83317879  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2593   6093  83321180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83321357p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  83318606  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   4666   5916  83321357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83321512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell37     1250   1250  83318758  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4511   5761  83321512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 83321906p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  83318606  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   4117   5367  83321906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 83322058p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell37     1250   1250  83318758  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3965   5215  83322058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Red:PWMUDB:runmode_enable\/q
Path End       : \PWM_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322622p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:runmode_enable\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Red:PWMUDB:runmode_enable\/q        macrocell123     1250   1250  83322622  RISE       1
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   3401   4651  83322622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322668p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell13   2290   2290  83322668  RISE       1
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell13   2315   4605  83322668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322698p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell12   2290   2290  83322698  RISE       1
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell12   2286   4576  83322698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322701p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   2290   2290  83322701  RISE       1
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   2282   4572  83322701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 83322916p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  83319616  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3107   4357  83322916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 83323048p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  83319616  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2976   4226  83323048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell9       0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_429/main_1
Capture Clock  : Net_429/clock_0
Path slack     : 83323158p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  83323158  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  83323158  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  83323158  RISE       1
Net_429/main_1                                macrocell36     2915   6665  83323158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Yellow:PWMUDB:runmode_enable\/q
Path End       : \PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83323425p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:runmode_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Yellow:PWMUDB:runmode_enable\/q        macrocell125     1250   1250  83323425  RISE       1
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell12   2598   3848  83323425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 83323749p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  83323749  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  83323749  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  83323749  RISE       1
Net_481/main_1                                 macrocell38     2324   6074  83323749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_403/main_1
Capture Clock  : Net_403/clock_0
Path slack     : 83323750p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  83323750  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  83323750  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  83323750  RISE       1
Net_403/main_1                               macrocell40     2324   6074  83323750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2470/main_1
Capture Clock  : Net_2470/clock_0
Path slack     : 83324390p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT     slack  edge  Fanout
--------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  83324390  RISE       1
Net_2470/main_1                         macrocell124     2924   5434  83324390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2470/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Green:PWMUDB:runmode_enable\/q
Path End       : Net_2540/main_0
Capture Clock  : Net_2540/clock_0
Path slack     : 83324814p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:runmode_enable\/clock_0                  macrocell127        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Green:PWMUDB:runmode_enable\/q  macrocell127   1250   1250  83319481  RISE       1
Net_2540/main_0                      macrocell128   3759   5009  83324814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2540/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2498/main_1
Capture Clock  : Net_2498/clock_0
Path slack     : 83325015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell12   2510   2510  83325015  RISE       1
Net_2498/main_1                            macrocell126     2298   4808  83325015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2498/clock_0                                           macrocell126        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 83325064p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  83318758  RISE       1
Net_481/main_0                           macrocell38   3509   4759  83325064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : Net_403/main_0
Capture Clock  : Net_403/clock_0
Path slack     : 83325475p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  83319616  RISE       1
Net_403/main_0                         macrocell40   3099   4349  83325475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 83325675p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  83325675  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/main_0      macrocell39    2939   4149  83325675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell39         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Red:PWMUDB:runmode_enable\/q
Path End       : Net_2470/main_0
Capture Clock  : Net_2470/clock_0
Path slack     : 83325960p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:runmode_enable\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Red:PWMUDB:runmode_enable\/q  macrocell123   1250   1250  83322622  RISE       1
Net_2470/main_0                    macrocell124   2614   3864  83325960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2470/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Yellow:PWMUDB:runmode_enable\/q
Path End       : Net_2498/main_0
Capture Clock  : Net_2498/clock_0
Path slack     : 83325981p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:runmode_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Yellow:PWMUDB:runmode_enable\/q  macrocell125   1250   1250  83323425  RISE       1
Net_2498/main_0                       macrocell126   2593   3843  83325981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2498/clock_0                                           macrocell126        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : 83326277p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  83318606  RISE       1
Net_429/main_0                          macrocell36   2297   3547  83326277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Red:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:genblk1:ctrlreg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  83326278  RISE       1
\PWM_Red:PWMUDB:runmode_enable\/main_0      macrocell123   2336   3546  83326278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Red:PWMUDB:runmode_enable\/clock_0                    macrocell123        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Yellow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Yellow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Yellow:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:genblk1:ctrlreg\/clock                  controlcell7        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Yellow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  83326280  RISE       1
\PWM_Yellow:PWMUDB:runmode_enable\/main_0      macrocell125   2333   3543  83326280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Yellow:PWMUDB:runmode_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326287p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  83326287  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/main_0      macrocell35    2326   3536  83326287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Green:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326297p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:genblk1:ctrlreg\/clock                   controlcell8        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  83326297  RISE       1
\PWM_Green:PWMUDB:runmode_enable\/main_0      macrocell127   2317   3527  83326297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Green:PWMUDB:runmode_enable\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326300p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock2:R#1 vs. PWM_Clock2:R#2)   83333333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  83326300  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell37    2314   3524  83326300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell37         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

