
eq-leds.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078e8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014b8  08007aa8  08007aa8  00008aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f60  08008f60  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f60  08008f60  00009f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f68  08008f68  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f68  08008f68  00009f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f6c  08008f6c  00009f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20040000  08008f70  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20040068  08008fd8  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200403c0  08008fd8  0000a3c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014779  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a72  00000000  00000000  0001e811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00021288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002beeb  00000000  00000000  00022400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000159a7  00000000  00000000  0004e2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0010a79b  00000000  00000000  00063c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0016e42d  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000d8b  00000000  00000000  0016e470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000524c  00000000  00000000  0016f1fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00174448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040068 	.word	0x20040068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007a90 	.word	0x08007a90

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2004006c 	.word	0x2004006c
 80001fc:	08007a90 	.word	0x08007a90

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <ws2812_update_buffer>:
/*
 * Update next 24 bits in the dma buffer - assume dma_buffer_pointer is pointing
 * to the buffer that is safe to update.  The dma_buffer_pointer and the call to
 * this function is handled by the dma callbacks.
 */
inline void ws2812_update_buffer(ws2812_handleTypeDef *ws2812, uint16_t *dma_buffer_pointer) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]

    // A simple state machine - we're either resetting (two buffers worth of zeros),
    // idle (just winging out zero buffers) or
    // we are transmitting data for the "current" led.

    ++ws2812->dma_cbs;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80005da:	1c5a      	adds	r2, r3, #1
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	679a      	str	r2, [r3, #120]	@ 0x78

    if (ws2812->led_state == LED_RES) { // Latch state - 10 or more full buffers of zeros
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d135      	bne.n	8000656 <ws2812_update_buffer+0x8a>

        // This one is simple - we got a bunch of zeros of the right size - just throw
        // that into the buffer.  Twice will do (two half buffers).
        if (ws2812->zero_halves < 2) {
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d80c      	bhi.n	800060e <ws2812_update_buffer+0x42>
            memset(dma_buffer_pointer, 0, 2 * BUFFER_SIZE); // Fill the buffer with zeros
 80005f4:	2230      	movs	r2, #48	@ 0x30
 80005f6:	2100      	movs	r1, #0
 80005f8:	6838      	ldr	r0, [r7, #0]
 80005fa:	f006 f837 	bl	800666c <memset>
            ws2812->zero_halves++; // We only need to update two half buffers
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8000604:	3301      	adds	r3, #1
 8000606:	b2da      	uxtb	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }

        ws2812->res_cnt++;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8000614:	3301      	adds	r3, #1
 8000616:	b2da      	uxtb	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        if (ws2812->res_cnt >= LED_RESET_CYCLES) { // done enough reset cycles - move to next state
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8000624:	2b09      	cmp	r3, #9
 8000626:	d971      	bls.n	800070c <ws2812_update_buffer+0x140>
            ws2812->led_cnt = 0;	// prepare to send data
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2200      	movs	r2, #0
 800062c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
            if (ws2812->is_dirty) {
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8000636:	2b00      	cmp	r3, #0
 8000638:	d008      	beq.n	800064c <ws2812_update_buffer+0x80>
                ws2812->is_dirty = false;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2200      	movs	r2, #0
 800063e:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
                ws2812->led_state = LED_DAT;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	2202      	movs	r2, #2
 8000646:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

#ifdef BUFF_GPIO_Port
	HAL_GPIO_WritePin(BUFF_GPIO_Port, BUFF_Pin, GPIO_PIN_RESET);
#endif

}
 800064a:	e05f      	b.n	800070c <ws2812_update_buffer+0x140>
                ws2812->led_state = LED_IDL;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2201      	movs	r2, #1
 8000650:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 8000654:	e05a      	b.n	800070c <ws2812_update_buffer+0x140>
    } else if (ws2812->led_state == LED_IDL) { // idle state
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800065c:	2b01      	cmp	r3, #1
 800065e:	d10d      	bne.n	800067c <ws2812_update_buffer+0xb0>
        if (ws2812->is_dirty) { // we do nothing here except waiting for a dirty flag
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8000666:	2b00      	cmp	r3, #0
 8000668:	d050      	beq.n	800070c <ws2812_update_buffer+0x140>
            ws2812->is_dirty = false;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2200      	movs	r2, #0
 800066e:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
            ws2812->led_state = LED_DAT; // when dirty - start processing data
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2202      	movs	r2, #2
 8000676:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 800067a:	e047      	b.n	800070c <ws2812_update_buffer+0x140>
        ++ws2812->dat_cbs;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000680:	1c5a      	adds	r2, r3, #1
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	67da      	str	r2, [r3, #124]	@ 0x7c
        uint8_t *led = (uint8_t*) &ws2812->led[3 * ws2812->led_cnt];
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8000690:	4619      	mov	r1, r3
 8000692:	460b      	mov	r3, r1
 8000694:	005b      	lsls	r3, r3, #1
 8000696:	440b      	add	r3, r1
 8000698:	4413      	add	r3, r2
 800069a:	60bb      	str	r3, [r7, #8]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 800069c:	2300      	movs	r3, #0
 800069e:	73fb      	strb	r3, [r7, #15]
 80006a0:	e011      	b.n	80006c6 <ws2812_update_buffer+0xfa>
            memcpy(dma_buffer_pointer, color_value[led[c]], 16); // Lookup the actual buffer data
 80006a2:	7bfb      	ldrb	r3, [r7, #15]
 80006a4:	68ba      	ldr	r2, [r7, #8]
 80006a6:	4413      	add	r3, r2
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	011b      	lsls	r3, r3, #4
 80006ac:	4a19      	ldr	r2, [pc, #100]	@ (8000714 <ws2812_update_buffer+0x148>)
 80006ae:	4413      	add	r3, r2
 80006b0:	2210      	movs	r2, #16
 80006b2:	4619      	mov	r1, r3
 80006b4:	6838      	ldr	r0, [r7, #0]
 80006b6:	f006 f864 	bl	8006782 <memcpy>
            dma_buffer_pointer += 8; // next 8 bytes
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	3310      	adds	r3, #16
 80006be:	603b      	str	r3, [r7, #0]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
 80006c2:	3301      	adds	r3, #1
 80006c4:	73fb      	strb	r3, [r7, #15]
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d9ea      	bls.n	80006a2 <ws2812_update_buffer+0xd6>
        ws2812->led_cnt++; // Next led
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80006d2:	3301      	adds	r3, #1
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        if (ws2812->led_cnt >= ws2812->leds) { // reached top
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f8b3 2072 	ldrh.w	r2, [r3, #114]	@ 0x72
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d30f      	bcc.n	800070c <ws2812_update_buffer+0x140>
            ws2812->led_cnt = 0; // back to first
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2200      	movs	r2, #0
 80006f0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
            ws2812->zero_halves = 0;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
            ws2812->res_cnt = 0;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2200      	movs	r2, #0
 8000700:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
            ws2812->led_state = LED_RES;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2200      	movs	r2, #0
 8000708:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	08007ae0 	.word	0x08007ae0

08000718 <zeroLedValues>:

ws2812_resultTypeDef zeroLedValues(ws2812_handleTypeDef *ws2812) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
    ws2812_resultTypeDef res = WS2812_Ok;
 8000720:	2300      	movs	r3, #0
 8000722:	73fb      	strb	r3, [r7, #15]
    memset(ws2812->led, 0, ws2812->leds * 3); // Zero it all
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800072e:	461a      	mov	r2, r3
 8000730:	4613      	mov	r3, r2
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	4413      	add	r3, r2
 8000736:	461a      	mov	r2, r3
 8000738:	2100      	movs	r1, #0
 800073a:	f005 ff97 	bl	800666c <memset>
    ws2812->is_dirty = true; // Mark buffer dirty
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2201      	movs	r2, #1
 8000742:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
    return res;
 8000746:	7bfb      	ldrb	r3, [r7, #15]
}
 8000748:	4618      	mov	r0, r3
 800074a:	3710      	adds	r7, #16
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <setLedValues>:
    return res;
}

// Just throw values into led_value array - the dma interrupt will
// handle updating the dma buffer when needed
ws2812_resultTypeDef setLedValues(ws2812_handleTypeDef *ws2812, uint16_t led, uint8_t r, uint8_t g, uint8_t b) {
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	4608      	mov	r0, r1
 800075a:	4611      	mov	r1, r2
 800075c:	461a      	mov	r2, r3
 800075e:	4603      	mov	r3, r0
 8000760:	807b      	strh	r3, [r7, #2]
 8000762:	460b      	mov	r3, r1
 8000764:	707b      	strb	r3, [r7, #1]
 8000766:	4613      	mov	r3, r2
 8000768:	703b      	strb	r3, [r7, #0]
    ws2812_resultTypeDef res = WS2812_Ok;
 800076a:	2300      	movs	r3, #0
 800076c:	73fb      	strb	r3, [r7, #15]
    if (led < ws2812->leds) {
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8000774:	887a      	ldrh	r2, [r7, #2]
 8000776:	429a      	cmp	r2, r3
 8000778:	d221      	bcs.n	80007be <setLedValues+0x6e>
        ws2812->led[3 * led + RL] = r;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800077e:	887a      	ldrh	r2, [r7, #2]
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	3301      	adds	r3, #1
 8000788:	440b      	add	r3, r1
 800078a:	787a      	ldrb	r2, [r7, #1]
 800078c:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + GL] = g;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000792:	887a      	ldrh	r2, [r7, #2]
 8000794:	4613      	mov	r3, r2
 8000796:	005b      	lsls	r3, r3, #1
 8000798:	4413      	add	r3, r2
 800079a:	440b      	add	r3, r1
 800079c:	783a      	ldrb	r2, [r7, #0]
 800079e:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + BL] = b;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80007a4:	887a      	ldrh	r2, [r7, #2]
 80007a6:	4613      	mov	r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4413      	add	r3, r2
 80007ac:	3302      	adds	r3, #2
 80007ae:	440b      	add	r3, r1
 80007b0:	7e3a      	ldrb	r2, [r7, #24]
 80007b2:	701a      	strb	r2, [r3, #0]
        ws2812->is_dirty = true; // Mark buffer dirty
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2201      	movs	r2, #1
 80007b8:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
 80007bc:	e001      	b.n	80007c2 <setLedValues+0x72>
    } else {
        res = WS2812_Err;
 80007be:	2301      	movs	r3, #1
 80007c0:	73fb      	strb	r3, [r7, #15]
    }
    return res;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3714      	adds	r7, #20
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <ws2812_init>:

ws2812_resultTypeDef ws2812_init(ws2812_handleTypeDef *ws2812, TIM_HandleTypeDef *timer, uint32_t channel, uint16_t leds) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
 80007dc:	807b      	strh	r3, [r7, #2]

    ws2812_resultTypeDef res = WS2812_Ok;
 80007de:	2300      	movs	r3, #0
 80007e0:	75fb      	strb	r3, [r7, #23]

    // Store timer handle for later
    ws2812->timer = timer;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	68ba      	ldr	r2, [r7, #8]
 80007e6:	601a      	str	r2, [r3, #0]

    // Store channel
    ws2812->channel = channel;
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	605a      	str	r2, [r3, #4]

    ws2812->leds = leds;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	887a      	ldrh	r2, [r7, #2]
 80007f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

    ws2812->led_state = LED_RES;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	2200      	movs	r2, #0
 80007fa:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    ws2812->is_dirty = 0;
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
    ws2812->zero_halves = 2;
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	2202      	movs	r2, #2
 800080a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76

    ws2812->led = malloc(leds * 3);
 800080e:	887a      	ldrh	r2, [r7, #2]
 8000810:	4613      	mov	r3, r2
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4413      	add	r3, r2
 8000816:	4618      	mov	r0, r3
 8000818:	f005 fc68 	bl	80060ec <malloc>
 800081c:	4603      	mov	r3, r0
 800081e:	461a      	mov	r2, r3
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (ws2812->led != NULL) { // Memory for led values
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000828:	2b00      	cmp	r3, #0
 800082a:	d012      	beq.n	8000852 <ws2812_init+0x82>

        memset(ws2812->led, 0, leds * 3); // Zero it all
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000830:	887a      	ldrh	r2, [r7, #2]
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	461a      	mov	r2, r3
 800083a:	2100      	movs	r1, #0
 800083c:	f005 ff16 	bl	800666c <memset>

        // Start DMA to feed the PWM with values
        // At this point the buffer should be empty - all zeros
        HAL_TIM_PWM_Start_DMA(timer, channel, (uint32_t*) ws2812->dma_buffer, BUFFER_SIZE * 2);
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	f103 0208 	add.w	r2, r3, #8
 8000846:	2330      	movs	r3, #48	@ 0x30
 8000848:	6879      	ldr	r1, [r7, #4]
 800084a:	68b8      	ldr	r0, [r7, #8]
 800084c:	f003 fbb6 	bl	8003fbc <HAL_TIM_PWM_Start_DMA>
 8000850:	e001      	b.n	8000856 <ws2812_init+0x86>

    } else {
        res = WS2812_Mem;
 8000852:	2302      	movs	r3, #2
 8000854:	75fb      	strb	r3, [r7, #23]
    }

    return res;
 8000856:	7dfb      	ldrb	r3, [r7, #23]

}
 8000858:	4618      	mov	r0, r3
 800085a:	3718      	adds	r7, #24
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <xy_to_led_index>:
 *
 * @param x Column (0-7)
 * @param y Row from bottom (0-31, where 0 is bottom)
 * @return LED index in strip
 */
static uint16_t xy_to_led_index(uint8_t x, uint8_t y) {
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	460a      	mov	r2, r1
 800086a:	71fb      	strb	r3, [r7, #7]
 800086c:	4613      	mov	r3, r2
 800086e:	71bb      	strb	r3, [r7, #6]
    if (x >= MATRIX_WIDTH || y >= MATRIX_HEIGHT) {
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	2b07      	cmp	r3, #7
 8000874:	d802      	bhi.n	800087c <xy_to_led_index+0x1c>
 8000876:	79bb      	ldrb	r3, [r7, #6]
 8000878:	2b1f      	cmp	r3, #31
 800087a:	d902      	bls.n	8000882 <xy_to_led_index+0x22>
        return 0xFFFF;  // Out of bounds
 800087c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000880:	e019      	b.n	80008b6 <xy_to_led_index+0x56>
    }

    uint16_t index;

    if (y % 2 == 0) {
 8000882:	79bb      	ldrb	r3, [r7, #6]
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	b2db      	uxtb	r3, r3
 800088a:	2b00      	cmp	r3, #0
 800088c:	d108      	bne.n	80008a0 <xy_to_led_index+0x40>
        // Even rows: left to right
        index = y * MATRIX_WIDTH + x;
 800088e:	79bb      	ldrb	r3, [r7, #6]
 8000890:	b29b      	uxth	r3, r3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	b29a      	uxth	r2, r3
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	b29b      	uxth	r3, r3
 800089a:	4413      	add	r3, r2
 800089c:	81fb      	strh	r3, [r7, #14]
 800089e:	e009      	b.n	80008b4 <xy_to_led_index+0x54>
    } else {
        // Odd rows: right to left (serpentine)
        index = y * MATRIX_WIDTH + (MATRIX_WIDTH - 1 - x);
 80008a0:	79bb      	ldrb	r3, [r7, #6]
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	00db      	lsls	r3, r3, #3
 80008a6:	b29a      	uxth	r2, r3
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	3307      	adds	r3, #7
 80008b2:	81fb      	strh	r3, [r7, #14]
    }

    return index;
 80008b4:	89fb      	ldrh	r3, [r7, #14]
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
	...

080008c4 <eq_graph_set>:

void eq_graph_set(ws2812_handleTypeDef *ws2812, uint8_t demo) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	460b      	mov	r3, r1
 80008ce:	70fb      	strb	r3, [r7, #3]
    active_demo_eq = demo;
 80008d0:	4a08      	ldr	r2, [pc, #32]	@ (80008f4 <eq_graph_set+0x30>)
 80008d2:	78fb      	ldrb	r3, [r7, #3]
 80008d4:	7013      	strb	r3, [r2, #0]

    // Clear the display when switching modes
    if (demo == EQ_GRAPH_FFT) {
 80008d6:	78fb      	ldrb	r3, [r7, #3]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d107      	bne.n	80008ec <eq_graph_set+0x28>
        memset(band_values, 0, sizeof(band_values));
 80008dc:	2220      	movs	r2, #32
 80008de:	2100      	movs	r1, #0
 80008e0:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <eq_graph_set+0x34>)
 80008e2:	f005 fec3 	bl	800666c <memset>
        zeroLedValues(ws2812);
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f7ff ff16 	bl	8000718 <zeroLedValues>
    }
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20040084 	.word	0x20040084
 80008f8:	20040088 	.word	0x20040088

080008fc <eq_graph_update_fft>:
 *
 * @param ws2812 LED strip handle
 * @param fft_magnitudes Array of FFT magnitude values (normalized 0.0-1.0)
 * @param num_bins Number of FFT bins provided
 */
void eq_graph_update_fft(ws2812_handleTypeDef *ws2812, float *fft_magnitudes, uint16_t num_bins) {
 80008fc:	b480      	push	{r7}
 80008fe:	b08b      	sub	sp, #44	@ 0x2c
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	4613      	mov	r3, r2
 8000908:	80fb      	strh	r3, [r7, #6]
    uint32_t now = uwTick;
 800090a:	4b4c      	ldr	r3, [pc, #304]	@ (8000a3c <eq_graph_update_fft+0x140>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	61bb      	str	r3, [r7, #24]

    // Calculate how many FFT bins to average per column
    uint16_t bins_per_column = num_bins / MATRIX_WIDTH;
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	08db      	lsrs	r3, r3, #3
 8000914:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (bins_per_column < 1) bins_per_column = 1;
 8000916:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000918:	2b00      	cmp	r3, #0
 800091a:	d101      	bne.n	8000920 <eq_graph_update_fft+0x24>
 800091c:	2301      	movs	r3, #1
 800091e:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // Process each frequency band (column)
    for (uint8_t col = 0; col < MATRIX_WIDTH; col++) {
 8000920:	2300      	movs	r3, #0
 8000922:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000926:	e07d      	b.n	8000a24 <eq_graph_update_fft+0x128>
        // Average FFT bins for this column
        float band_sum = 0.0f;
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
        uint16_t start_bin = col * bins_per_column;
 800092e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000932:	b29b      	uxth	r3, r3
 8000934:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000936:	fb12 f303 	smulbb	r3, r2, r3
 800093a:	82fb      	strh	r3, [r7, #22]
        uint16_t end_bin = start_bin + bins_per_column;
 800093c:	8afa      	ldrh	r2, [r7, #22]
 800093e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000940:	4413      	add	r3, r2
 8000942:	83fb      	strh	r3, [r7, #30]
        if (end_bin > num_bins) end_bin = num_bins;
 8000944:	8bfa      	ldrh	r2, [r7, #30]
 8000946:	88fb      	ldrh	r3, [r7, #6]
 8000948:	429a      	cmp	r2, r3
 800094a:	d901      	bls.n	8000950 <eq_graph_update_fft+0x54>
 800094c:	88fb      	ldrh	r3, [r7, #6]
 800094e:	83fb      	strh	r3, [r7, #30]

        for (uint16_t bin = start_bin; bin < end_bin; bin++) {
 8000950:	8afb      	ldrh	r3, [r7, #22]
 8000952:	83bb      	strh	r3, [r7, #28]
 8000954:	e00e      	b.n	8000974 <eq_graph_update_fft+0x78>
            band_sum += fft_magnitudes[bin];
 8000956:	8bbb      	ldrh	r3, [r7, #28]
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	68ba      	ldr	r2, [r7, #8]
 800095c:	4413      	add	r3, r2
 800095e:	edd3 7a00 	vldr	s15, [r3]
 8000962:	ed97 7a08 	vldr	s14, [r7, #32]
 8000966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800096a:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t bin = start_bin; bin < end_bin; bin++) {
 800096e:	8bbb      	ldrh	r3, [r7, #28]
 8000970:	3301      	adds	r3, #1
 8000972:	83bb      	strh	r3, [r7, #28]
 8000974:	8bba      	ldrh	r2, [r7, #28]
 8000976:	8bfb      	ldrh	r3, [r7, #30]
 8000978:	429a      	cmp	r2, r3
 800097a:	d3ec      	bcc.n	8000956 <eq_graph_update_fft+0x5a>
        }
        float band_avg = band_sum / bins_per_column;
 800097c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800097e:	ee07 3a90 	vmov	s15, r3
 8000982:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000986:	edd7 6a08 	vldr	s13, [r7, #32]
 800098a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800098e:	edc7 7a04 	vstr	s15, [r7, #16]

        // Smooth the value (low-pass filter)
        band_values[col] = band_values[col] * DECAY_RATE + band_avg * (1.0f - DECAY_RATE);
 8000992:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000996:	4a2a      	ldr	r2, [pc, #168]	@ (8000a40 <eq_graph_update_fft+0x144>)
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	4413      	add	r3, r2
 800099c:	edd3 7a00 	vldr	s15, [r3]
 80009a0:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000a44 <eq_graph_update_fft+0x148>
 80009a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80009ac:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8000a48 <eq_graph_update_fft+0x14c>
 80009b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80009b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009bc:	4a20      	ldr	r2, [pc, #128]	@ (8000a40 <eq_graph_update_fft+0x144>)
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	4413      	add	r3, r2
 80009c2:	edc3 7a00 	vstr	s15, [r3]

        // Clamp values to 0.0-1.0 range
        if (band_values[col] > 1.0f) band_values[col] = 1.0f;
 80009c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009ca:	4a1d      	ldr	r2, [pc, #116]	@ (8000a40 <eq_graph_update_fft+0x144>)
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	edd3 7a00 	vldr	s15, [r3]
 80009d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80009d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	dd07      	ble.n	80009f2 <eq_graph_update_fft+0xf6>
 80009e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009e6:	4a16      	ldr	r2, [pc, #88]	@ (8000a40 <eq_graph_update_fft+0x144>)
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	4413      	add	r3, r2
 80009ec:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80009f0:	601a      	str	r2, [r3, #0]
        if (band_values[col] < 0.0f) band_values[col] = 0.0f;
 80009f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009f6:	4a12      	ldr	r2, [pc, #72]	@ (8000a40 <eq_graph_update_fft+0x144>)
 80009f8:	009b      	lsls	r3, r3, #2
 80009fa:	4413      	add	r3, r2
 80009fc:	edd3 7a00 	vldr	s15, [r3]
 8000a00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a08:	d507      	bpl.n	8000a1a <eq_graph_update_fft+0x11e>
 8000a0a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000a40 <eq_graph_update_fft+0x144>)
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	4413      	add	r3, r2
 8000a14:	f04f 0200 	mov.w	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
    for (uint8_t col = 0; col < MATRIX_WIDTH; col++) {
 8000a1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000a1e:	3301      	adds	r3, #1
 8000a20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000a24:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000a28:	2b07      	cmp	r3, #7
 8000a2a:	f67f af7d 	bls.w	8000928 <eq_graph_update_fft+0x2c>
    }
}
 8000a2e:	bf00      	nop
 8000a30:	bf00      	nop
 8000a32:	372c      	adds	r7, #44	@ 0x2c
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	20040270 	.word	0x20040270
 8000a40:	20040088 	.word	0x20040088
 8000a44:	3f59999a 	.word	0x3f59999a
 8000a48:	3e199998 	.word	0x3e199998

08000a4c <eq_graph_render>:
}

/**
 * Render the EQ graph to LED strip (8x32 matrix)
 */
void eq_graph_render(ws2812_handleTypeDef *ws2812) {
 8000a4c:	b590      	push	{r4, r7, lr}
 8000a4e:	b08b      	sub	sp, #44	@ 0x2c
 8000a50:	af02      	add	r7, sp, #8
 8000a52:	6078      	str	r0, [r7, #4]
    // Clear all LEDs
    zeroLedValues(ws2812);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff fe5f 	bl	8000718 <zeroLedValues>

    // Draw each column (frequency band)
    for (uint8_t col = 0; col < MATRIX_WIDTH; col++) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	77fb      	strb	r3, [r7, #31]
 8000a5e:	e06a      	b.n	8000b36 <eq_graph_render+0xea>
        // Calculate bar height (0 to MATRIX_HEIGHT)
        uint16_t bar_height = (uint16_t)(band_values[col] * MATRIX_HEIGHT);
 8000a60:	7ffb      	ldrb	r3, [r7, #31]
 8000a62:	4a39      	ldr	r2, [pc, #228]	@ (8000b48 <eq_graph_render+0xfc>)
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	4413      	add	r3, r2
 8000a68:	edd3 7a00 	vldr	s15, [r3]
 8000a6c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8000b4c <eq_graph_render+0x100>
 8000a70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a78:	ee17 3a90 	vmov	r3, s15
 8000a7c:	833b      	strh	r3, [r7, #24]

        // Draw vertical bar from bottom up
        for (uint16_t row = 0; row < bar_height; row++) {
 8000a7e:	2300      	movs	r3, #0
 8000a80:	83bb      	strh	r3, [r7, #28]
 8000a82:	e051      	b.n	8000b28 <eq_graph_render+0xdc>
        	// Choose color based on ABSOLUTE position in matrix (not relative to bar)
			// This makes red only appear when bars reach the physical top
			float height_ratio = (float)row / (float)(MATRIX_HEIGHT - 1);
 8000a84:	8bbb      	ldrh	r3, [r7, #28]
 8000a86:	ee07 3a90 	vmov	s15, r3
 8000a8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a8e:	eef3 6a0f 	vmov.f32	s13, #63	@ 0x41f80000  31.0
 8000a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a96:	edc7 7a05 	vstr	s15, [r7, #20]

			// Map to color index
			float color_position = height_ratio * (NUM_COLORS - 1);
 8000a9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a9e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000aa2:	edc7 7a04 	vstr	s15, [r7, #16]
			uint8_t color_index = (uint8_t)(color_position + 0.5f);  // Round to nearest
 8000aa6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000aaa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000aae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ab2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ab6:	edc7 7a00 	vstr	s15, [r7]
 8000aba:	783b      	ldrb	r3, [r7, #0]
 8000abc:	76fb      	strb	r3, [r7, #27]
			if (color_index >= NUM_COLORS) color_index = NUM_COLORS - 1;
 8000abe:	7efb      	ldrb	r3, [r7, #27]
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d901      	bls.n	8000ac8 <eq_graph_render+0x7c>
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	76fb      	strb	r3, [r7, #27]

			// Convert X,Y to LED index
			uint16_t led_index = xy_to_led_index(col, row);
 8000ac8:	8bbb      	ldrh	r3, [r7, #28]
 8000aca:	b2da      	uxtb	r2, r3
 8000acc:	7ffb      	ldrb	r3, [r7, #31]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fec5 	bl	8000860 <xy_to_led_index>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	81fb      	strh	r3, [r7, #14]

			if (led_index < ws2812->leds) {
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8000ae0:	89fa      	ldrh	r2, [r7, #14]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d21d      	bcs.n	8000b22 <eq_graph_render+0xd6>
				setLedValues(ws2812, led_index,
 8000ae6:	7efa      	ldrb	r2, [r7, #27]
							led_line_colors_eq[color_index][0],
 8000ae8:	4919      	ldr	r1, [pc, #100]	@ (8000b50 <eq_graph_render+0x104>)
 8000aea:	4613      	mov	r3, r2
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	4413      	add	r3, r2
 8000af0:	440b      	add	r3, r1
 8000af2:	7818      	ldrb	r0, [r3, #0]
				setLedValues(ws2812, led_index,
 8000af4:	7efa      	ldrb	r2, [r7, #27]
							led_line_colors_eq[color_index][1],
 8000af6:	4916      	ldr	r1, [pc, #88]	@ (8000b50 <eq_graph_render+0x104>)
 8000af8:	4613      	mov	r3, r2
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	4413      	add	r3, r2
 8000afe:	440b      	add	r3, r1
 8000b00:	3301      	adds	r3, #1
 8000b02:	781c      	ldrb	r4, [r3, #0]
				setLedValues(ws2812, led_index,
 8000b04:	7efa      	ldrb	r2, [r7, #27]
							led_line_colors_eq[color_index][2]);
 8000b06:	4912      	ldr	r1, [pc, #72]	@ (8000b50 <eq_graph_render+0x104>)
 8000b08:	4613      	mov	r3, r2
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	4413      	add	r3, r2
 8000b0e:	440b      	add	r3, r1
 8000b10:	3302      	adds	r3, #2
 8000b12:	781b      	ldrb	r3, [r3, #0]
				setLedValues(ws2812, led_index,
 8000b14:	89f9      	ldrh	r1, [r7, #14]
 8000b16:	9300      	str	r3, [sp, #0]
 8000b18:	4623      	mov	r3, r4
 8000b1a:	4602      	mov	r2, r0
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f7ff fe17 	bl	8000750 <setLedValues>
        for (uint16_t row = 0; row < bar_height; row++) {
 8000b22:	8bbb      	ldrh	r3, [r7, #28]
 8000b24:	3301      	adds	r3, #1
 8000b26:	83bb      	strh	r3, [r7, #28]
 8000b28:	8bba      	ldrh	r2, [r7, #28]
 8000b2a:	8b3b      	ldrh	r3, [r7, #24]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d3a9      	bcc.n	8000a84 <eq_graph_render+0x38>
    for (uint8_t col = 0; col < MATRIX_WIDTH; col++) {
 8000b30:	7ffb      	ldrb	r3, [r7, #31]
 8000b32:	3301      	adds	r3, #1
 8000b34:	77fb      	strb	r3, [r7, #31]
 8000b36:	7ffb      	ldrb	r3, [r7, #31]
 8000b38:	2b07      	cmp	r3, #7
 8000b3a:	d991      	bls.n	8000a60 <eq_graph_render+0x14>
			}
        }
    }
}
 8000b3c:	bf00      	nop
 8000b3e:	bf00      	nop
 8000b40:	3724      	adds	r7, #36	@ 0x24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd90      	pop	{r4, r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20040088 	.word	0x20040088
 8000b4c:	42000000 	.word	0x42000000
 8000b50:	08008ae0 	.word	0x08008ae0

08000b54 <eq_graph_tick>:

void eq_graph_tick(ws2812_handleTypeDef *ws2812) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    switch (active_demo_eq) {
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <eq_graph_tick+0x24>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d103      	bne.n	8000b6c <eq_graph_tick+0x18>
    case EQ_GRAPH_FFT:
        // FFT mode - render the EQ graph
        eq_graph_render(ws2812);
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff ff71 	bl	8000a4c <eq_graph_render>
        break;
 8000b6a:	e000      	b.n	8000b6e <eq_graph_tick+0x1a>
    default:
        // Do nothing
        break;
 8000b6c:	bf00      	nop
    }
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20040084 	.word	0x20040084

08000b7c <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, char *ptr, int len) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d002      	beq.n	8000b94 <_write+0x18>
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	2b02      	cmp	r3, #2
 8000b92:	d111      	bne.n	8000bb8 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	f04f 33ff 	mov.w	r3, #4294967295
 8000b9c:	68b9      	ldr	r1, [r7, #8]
 8000b9e:	4809      	ldr	r0, [pc, #36]	@ (8000bc4 <_write+0x48>)
 8000ba0:	f004 fbf8 	bl	8005394 <HAL_UART_Transmit>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	75fb      	strb	r3, [r7, #23]
        if (hstatus == HAL_OK)
 8000ba8:	7dfb      	ldrb	r3, [r7, #23]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d101      	bne.n	8000bb2 <_write+0x36>
            return len;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	e004      	b.n	8000bbc <_write+0x40>
        else
            return -1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb6:	e001      	b.n	8000bbc <_write+0x40>
    }
    return -1;
 8000bb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20040154 	.word	0x20040154

08000bc8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

// Done sending first half of the DMA buffer - this can now safely be updated
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM4) {
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a05      	ldr	r2, [pc, #20]	@ (8000bec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x24>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d103      	bne.n	8000be2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[0]);
 8000bda:	4905      	ldr	r1, [pc, #20]	@ (8000bf0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x28>)
 8000bdc:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x2c>)
 8000bde:	f7ff fcf5 	bl	80005cc <ws2812_update_buffer>
    }

}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40000800 	.word	0x40000800
 8000bf0:	200401f0 	.word	0x200401f0
 8000bf4:	200401e8 	.word	0x200401e8

08000bf8 <HAL_TIM_PWM_PulseFinishedCallback>:

// Done sending the second half of the DMA buffer - this can now be safely updated
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM4) {
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a05      	ldr	r2, [pc, #20]	@ (8000c1c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d103      	bne.n	8000c12 <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[BUFFER_SIZE]);
 8000c0a:	4905      	ldr	r1, [pc, #20]	@ (8000c20 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8000c0c:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8000c0e:	f7ff fcdd 	bl	80005cc <ws2812_update_buffer>
    }

}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40000800 	.word	0x40000800
 8000c20:	20040220 	.word	0x20040220
 8000c24:	200401e8 	.word	0x200401e8

08000c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	f5ad 7d0a 	sub.w	sp, sp, #552	@ 0x228
 8000c2e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c30:	f000 fea3 	bl	800197a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c34:	f000 f8de 	bl	8000df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c38:	f000 fa1a 	bl	8001070 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c3c:	f000 f9ee 	bl	800101c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000c40:	f000 f9a0 	bl	8000f84 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000c44:	f000 f928 	bl	8000e98 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("WS2812 Demo\n");
 8000c48:	4860      	ldr	r0, [pc, #384]	@ (8000dcc <main+0x1a4>)
 8000c4a:	f005 fc2f 	bl	80064ac <puts>

  ws2812_init(&ws2812, &htim4, TIM_CHANNEL_3, Number_LEDs);
 8000c4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c52:	2208      	movs	r2, #8
 8000c54:	495e      	ldr	r1, [pc, #376]	@ (8000dd0 <main+0x1a8>)
 8000c56:	485f      	ldr	r0, [pc, #380]	@ (8000dd4 <main+0x1ac>)
 8000c58:	f7ff fdba 	bl	80007d0 <ws2812_init>

  eq_graph_set(&ws2812, EQ_GRAPH_FFT);
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	485d      	ldr	r0, [pc, #372]	@ (8000dd4 <main+0x1ac>)
 8000c60:	f7ff fe30 	bl	80008c4 <eq_graph_set>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now = 0, next_blink = 500, next_tick = 1000, next_demo = 10, loop_count = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
 8000c6a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c6e:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
 8000c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c76:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8000c7a:	230a      	movs	r3, #10
 8000c7c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8000c80:	2300      	movs	r3, #0
 8000c82:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
  uint32_t next_fft = 0;  // FFT update timing
 8000c86:	2300      	movs	r3, #0
 8000c88:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
  float fft_magnitudes[128];  // FFT data buffer

  // Fast random number generator (no stdlib needed)
  while (1)
  {
      now = uwTick;
 8000c8c:	4b52      	ldr	r3, [pc, #328]	@ (8000dd8 <main+0x1b0>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204

      // Generate and update FFT data every 50ms (20 FPS)
      if (now >= next_fft) {
 8000c94:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 8000c98:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d350      	bcc.n	8000d42 <main+0x11a>

          // Generate test FFT data
    	  static float phase = 0.0f;
    	  for (uint16_t i = 0; i < 128; i++) {
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8a7 320a 	strh.w	r3, [r7, #522]	@ 0x20a
 8000ca6:	e033      	b.n	8000d10 <main+0xe8>
    		  float value = 1.5f * sinf(phase + (float)i * 0.2f);
 8000ca8:	f8b7 320a 	ldrh.w	r3, [r7, #522]	@ 0x20a
 8000cac:	ee07 3a90 	vmov	s15, r3
 8000cb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cb4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8000ddc <main+0x1b4>
 8000cb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cbc:	4b48      	ldr	r3, [pc, #288]	@ (8000de0 <main+0x1b8>)
 8000cbe:	edd3 7a00 	vldr	s15, [r3]
 8000cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8000cca:	f006 f9b1 	bl	8007030 <sinf>
 8000cce:	eef0 7a40 	vmov.f32	s15, s0
 8000cd2:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cda:	edc7 7a80 	vstr	s15, [r7, #512]	@ 0x200
    		  fft_magnitudes[i] = (value + 1.0f) / 2.0f;
 8000cde:	edd7 7a80 	vldr	s15, [r7, #512]	@ 0x200
 8000ce2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ce6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000cea:	f8b7 320a 	ldrh.w	r3, [r7, #522]	@ 0x20a
 8000cee:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000cf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cf6:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8000cfa:	f5a2 7208 	sub.w	r2, r2, #544	@ 0x220
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	edc3 7a00 	vstr	s15, [r3]
    	  for (uint16_t i = 0; i < 128; i++) {
 8000d06:	f8b7 320a 	ldrh.w	r3, [r7, #522]	@ 0x20a
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	f8a7 320a 	strh.w	r3, [r7, #522]	@ 0x20a
 8000d10:	f8b7 320a 	ldrh.w	r3, [r7, #522]	@ 0x20a
 8000d14:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d16:	d9c7      	bls.n	8000ca8 <main+0x80>
    	  }
    	  phase += 0.1f;
 8000d18:	4b31      	ldr	r3, [pc, #196]	@ (8000de0 <main+0x1b8>)
 8000d1a:	edd3 7a00 	vldr	s15, [r3]
 8000d1e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000de4 <main+0x1bc>
 8000d22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d26:	4b2e      	ldr	r3, [pc, #184]	@ (8000de0 <main+0x1b8>)
 8000d28:	edc3 7a00 	vstr	s15, [r3]

          // Update EQ graph with FFT data
    	  eq_graph_update_fft(&ws2812, fft_magnitudes, 128);
 8000d2c:	463b      	mov	r3, r7
 8000d2e:	2280      	movs	r2, #128	@ 0x80
 8000d30:	4619      	mov	r1, r3
 8000d32:	4828      	ldr	r0, [pc, #160]	@ (8000dd4 <main+0x1ac>)
 8000d34:	f7ff fde2 	bl	80008fc <eq_graph_update_fft>

          next_fft = now + 50;  // Update every 50ms (20 FPS)
 8000d38:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000d3c:	3332      	adds	r3, #50	@ 0x32
 8000d3e:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
      }

      // Render EQ graph every 10ms
      if (now >= next_demo) {
 8000d42:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 8000d46:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d307      	bcc.n	8000d5e <main+0x136>
          eq_graph_tick(&ws2812);
 8000d4e:	4821      	ldr	r0, [pc, #132]	@ (8000dd4 <main+0x1ac>)
 8000d50:	f7ff ff00 	bl	8000b54 <eq_graph_tick>
          next_demo = now + 10;
 8000d54:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000d58:	330a      	adds	r3, #10
 8000d5a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
      }

      if (now >= next_blink) { // Every 500 ms
 8000d5e:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 8000d62:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d309      	bcc.n	8000d7e <main+0x156>
          HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000d6a:	210e      	movs	r1, #14
 8000d6c:	481e      	ldr	r0, [pc, #120]	@ (8000de8 <main+0x1c0>)
 8000d6e:	f001 fb8f 	bl	8002490 <HAL_GPIO_TogglePin>
          next_blink = now + 500;
 8000d72:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000d76:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000d7a:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
      }

      if (now >= next_tick) {
 8000d7e:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 8000d82:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d319      	bcc.n	8000dbe <main+0x196>
          printf("Tick %lu (count = %lu dma = %lu dat = %lu)\n", now / 1000, loop_count, ws2812.dma_cbs, ws2812.dat_cbs);
 8000d8a:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000d8e:	4a17      	ldr	r2, [pc, #92]	@ (8000dec <main+0x1c4>)
 8000d90:	fba2 2303 	umull	r2, r3, r2, r3
 8000d94:	0999      	lsrs	r1, r3, #6
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <main+0x1ac>)
 8000d98:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <main+0x1ac>)
 8000d9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	4613      	mov	r3, r2
 8000da2:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8000da6:	4812      	ldr	r0, [pc, #72]	@ (8000df0 <main+0x1c8>)
 8000da8:	f005 fb18 	bl	80063dc <iprintf>
          loop_count = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
          next_tick = now + 1000;
 8000db2:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000db6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dba:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
      }

      ++loop_count;
 8000dbe:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
      now = uwTick;
 8000dc8:	e760      	b.n	8000c8c <main+0x64>
 8000dca:	bf00      	nop
 8000dcc:	08007aa8 	.word	0x08007aa8
 8000dd0:	200400a8 	.word	0x200400a8
 8000dd4:	200401e8 	.word	0x200401e8
 8000dd8:	20040270 	.word	0x20040270
 8000ddc:	3e4ccccd 	.word	0x3e4ccccd
 8000de0:	20040268 	.word	0x20040268
 8000de4:	3dcccccd 	.word	0x3dcccccd
 8000de8:	48000c00 	.word	0x48000c00
 8000dec:	10624dd3 	.word	0x10624dd3
 8000df0:	08007ab4 	.word	0x08007ab4

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b096      	sub	sp, #88	@ 0x58
 8000df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	2244      	movs	r2, #68	@ 0x44
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f005 fc32 	bl	800666c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e08:	463b      	mov	r3, r7
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
 8000e10:	609a      	str	r2, [r3, #8]
 8000e12:	60da      	str	r2, [r3, #12]
 8000e14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000e16:	2000      	movs	r0, #0
 8000e18:	f001 fb74 	bl	8002504 <HAL_PWREx_ControlVoltageScaling>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000e22:	f000 fb59 	bl	80014d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000e26:	2310      	movs	r3, #16
 8000e28:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000e32:	2360      	movs	r3, #96	@ 0x60
 8000e34:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e36:	2302      	movs	r3, #2
 8000e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000e42:	233c      	movs	r3, #60	@ 0x3c
 8000e44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e46:	2302      	movs	r3, #2
 8000e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e52:	f107 0314 	add.w	r3, r7, #20
 8000e56:	4618      	mov	r0, r3
 8000e58:	f001 fc08 	bl	800266c <HAL_RCC_OscConfig>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e62:	f000 fb39 	bl	80014d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e66:	230f      	movs	r3, #15
 8000e68:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	2105      	movs	r1, #5
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f002 f80e 	bl	8002ea0 <HAL_RCC_ClockConfig>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e8a:	f000 fb25 	bl	80014d8 <Error_Handler>
  }
}
 8000e8e:	bf00      	nop
 8000e90:	3758      	adds	r7, #88	@ 0x58
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08e      	sub	sp, #56	@ 0x38
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
 8000eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eac:	f107 031c 	add.w	r3, r7, #28
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eb8:	463b      	mov	r3, r7
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	605a      	str	r2, [r3, #4]
 8000ec0:	609a      	str	r2, [r3, #8]
 8000ec2:	60da      	str	r2, [r3, #12]
 8000ec4:	611a      	str	r2, [r3, #16]
 8000ec6:	615a      	str	r2, [r3, #20]
 8000ec8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000eca:	4b2c      	ldr	r3, [pc, #176]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000ecc:	4a2c      	ldr	r2, [pc, #176]	@ (8000f80 <MX_TIM4_Init+0xe8>)
 8000ece:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed6:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = LED_CNT;
 8000edc:	4b27      	ldr	r3, [pc, #156]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000ede:	2296      	movs	r2, #150	@ 0x96
 8000ee0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee2:	4b26      	ldr	r3, [pc, #152]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee8:	4b24      	ldr	r3, [pc, #144]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000eee:	4823      	ldr	r0, [pc, #140]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000ef0:	f002 ffac 	bl	8003e4c <HAL_TIM_Base_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000efa:	f000 faed 	bl	80014d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000efe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f08:	4619      	mov	r1, r3
 8000f0a:	481c      	ldr	r0, [pc, #112]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000f0c:	f003 fb8a 	bl	8004624 <HAL_TIM_ConfigClockSource>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000f16:	f000 fadf 	bl	80014d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000f1a:	4818      	ldr	r0, [pc, #96]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000f1c:	f002 ffed 	bl	8003efa <HAL_TIM_PWM_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000f26:	f000 fad7 	bl	80014d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	4619      	mov	r1, r3
 8000f38:	4810      	ldr	r0, [pc, #64]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000f3a:	f004 f953 	bl	80051e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000f44:	f000 fac8 	bl	80014d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f48:	2360      	movs	r3, #96	@ 0x60
 8000f4a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000f54:	2304      	movs	r3, #4
 8000f56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f58:	463b      	mov	r3, r7
 8000f5a:	2208      	movs	r2, #8
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4807      	ldr	r0, [pc, #28]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000f60:	f003 fa4c 	bl	80043fc <HAL_TIM_PWM_ConfigChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000f6a:	f000 fab5 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000f6e:	4803      	ldr	r0, [pc, #12]	@ (8000f7c <MX_TIM4_Init+0xe4>)
 8000f70:	f000 fb6e 	bl	8001650 <HAL_TIM_MspPostInit>

}
 8000f74:	bf00      	nop
 8000f76:	3738      	adds	r7, #56	@ 0x38
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200400a8 	.word	0x200400a8
 8000f80:	40000800 	.word	0x40000800

08000f84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f88:	4b22      	ldr	r3, [pc, #136]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000f8a:	4a23      	ldr	r2, [pc, #140]	@ (8001018 <MX_USART1_UART_Init+0x94>)
 8000f8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f8e:	4b21      	ldr	r3, [pc, #132]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000f90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f96:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000faa:	220c      	movs	r2, #12
 8000fac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fae:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fb4:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fba:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fc0:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fc6:	4b13      	ldr	r3, [pc, #76]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fcc:	4811      	ldr	r0, [pc, #68]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fce:	f004 f991 	bl	80052f4 <HAL_UART_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000fd8:	f000 fa7e 	bl	80014d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fdc:	2100      	movs	r1, #0
 8000fde:	480d      	ldr	r0, [pc, #52]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000fe0:	f004 ffba 	bl	8005f58 <HAL_UARTEx_SetTxFifoThreshold>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000fea:	f000 fa75 	bl	80014d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4808      	ldr	r0, [pc, #32]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8000ff2:	f004 ffef 	bl	8005fd4 <HAL_UARTEx_SetRxFifoThreshold>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ffc:	f000 fa6c 	bl	80014d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001000:	4804      	ldr	r0, [pc, #16]	@ (8001014 <MX_USART1_UART_Init+0x90>)
 8001002:	f004 ff70 	bl	8005ee6 <HAL_UARTEx_DisableFifoMode>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800100c:	f000 fa64 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20040154 	.word	0x20040154
 8001018:	40013800 	.word	0x40013800

0800101c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001022:	4b12      	ldr	r3, [pc, #72]	@ (800106c <MX_DMA_Init+0x50>)
 8001024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001026:	4a11      	ldr	r2, [pc, #68]	@ (800106c <MX_DMA_Init+0x50>)
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	6493      	str	r3, [r2, #72]	@ 0x48
 800102e:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <MX_DMA_Init+0x50>)
 8001030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800103a:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <MX_DMA_Init+0x50>)
 800103c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800103e:	4a0b      	ldr	r2, [pc, #44]	@ (800106c <MX_DMA_Init+0x50>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6493      	str	r3, [r2, #72]	@ 0x48
 8001046:	4b09      	ldr	r3, [pc, #36]	@ (800106c <MX_DMA_Init+0x50>)
 8001048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	2100      	movs	r1, #0
 8001056:	200b      	movs	r0, #11
 8001058:	f000 fddf 	bl	8001c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800105c:	200b      	movs	r0, #11
 800105e:	f000 fdf8 	bl	8001c52 <HAL_NVIC_EnableIRQ>

}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000

08001070 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08e      	sub	sp, #56	@ 0x38
 8001074:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
 8001084:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001086:	4bb2      	ldr	r3, [pc, #712]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	4ab1      	ldr	r2, [pc, #708]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 800108c:	f043 0310 	orr.w	r3, r3, #16
 8001090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001092:	4baf      	ldr	r3, [pc, #700]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	f003 0310 	and.w	r3, r3, #16
 800109a:	623b      	str	r3, [r7, #32]
 800109c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109e:	4bac      	ldr	r3, [pc, #688]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4aab      	ldr	r2, [pc, #684]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4ba9      	ldr	r3, [pc, #676]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	61fb      	str	r3, [r7, #28]
 80010b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010b6:	4ba6      	ldr	r3, [pc, #664]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	4aa5      	ldr	r2, [pc, #660]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010bc:	f043 0320 	orr.w	r3, r3, #32
 80010c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c2:	4ba3      	ldr	r3, [pc, #652]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	f003 0320 	and.w	r3, r3, #32
 80010ca:	61bb      	str	r3, [r7, #24]
 80010cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ce:	4ba0      	ldr	r3, [pc, #640]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	4a9f      	ldr	r2, [pc, #636]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010da:	4b9d      	ldr	r3, [pc, #628]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e6:	4b9a      	ldr	r3, [pc, #616]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4a99      	ldr	r2, [pc, #612]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4b97      	ldr	r3, [pc, #604]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	4b94      	ldr	r3, [pc, #592]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4a93      	ldr	r2, [pc, #588]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001104:	f043 0302 	orr.w	r3, r3, #2
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4b91      	ldr	r3, [pc, #580]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001116:	4b8e      	ldr	r3, [pc, #568]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a8d      	ldr	r2, [pc, #564]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 800111c:	f043 0308 	orr.w	r3, r3, #8
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b8b      	ldr	r3, [pc, #556]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0308 	and.w	r3, r3, #8
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800112e:	4b88      	ldr	r3, [pc, #544]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a87      	ldr	r2, [pc, #540]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 8001134:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b85      	ldr	r3, [pc, #532]	@ (8001350 <MX_GPIO_Init+0x2e0>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001146:	f001 fa81 	bl	800264c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800114a:	230c      	movs	r3, #12
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114e:	2302      	movs	r3, #2
 8001150:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2300      	movs	r3, #0
 8001158:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800115a:	230d      	movs	r3, #13
 800115c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800115e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001162:	4619      	mov	r1, r3
 8001164:	487b      	ldr	r0, [pc, #492]	@ (8001354 <MX_GPIO_Init+0x2e4>)
 8001166:	f001 f801 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800116a:	2307      	movs	r3, #7
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800116e:	2312      	movs	r3, #18
 8001170:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001176:	2303      	movs	r3, #3
 8001178:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800117a:	2304      	movs	r3, #4
 800117c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800117e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001182:	4619      	mov	r1, r3
 8001184:	4874      	ldr	r0, [pc, #464]	@ (8001358 <MX_GPIO_Init+0x2e8>)
 8001186:	f000 fff1 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800118a:	2380      	movs	r3, #128	@ 0x80
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	2302      	movs	r3, #2
 8001190:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800119a:	230d      	movs	r3, #13
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800119e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a2:	4619      	mov	r1, r3
 80011a4:	486c      	ldr	r0, [pc, #432]	@ (8001358 <MX_GPIO_Init+0x2e8>)
 80011a6:	f000 ffe1 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80011aa:	233f      	movs	r3, #63	@ 0x3f
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011ae:	230b      	movs	r3, #11
 80011b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ba:	4619      	mov	r1, r3
 80011bc:	4867      	ldr	r0, [pc, #412]	@ (800135c <MX_GPIO_Init+0x2ec>)
 80011be:	f000 ffd5 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011c2:	2301      	movs	r3, #1
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	2302      	movs	r3, #2
 80011c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2300      	movs	r3, #0
 80011d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011d2:	2301      	movs	r3, #1
 80011d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e0:	f000 ffc4 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80011e4:	230a      	movs	r3, #10
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011e8:	230b      	movs	r3, #11
 80011ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f4:	4619      	mov	r1, r3
 80011f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011fa:	f000 ffb7 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80011fe:	23f0      	movs	r3, #240	@ 0xf0
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001202:	2302      	movs	r3, #2
 8001204:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120a:	2303      	movs	r3, #3
 800120c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800120e:	2305      	movs	r3, #5
 8001210:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001216:	4619      	mov	r1, r3
 8001218:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121c:	f000 ffa6 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001220:	2301      	movs	r3, #1
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001230:	2302      	movs	r3, #2
 8001232:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001238:	4619      	mov	r1, r3
 800123a:	4849      	ldr	r0, [pc, #292]	@ (8001360 <MX_GPIO_Init+0x2f0>)
 800123c:	f000 ff96 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001240:	2302      	movs	r3, #2
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001244:	230b      	movs	r3, #11
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001250:	4619      	mov	r1, r3
 8001252:	4843      	ldr	r0, [pc, #268]	@ (8001360 <MX_GPIO_Init+0x2f0>)
 8001254:	f000 ff8a 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001258:	2344      	movs	r3, #68	@ 0x44
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800125c:	2303      	movs	r3, #3
 800125e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001264:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001268:	4619      	mov	r1, r3
 800126a:	483d      	ldr	r0, [pc, #244]	@ (8001360 <MX_GPIO_Init+0x2f0>)
 800126c:	f000 ff7e 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001270:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001274:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001282:	2301      	movs	r3, #1
 8001284:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001286:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800128a:	4619      	mov	r1, r3
 800128c:	4831      	ldr	r0, [pc, #196]	@ (8001354 <MX_GPIO_Init+0x2e4>)
 800128e:	f000 ff6d 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001292:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a0:	2300      	movs	r3, #0
 80012a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80012a4:	2303      	movs	r3, #3
 80012a6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ac:	4619      	mov	r1, r3
 80012ae:	4829      	ldr	r0, [pc, #164]	@ (8001354 <MX_GPIO_Init+0x2e4>)
 80012b0:	f000 ff5c 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c2:	2300      	movs	r3, #0
 80012c4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012c6:	2301      	movs	r3, #1
 80012c8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ce:	4619      	mov	r1, r3
 80012d0:	4823      	ldr	r0, [pc, #140]	@ (8001360 <MX_GPIO_Init+0x2f0>)
 80012d2:	f000 ff4b 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80012d6:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80012da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012dc:	2302      	movs	r3, #2
 80012de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e4:	2300      	movs	r3, #0
 80012e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80012e8:	230d      	movs	r3, #13
 80012ea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f0:	4619      	mov	r1, r3
 80012f2:	481b      	ldr	r0, [pc, #108]	@ (8001360 <MX_GPIO_Init+0x2f0>)
 80012f4:	f000 ff3a 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800130a:	230e      	movs	r3, #14
 800130c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001312:	4619      	mov	r1, r3
 8001314:	4812      	ldr	r0, [pc, #72]	@ (8001360 <MX_GPIO_Init+0x2f0>)
 8001316:	f000 ff29 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800131a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800132c:	2307      	movs	r3, #7
 800132e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001330:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001334:	4619      	mov	r1, r3
 8001336:	480b      	ldr	r0, [pc, #44]	@ (8001364 <MX_GPIO_Init+0x2f4>)
 8001338:	f000 ff18 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800133c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134a:	2303      	movs	r3, #3
 800134c:	e00c      	b.n	8001368 <MX_GPIO_Init+0x2f8>
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000
 8001354:	48001000 	.word	0x48001000
 8001358:	48001400 	.word	0x48001400
 800135c:	48000800 	.word	0x48000800
 8001360:	48000400 	.word	0x48000400
 8001364:	48000c00 	.word	0x48000c00
 8001368:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800136a:	2308      	movs	r3, #8
 800136c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800136e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001372:	4619      	mov	r1, r3
 8001374:	4854      	ldr	r0, [pc, #336]	@ (80014c8 <MX_GPIO_Init+0x458>)
 8001376:	f000 fef9 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800137a:	2340      	movs	r3, #64	@ 0x40
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137e:	2302      	movs	r3, #2
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800138a:	230d      	movs	r3, #13
 800138c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800138e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001392:	4619      	mov	r1, r3
 8001394:	484d      	ldr	r0, [pc, #308]	@ (80014cc <MX_GPIO_Init+0x45c>)
 8001396:	f000 fee9 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800139a:	2380      	movs	r3, #128	@ 0x80
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	2302      	movs	r3, #2
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013aa:	2302      	movs	r3, #2
 80013ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b2:	4619      	mov	r1, r3
 80013b4:	4845      	ldr	r0, [pc, #276]	@ (80014cc <MX_GPIO_Init+0x45c>)
 80013b6:	f000 fed9 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80013ba:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c0:	2302      	movs	r3, #2
 80013c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c8:	2303      	movs	r3, #3
 80013ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80013cc:	230c      	movs	r3, #12
 80013ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013d4:	4619      	mov	r1, r3
 80013d6:	483d      	ldr	r0, [pc, #244]	@ (80014cc <MX_GPIO_Init+0x45c>)
 80013d8:	f000 fec8 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80013dc:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e2:	2302      	movs	r3, #2
 80013e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013ee:	230a      	movs	r3, #10
 80013f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f6:	4619      	mov	r1, r3
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013fc:	f000 feb6 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001400:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001406:	2300      	movs	r3, #0
 8001408:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001412:	4619      	mov	r1, r3
 8001414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001418:	f000 fea8 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800141c:	2301      	movs	r3, #1
 800141e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001428:	2303      	movs	r3, #3
 800142a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800142c:	2309      	movs	r3, #9
 800142e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001430:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001434:	4619      	mov	r1, r3
 8001436:	4826      	ldr	r0, [pc, #152]	@ (80014d0 <MX_GPIO_Init+0x460>)
 8001438:	f000 fe98 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800143c:	2304      	movs	r3, #4
 800143e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001448:	2303      	movs	r3, #3
 800144a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800144c:	230c      	movs	r3, #12
 800144e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001450:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001454:	4619      	mov	r1, r3
 8001456:	481e      	ldr	r0, [pc, #120]	@ (80014d0 <MX_GPIO_Init+0x460>)
 8001458:	f000 fe88 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800145c:	2378      	movs	r3, #120	@ 0x78
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001468:	2303      	movs	r3, #3
 800146a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800146c:	2307      	movs	r3, #7
 800146e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001470:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001474:	4619      	mov	r1, r3
 8001476:	4816      	ldr	r0, [pc, #88]	@ (80014d0 <MX_GPIO_Init+0x460>)
 8001478:	f000 fe78 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800147c:	2338      	movs	r3, #56	@ 0x38
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001480:	2302      	movs	r3, #2
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001488:	2303      	movs	r3, #3
 800148a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800148c:	2306      	movs	r3, #6
 800148e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001494:	4619      	mov	r1, r3
 8001496:	480f      	ldr	r0, [pc, #60]	@ (80014d4 <MX_GPIO_Init+0x464>)
 8001498:	f000 fe68 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800149c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014a2:	2312      	movs	r3, #18
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014ae:	2304      	movs	r3, #4
 80014b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4806      	ldr	r0, [pc, #24]	@ (80014d4 <MX_GPIO_Init+0x464>)
 80014ba:	f000 fe57 	bl	800216c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014be:	bf00      	nop
 80014c0:	3738      	adds	r7, #56	@ 0x38
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	48001800 	.word	0x48001800
 80014cc:	48000800 	.word	0x48000800
 80014d0:	48000c00 	.word	0x48000c00
 80014d4:	48000400 	.word	0x48000400

080014d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014dc:	b672      	cpsid	i
}
 80014de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <Error_Handler+0x8>

080014e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <HAL_MspInit+0x44>)
 80014ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001528 <HAL_MspInit+0x44>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80014f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <HAL_MspInit+0x44>)
 80014f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	607b      	str	r3, [r7, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001502:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <HAL_MspInit+0x44>)
 8001504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001506:	4a08      	ldr	r2, [pc, #32]	@ (8001528 <HAL_MspInit+0x44>)
 8001508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800150c:	6593      	str	r3, [r2, #88]	@ 0x58
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_MspInit+0x44>)
 8001510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40021000 	.word	0x40021000

0800152c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a3b      	ldr	r2, [pc, #236]	@ (8001638 <HAL_TIM_Base_MspInit+0x10c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d170      	bne.n	8001630 <HAL_TIM_Base_MspInit+0x104>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800154e:	4b3b      	ldr	r3, [pc, #236]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 8001550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001552:	4a3a      	ldr	r2, [pc, #232]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 8001554:	f043 0304 	orr.w	r3, r3, #4
 8001558:	6593      	str	r3, [r2, #88]	@ 0x58
 800155a:	4b38      	ldr	r3, [pc, #224]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 800155c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800155e:	f003 0304 	and.w	r3, r3, #4
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001566:	4b35      	ldr	r3, [pc, #212]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	4a34      	ldr	r2, [pc, #208]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 800156c:	f043 0308 	orr.w	r3, r3, #8
 8001570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001572:	4b32      	ldr	r3, [pc, #200]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800157e:	4b2f      	ldr	r3, [pc, #188]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	4a2e      	ldr	r2, [pc, #184]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 8001584:	f043 0310 	orr.w	r3, r3, #16
 8001588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158a:	4b2c      	ldr	r3, [pc, #176]	@ (800163c <HAL_TIM_Base_MspInit+0x110>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	f003 0310 	and.w	r3, r3, #16
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800159a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015a8:	2302      	movs	r3, #2
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	4823      	ldr	r0, [pc, #140]	@ (8001640 <HAL_TIM_Base_MspInit+0x114>)
 80015b4:	f000 fdda 	bl	800216c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015b8:	2301      	movs	r3, #1
 80015ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015bc:	2302      	movs	r3, #2
 80015be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015c8:	2302      	movs	r3, #2
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	4619      	mov	r1, r3
 80015d2:	481c      	ldr	r0, [pc, #112]	@ (8001644 <HAL_TIM_Base_MspInit+0x118>)
 80015d4:	f000 fdca 	bl	800216c <HAL_GPIO_Init>

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Channel1;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 80015da:	4a1c      	ldr	r2, [pc, #112]	@ (800164c <HAL_TIM_Base_MspInit+0x120>)
 80015dc:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 80015de:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 80015e0:	2245      	movs	r2, #69	@ 0x45
 80015e2:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015e4:	4b18      	ldr	r3, [pc, #96]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 80015e6:	2210      	movs	r2, #16
 80015e8:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ea:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80015f0:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 80015f2:	2280      	movs	r2, #128	@ 0x80
 80015f4:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015f6:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 80015f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015fc:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015fe:	4b12      	ldr	r3, [pc, #72]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 8001600:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001604:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 8001606:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 8001608:	2220      	movs	r2, #32
 800160a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800160c:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 800160e:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001612:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8001614:	480c      	ldr	r0, [pc, #48]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 8001616:	f000 fb37 	bl	8001c88 <HAL_DMA_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <HAL_TIM_Base_MspInit+0xf8>
    {
      Error_Handler();
 8001620:	f7ff ff5a 	bl	80014d8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 8001628:	62da      	str	r2, [r3, #44]	@ 0x2c
 800162a:	4a07      	ldr	r2, [pc, #28]	@ (8001648 <HAL_TIM_Base_MspInit+0x11c>)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	@ 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40000800 	.word	0x40000800
 800163c:	40021000 	.word	0x40021000
 8001640:	48000c00 	.word	0x48000c00
 8001644:	48001000 	.word	0x48001000
 8001648:	200400f4 	.word	0x200400f4
 800164c:	40020008 	.word	0x40020008

08001650 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 030c 	add.w	r3, r7, #12
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a11      	ldr	r2, [pc, #68]	@ (80016b4 <HAL_TIM_MspPostInit+0x64>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d11c      	bne.n	80016ac <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001672:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <HAL_TIM_MspPostInit+0x68>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001676:	4a10      	ldr	r2, [pc, #64]	@ (80016b8 <HAL_TIM_MspPostInit+0x68>)
 8001678:	f043 0308 	orr.w	r3, r3, #8
 800167c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <HAL_TIM_MspPostInit+0x68>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800168a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800168e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001698:	2300      	movs	r3, #0
 800169a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800169c:	2302      	movs	r3, #2
 800169e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	4619      	mov	r1, r3
 80016a6:	4805      	ldr	r0, [pc, #20]	@ (80016bc <HAL_TIM_MspPostInit+0x6c>)
 80016a8:	f000 fd60 	bl	800216c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80016ac:	bf00      	nop
 80016ae:	3720      	adds	r7, #32
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40000800 	.word	0x40000800
 80016b8:	40021000 	.word	0x40021000
 80016bc:	48000c00 	.word	0x48000c00

080016c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b0ae      	sub	sp, #184	@ 0xb8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	2294      	movs	r2, #148	@ 0x94
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f004 ffc3 	bl	800666c <memset>
  if(huart->Instance==USART1)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a22      	ldr	r2, [pc, #136]	@ (8001774 <HAL_UART_MspInit+0xb4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d13d      	bne.n	800176c <HAL_UART_MspInit+0xac>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016f0:	2301      	movs	r3, #1
 80016f2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016f4:	2300      	movs	r3, #0
 80016f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	4618      	mov	r0, r3
 80016fe:	f001 fe8d 	bl	800341c <HAL_RCCEx_PeriphCLKConfig>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001708:	f7ff fee6 	bl	80014d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800170c:	4b1a      	ldr	r3, [pc, #104]	@ (8001778 <HAL_UART_MspInit+0xb8>)
 800170e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001710:	4a19      	ldr	r2, [pc, #100]	@ (8001778 <HAL_UART_MspInit+0xb8>)
 8001712:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001716:	6613      	str	r3, [r2, #96]	@ 0x60
 8001718:	4b17      	ldr	r3, [pc, #92]	@ (8001778 <HAL_UART_MspInit+0xb8>)
 800171a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800171c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <HAL_UART_MspInit+0xb8>)
 8001726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001728:	4a13      	ldr	r2, [pc, #76]	@ (8001778 <HAL_UART_MspInit+0xb8>)
 800172a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800172e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <HAL_UART_MspInit+0xb8>)
 8001732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800173c:	f000 ff86 	bl	800264c <HAL_PWREx_EnableVddIO2>
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001740:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001744:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001748:	2302      	movs	r3, #2
 800174a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001754:	2303      	movs	r3, #3
 8001756:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800175a:	2307      	movs	r3, #7
 800175c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001760:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001764:	4619      	mov	r1, r3
 8001766:	4805      	ldr	r0, [pc, #20]	@ (800177c <HAL_UART_MspInit+0xbc>)
 8001768:	f000 fd00 	bl	800216c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800176c:	bf00      	nop
 800176e:	37b8      	adds	r7, #184	@ 0xb8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40013800 	.word	0x40013800
 8001778:	40021000 	.word	0x40021000
 800177c:	48001800 	.word	0x48001800

08001780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <NMI_Handler+0x4>

08001788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <HardFault_Handler+0x4>

08001790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <MemManage_Handler+0x4>

08001798 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <BusFault_Handler+0x4>

080017a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <UsageFault_Handler+0x4>

080017a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017d6:	f000 f925 	bl	8001a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <DMA1_Channel1_IRQHandler+0x10>)
 80017e6:	f000 fb72 	bl	8001ece <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200400f4 	.word	0x200400f4

080017f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	e00a      	b.n	800181c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001806:	f3af 8000 	nop.w
 800180a:	4601      	mov	r1, r0
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	1c5a      	adds	r2, r3, #1
 8001810:	60ba      	str	r2, [r7, #8]
 8001812:	b2ca      	uxtb	r2, r1
 8001814:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	3301      	adds	r3, #1
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	429a      	cmp	r2, r3
 8001822:	dbf0      	blt.n	8001806 <_read+0x12>
  }

  return len;
 8001824:	687b      	ldr	r3, [r7, #4]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <_close>:
  }
  return len;
}

int _close(int file)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
 800184e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001856:	605a      	str	r2, [r3, #4]
  return 0;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <_isatty>:

int _isatty(int file)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
	...

08001898 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a0:	4a14      	ldr	r2, [pc, #80]	@ (80018f4 <_sbrk+0x5c>)
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <_sbrk+0x60>)
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018ac:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d102      	bne.n	80018ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <_sbrk+0x64>)
 80018b6:	4a12      	ldr	r2, [pc, #72]	@ (8001900 <_sbrk+0x68>)
 80018b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ba:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d207      	bcs.n	80018d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c8:	f004 ff2e 	bl	8006728 <__errno>
 80018cc:	4603      	mov	r3, r0
 80018ce:	220c      	movs	r2, #12
 80018d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295
 80018d6:	e009      	b.n	80018ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d8:	4b08      	ldr	r3, [pc, #32]	@ (80018fc <_sbrk+0x64>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018de:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	4a05      	ldr	r2, [pc, #20]	@ (80018fc <_sbrk+0x64>)
 80018e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ea:	68fb      	ldr	r3, [r7, #12]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	200a0000 	.word	0x200a0000
 80018f8:	00000400 	.word	0x00000400
 80018fc:	2004026c 	.word	0x2004026c
 8001900:	200403c0 	.word	0x200403c0

08001904 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <SystemInit+0x20>)
 800190a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800190e:	4a05      	ldr	r2, [pc, #20]	@ (8001924 <SystemInit+0x20>)
 8001910:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001914:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001928:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001960 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800192c:	f7ff ffea 	bl	8001904 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001930:	480c      	ldr	r0, [pc, #48]	@ (8001964 <LoopForever+0x6>)
  ldr r1, =_edata
 8001932:	490d      	ldr	r1, [pc, #52]	@ (8001968 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001934:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <LoopForever+0xe>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001938:	e002      	b.n	8001940 <LoopCopyDataInit>

0800193a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800193a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800193c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193e:	3304      	adds	r3, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001944:	d3f9      	bcc.n	800193a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001946:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001948:	4c0a      	ldr	r4, [pc, #40]	@ (8001974 <LoopForever+0x16>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800194c:	e001      	b.n	8001952 <LoopFillZerobss>

0800194e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001950:	3204      	adds	r2, #4

08001952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001954:	d3fb      	bcc.n	800194e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001956:	f004 feed 	bl	8006734 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800195a:	f7ff f965 	bl	8000c28 <main>

0800195e <LoopForever>:

LoopForever:
    b LoopForever
 800195e:	e7fe      	b.n	800195e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001960:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001964:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001968:	20040068 	.word	0x20040068
  ldr r2, =_sidata
 800196c:	08008f70 	.word	0x08008f70
  ldr r2, =_sbss
 8001970:	20040068 	.word	0x20040068
  ldr r4, =_ebss
 8001974:	200403c0 	.word	0x200403c0

08001978 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001978:	e7fe      	b.n	8001978 <ADC1_IRQHandler>

0800197a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001984:	2003      	movs	r0, #3
 8001986:	f000 f93d 	bl	8001c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800198a:	2000      	movs	r0, #0
 800198c:	f000 f80e 	bl	80019ac <HAL_InitTick>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	71fb      	strb	r3, [r7, #7]
 800199a:	e001      	b.n	80019a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800199c:	f7ff fda2 	bl	80014e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019a0:	79fb      	ldrb	r3, [r7, #7]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019b4:	2300      	movs	r3, #0
 80019b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019b8:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <HAL_InitTick+0x6c>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d023      	beq.n	8001a08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019c0:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <HAL_InitTick+0x70>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <HAL_InitTick+0x6c>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	4619      	mov	r1, r3
 80019ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80019d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 f949 	bl	8001c6e <HAL_SYSTICK_Config>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d10f      	bne.n	8001a02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b0f      	cmp	r3, #15
 80019e6:	d809      	bhi.n	80019fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e8:	2200      	movs	r2, #0
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f000 f913 	bl	8001c1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001a20 <HAL_InitTick+0x74>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e007      	b.n	8001a0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	73fb      	strb	r3, [r7, #15]
 8001a00:	e004      	b.n	8001a0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	73fb      	strb	r3, [r7, #15]
 8001a06:	e001      	b.n	8001a0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20040008 	.word	0x20040008
 8001a1c:	20040000 	.word	0x20040000
 8001a20:	20040004 	.word	0x20040004

08001a24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <HAL_IncTick+0x20>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <HAL_IncTick+0x24>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	4a04      	ldr	r2, [pc, #16]	@ (8001a48 <HAL_IncTick+0x24>)
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	20040008 	.word	0x20040008
 8001a48:	20040270 	.word	0x20040270

08001a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a50:	4b03      	ldr	r3, [pc, #12]	@ (8001a60 <HAL_GetTick+0x14>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	20040270 	.word	0x20040270

08001a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a74:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a80:	4013      	ands	r3, r2
 8001a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a96:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	60d3      	str	r3, [r2, #12]
}
 8001a9c:	bf00      	nop
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab0:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	0a1b      	lsrs	r3, r3, #8
 8001ab6:	f003 0307 	and.w	r3, r3, #7
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	db0b      	blt.n	8001af2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	f003 021f 	and.w	r2, r3, #31
 8001ae0:	4907      	ldr	r1, [pc, #28]	@ (8001b00 <__NVIC_EnableIRQ+0x38>)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	095b      	lsrs	r3, r3, #5
 8001ae8:	2001      	movs	r0, #1
 8001aea:	fa00 f202 	lsl.w	r2, r0, r2
 8001aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000e100 	.word	0xe000e100

08001b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6039      	str	r1, [r7, #0]
 8001b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	db0a      	blt.n	8001b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	490c      	ldr	r1, [pc, #48]	@ (8001b50 <__NVIC_SetPriority+0x4c>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	0112      	lsls	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	440b      	add	r3, r1
 8001b28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b2c:	e00a      	b.n	8001b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4908      	ldr	r1, [pc, #32]	@ (8001b54 <__NVIC_SetPriority+0x50>)
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	3b04      	subs	r3, #4
 8001b3c:	0112      	lsls	r2, r2, #4
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	440b      	add	r3, r1
 8001b42:	761a      	strb	r2, [r3, #24]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	e000e100 	.word	0xe000e100
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b089      	sub	sp, #36	@ 0x24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f1c3 0307 	rsb	r3, r3, #7
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	bf28      	it	cs
 8001b76:	2304      	movcs	r3, #4
 8001b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	d902      	bls.n	8001b88 <NVIC_EncodePriority+0x30>
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3b03      	subs	r3, #3
 8001b86:	e000      	b.n	8001b8a <NVIC_EncodePriority+0x32>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43da      	mvns	r2, r3
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8001baa:	43d9      	mvns	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	4313      	orrs	r3, r2
         );
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3724      	adds	r7, #36	@ 0x24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
	...

08001bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd0:	d301      	bcc.n	8001bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e00f      	b.n	8001bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c00 <SysTick_Config+0x40>)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bde:	210f      	movs	r1, #15
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295
 8001be4:	f7ff ff8e 	bl	8001b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be8:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <SysTick_Config+0x40>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bee:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <SysTick_Config+0x40>)
 8001bf0:	2207      	movs	r2, #7
 8001bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	e000e010 	.word	0xe000e010

08001c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff29 	bl	8001a64 <__NVIC_SetPriorityGrouping>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b086      	sub	sp, #24
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	4603      	mov	r3, r0
 8001c22:	60b9      	str	r1, [r7, #8]
 8001c24:	607a      	str	r2, [r7, #4]
 8001c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c2c:	f7ff ff3e 	bl	8001aac <__NVIC_GetPriorityGrouping>
 8001c30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	6978      	ldr	r0, [r7, #20]
 8001c38:	f7ff ff8e 	bl	8001b58 <NVIC_EncodePriority>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff5d 	bl	8001b04 <__NVIC_SetPriority>
}
 8001c4a:	bf00      	nop
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff ff31 	bl	8001ac8 <__NVIC_EnableIRQ>
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b082      	sub	sp, #8
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff ffa2 	bl	8001bc0 <SysTick_Config>
 8001c7c:	4603      	mov	r3, r0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e08d      	b.n	8001db6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	4b47      	ldr	r3, [pc, #284]	@ (8001dc0 <HAL_DMA_Init+0x138>)
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d80f      	bhi.n	8001cc6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	4b45      	ldr	r3, [pc, #276]	@ (8001dc4 <HAL_DMA_Init+0x13c>)
 8001cae:	4413      	add	r3, r2
 8001cb0:	4a45      	ldr	r2, [pc, #276]	@ (8001dc8 <HAL_DMA_Init+0x140>)
 8001cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb6:	091b      	lsrs	r3, r3, #4
 8001cb8:	009a      	lsls	r2, r3, #2
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a42      	ldr	r2, [pc, #264]	@ (8001dcc <HAL_DMA_Init+0x144>)
 8001cc2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cc4:	e00e      	b.n	8001ce4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	4b40      	ldr	r3, [pc, #256]	@ (8001dd0 <HAL_DMA_Init+0x148>)
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a3d      	ldr	r2, [pc, #244]	@ (8001dc8 <HAL_DMA_Init+0x140>)
 8001cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd6:	091b      	lsrs	r3, r3, #4
 8001cd8:	009a      	lsls	r2, r3, #2
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a3c      	ldr	r2, [pc, #240]	@ (8001dd4 <HAL_DMA_Init+0x14c>)
 8001ce2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cfe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001d08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	699b      	ldr	r3, [r3, #24]
 8001d1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 f9b6 	bl	80020a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d44:	d102      	bne.n	8001d4c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d60:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d010      	beq.n	8001d8c <HAL_DMA_Init+0x104>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d80c      	bhi.n	8001d8c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f000 f9d6 	bl	8002124 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	e008      	b.n	8001d9e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40020407 	.word	0x40020407
 8001dc4:	bffdfff8 	.word	0xbffdfff8
 8001dc8:	cccccccd 	.word	0xcccccccd
 8001dcc:	40020000 	.word	0x40020000
 8001dd0:	bffdfbf8 	.word	0xbffdfbf8
 8001dd4:	40020400 	.word	0x40020400

08001dd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
 8001de4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d101      	bne.n	8001df8 <HAL_DMA_Start_IT+0x20>
 8001df4:	2302      	movs	r3, #2
 8001df6:	e066      	b.n	8001ec6 <HAL_DMA_Start_IT+0xee>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d155      	bne.n	8001eb8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2200      	movs	r2, #0
 8001e18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f022 0201 	bic.w	r2, r2, #1
 8001e28:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 f8fb 	bl	800202c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d008      	beq.n	8001e50 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 020e 	orr.w	r2, r2, #14
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	e00f      	b.n	8001e70 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 0204 	bic.w	r2, r2, #4
 8001e5e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f042 020a 	orr.w	r2, r2, #10
 8001e6e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e8c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ea4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f042 0201 	orr.w	r2, r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	e005      	b.n	8001ec4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b084      	sub	sp, #16
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f003 031c 	and.w	r3, r3, #28
 8001eee:	2204      	movs	r2, #4
 8001ef0:	409a      	lsls	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d026      	beq.n	8001f48 <HAL_DMA_IRQHandler+0x7a>
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	f003 0304 	and.w	r3, r3, #4
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d021      	beq.n	8001f48 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0320 	and.w	r3, r3, #32
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d107      	bne.n	8001f22 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 0204 	bic.w	r2, r2, #4
 8001f20:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	f003 021c 	and.w	r2, r3, #28
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	2104      	movs	r1, #4
 8001f30:	fa01 f202 	lsl.w	r2, r1, r2
 8001f34:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d071      	beq.n	8002022 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001f46:	e06c      	b.n	8002022 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4c:	f003 031c 	and.w	r3, r3, #28
 8001f50:	2202      	movs	r2, #2
 8001f52:	409a      	lsls	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4013      	ands	r3, r2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d02e      	beq.n	8001fba <HAL_DMA_IRQHandler+0xec>
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d029      	beq.n	8001fba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0320 	and.w	r3, r3, #32
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10b      	bne.n	8001f8c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 020a 	bic.w	r2, r2, #10
 8001f82:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f90:	f003 021c 	and.w	r2, r3, #28
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	2102      	movs	r1, #2
 8001f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d038      	beq.n	8002022 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001fb8:	e033      	b.n	8002022 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f003 031c 	and.w	r3, r3, #28
 8001fc2:	2208      	movs	r2, #8
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d02a      	beq.n	8002024 <HAL_DMA_IRQHandler+0x156>
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d025      	beq.n	8002024 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 020e 	bic.w	r2, r2, #14
 8001fe6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fec:	f003 021c 	and.w	r2, r3, #28
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	fa01 f202 	lsl.w	r2, r1, r2
 8001ffa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002016:	2b00      	cmp	r3, #0
 8002018:	d004      	beq.n	8002024 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002022:	bf00      	nop
 8002024:	bf00      	nop
}
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
 8002038:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002042:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002048:	2b00      	cmp	r3, #0
 800204a:	d004      	beq.n	8002056 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002054:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	f003 021c 	and.w	r2, r3, #28
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002062:	2101      	movs	r1, #1
 8002064:	fa01 f202 	lsl.w	r2, r1, r2
 8002068:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	2b10      	cmp	r3, #16
 8002078:	d108      	bne.n	800208c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68ba      	ldr	r2, [r7, #8]
 8002088:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800208a:	e007      	b.n	800209c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	60da      	str	r2, [r3, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d80a      	bhi.n	80020d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c0:	089b      	lsrs	r3, r3, #2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80020c8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	6493      	str	r3, [r2, #72]	@ 0x48
 80020d0:	e007      	b.n	80020e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d6:	089b      	lsrs	r3, r3, #2
 80020d8:	009a      	lsls	r2, r3, #2
 80020da:	4b0f      	ldr	r3, [pc, #60]	@ (8002118 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80020dc:	4413      	add	r3, r2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	3b08      	subs	r3, #8
 80020ea:	4a0c      	ldr	r2, [pc, #48]	@ (800211c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80020ec:	fba2 2303 	umull	r2, r3, r2, r3
 80020f0:	091b      	lsrs	r3, r3, #4
 80020f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002120 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80020f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	2201      	movs	r2, #1
 8002102:	409a      	lsls	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	40020407 	.word	0x40020407
 8002118:	4002081c 	.word	0x4002081c
 800211c:	cccccccd 	.word	0xcccccccd
 8002120:	40020880 	.word	0x40020880

08002124 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	b2db      	uxtb	r3, r3
 8002132:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002138:	4413      	add	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	461a      	mov	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a08      	ldr	r2, [pc, #32]	@ (8002168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002146:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	3b01      	subs	r3, #1
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	2201      	movs	r2, #1
 8002152:	409a      	lsls	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002158:	bf00      	nop
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	1000823f 	.word	0x1000823f
 8002168:	40020940 	.word	0x40020940

0800216c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217a:	e166      	b.n	800244a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	2101      	movs	r1, #1
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	fa01 f303 	lsl.w	r3, r1, r3
 8002188:	4013      	ands	r3, r2
 800218a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 8158 	beq.w	8002444 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0303 	and.w	r3, r3, #3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d005      	beq.n	80021ac <HAL_GPIO_Init+0x40>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d130      	bne.n	800220e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021e2:	2201      	movs	r2, #1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43db      	mvns	r3, r3
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	f003 0201 	and.w	r2, r3, #1
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4313      	orrs	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b03      	cmp	r3, #3
 8002218:	d017      	beq.n	800224a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	2203      	movs	r2, #3
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43db      	mvns	r3, r3
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	4013      	ands	r3, r2
 8002230:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	4313      	orrs	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d123      	bne.n	800229e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	08da      	lsrs	r2, r3, #3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	3208      	adds	r2, #8
 800225e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002262:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	220f      	movs	r2, #15
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4013      	ands	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	691a      	ldr	r2, [r3, #16]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f003 0307 	and.w	r3, r3, #7
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4313      	orrs	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	08da      	lsrs	r2, r3, #3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3208      	adds	r2, #8
 8002298:	6939      	ldr	r1, [r7, #16]
 800229a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	2203      	movs	r2, #3
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4013      	ands	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 0203 	and.w	r2, r3, #3
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 80b2 	beq.w	8002444 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022e0:	4b61      	ldr	r3, [pc, #388]	@ (8002468 <HAL_GPIO_Init+0x2fc>)
 80022e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e4:	4a60      	ldr	r2, [pc, #384]	@ (8002468 <HAL_GPIO_Init+0x2fc>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80022ec:	4b5e      	ldr	r3, [pc, #376]	@ (8002468 <HAL_GPIO_Init+0x2fc>)
 80022ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022f8:	4a5c      	ldr	r2, [pc, #368]	@ (800246c <HAL_GPIO_Init+0x300>)
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	089b      	lsrs	r3, r3, #2
 80022fe:	3302      	adds	r3, #2
 8002300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002304:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	220f      	movs	r2, #15
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002322:	d02b      	beq.n	800237c <HAL_GPIO_Init+0x210>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a52      	ldr	r2, [pc, #328]	@ (8002470 <HAL_GPIO_Init+0x304>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d025      	beq.n	8002378 <HAL_GPIO_Init+0x20c>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a51      	ldr	r2, [pc, #324]	@ (8002474 <HAL_GPIO_Init+0x308>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d01f      	beq.n	8002374 <HAL_GPIO_Init+0x208>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a50      	ldr	r2, [pc, #320]	@ (8002478 <HAL_GPIO_Init+0x30c>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d019      	beq.n	8002370 <HAL_GPIO_Init+0x204>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a4f      	ldr	r2, [pc, #316]	@ (800247c <HAL_GPIO_Init+0x310>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d013      	beq.n	800236c <HAL_GPIO_Init+0x200>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a4e      	ldr	r2, [pc, #312]	@ (8002480 <HAL_GPIO_Init+0x314>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d00d      	beq.n	8002368 <HAL_GPIO_Init+0x1fc>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a4d      	ldr	r2, [pc, #308]	@ (8002484 <HAL_GPIO_Init+0x318>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d007      	beq.n	8002364 <HAL_GPIO_Init+0x1f8>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a4c      	ldr	r2, [pc, #304]	@ (8002488 <HAL_GPIO_Init+0x31c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d101      	bne.n	8002360 <HAL_GPIO_Init+0x1f4>
 800235c:	2307      	movs	r3, #7
 800235e:	e00e      	b.n	800237e <HAL_GPIO_Init+0x212>
 8002360:	2308      	movs	r3, #8
 8002362:	e00c      	b.n	800237e <HAL_GPIO_Init+0x212>
 8002364:	2306      	movs	r3, #6
 8002366:	e00a      	b.n	800237e <HAL_GPIO_Init+0x212>
 8002368:	2305      	movs	r3, #5
 800236a:	e008      	b.n	800237e <HAL_GPIO_Init+0x212>
 800236c:	2304      	movs	r3, #4
 800236e:	e006      	b.n	800237e <HAL_GPIO_Init+0x212>
 8002370:	2303      	movs	r3, #3
 8002372:	e004      	b.n	800237e <HAL_GPIO_Init+0x212>
 8002374:	2302      	movs	r3, #2
 8002376:	e002      	b.n	800237e <HAL_GPIO_Init+0x212>
 8002378:	2301      	movs	r3, #1
 800237a:	e000      	b.n	800237e <HAL_GPIO_Init+0x212>
 800237c:	2300      	movs	r3, #0
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	f002 0203 	and.w	r2, r2, #3
 8002384:	0092      	lsls	r2, r2, #2
 8002386:	4093      	lsls	r3, r2
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4313      	orrs	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800238e:	4937      	ldr	r1, [pc, #220]	@ (800246c <HAL_GPIO_Init+0x300>)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	089b      	lsrs	r3, r3, #2
 8002394:	3302      	adds	r3, #2
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800239c:	4b3b      	ldr	r3, [pc, #236]	@ (800248c <HAL_GPIO_Init+0x320>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	43db      	mvns	r3, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4013      	ands	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d003      	beq.n	80023c0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023c0:	4a32      	ldr	r2, [pc, #200]	@ (800248c <HAL_GPIO_Init+0x320>)
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023c6:	4b31      	ldr	r3, [pc, #196]	@ (800248c <HAL_GPIO_Init+0x320>)
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	43db      	mvns	r3, r3
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4013      	ands	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023ea:	4a28      	ldr	r2, [pc, #160]	@ (800248c <HAL_GPIO_Init+0x320>)
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80023f0:	4b26      	ldr	r3, [pc, #152]	@ (800248c <HAL_GPIO_Init+0x320>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002414:	4a1d      	ldr	r2, [pc, #116]	@ (800248c <HAL_GPIO_Init+0x320>)
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800241a:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <HAL_GPIO_Init+0x320>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	43db      	mvns	r3, r3
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4013      	ands	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800243e:	4a13      	ldr	r2, [pc, #76]	@ (800248c <HAL_GPIO_Init+0x320>)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	3301      	adds	r3, #1
 8002448:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	fa22 f303 	lsr.w	r3, r2, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	f47f ae91 	bne.w	800217c <HAL_GPIO_Init+0x10>
  }
}
 800245a:	bf00      	nop
 800245c:	bf00      	nop
 800245e:	371c      	adds	r7, #28
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	40021000 	.word	0x40021000
 800246c:	40010000 	.word	0x40010000
 8002470:	48000400 	.word	0x48000400
 8002474:	48000800 	.word	0x48000800
 8002478:	48000c00 	.word	0x48000c00
 800247c:	48001000 	.word	0x48001000
 8002480:	48001400 	.word	0x48001400
 8002484:	48001800 	.word	0x48001800
 8002488:	48001c00 	.word	0x48001c00
 800248c:	40010400 	.word	0x40010400

08002490 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	460b      	mov	r3, r1
 800249a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024a2:	887a      	ldrh	r2, [r7, #2]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4013      	ands	r3, r2
 80024a8:	041a      	lsls	r2, r3, #16
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	43d9      	mvns	r1, r3
 80024ae:	887b      	ldrh	r3, [r7, #2]
 80024b0:	400b      	ands	r3, r1
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	619a      	str	r2, [r3, #24]
}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <HAL_PWREx_GetVoltageRange+0x3c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024d4:	d102      	bne.n	80024dc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80024d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024da:	e00b      	b.n	80024f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80024dc:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <HAL_PWREx_GetVoltageRange+0x3c>)
 80024de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024ea:	d102      	bne.n	80024f2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80024ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024f0:	e000      	b.n	80024f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80024f2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	40007000 	.word	0x40007000

08002504 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d141      	bne.n	8002596 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002512:	4b4b      	ldr	r3, [pc, #300]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800251a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800251e:	d131      	bne.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002520:	4b47      	ldr	r3, [pc, #284]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002526:	4a46      	ldr	r2, [pc, #280]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800252c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002530:	4b43      	ldr	r3, [pc, #268]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002538:	4a41      	ldr	r2, [pc, #260]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800253a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800253e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002540:	4b40      	ldr	r3, [pc, #256]	@ (8002644 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2232      	movs	r2, #50	@ 0x32
 8002546:	fb02 f303 	mul.w	r3, r2, r3
 800254a:	4a3f      	ldr	r2, [pc, #252]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800254c:	fba2 2303 	umull	r2, r3, r2, r3
 8002550:	0c9b      	lsrs	r3, r3, #18
 8002552:	3301      	adds	r3, #1
 8002554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002556:	e002      	b.n	800255e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3b01      	subs	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800255e:	4b38      	ldr	r3, [pc, #224]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800256a:	d102      	bne.n	8002572 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1f2      	bne.n	8002558 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002572:	4b33      	ldr	r3, [pc, #204]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800257a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800257e:	d158      	bne.n	8002632 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e057      	b.n	8002634 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002584:	4b2e      	ldr	r3, [pc, #184]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800258a:	4a2d      	ldr	r2, [pc, #180]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002590:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002594:	e04d      	b.n	8002632 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800259c:	d141      	bne.n	8002622 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800259e:	4b28      	ldr	r3, [pc, #160]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025aa:	d131      	bne.n	8002610 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025ac:	4b24      	ldr	r3, [pc, #144]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025b2:	4a23      	ldr	r2, [pc, #140]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025bc:	4b20      	ldr	r3, [pc, #128]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80025cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2232      	movs	r2, #50	@ 0x32
 80025d2:	fb02 f303 	mul.w	r3, r2, r3
 80025d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025d8:	fba2 2303 	umull	r2, r3, r2, r3
 80025dc:	0c9b      	lsrs	r3, r3, #18
 80025de:	3301      	adds	r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025e2:	e002      	b.n	80025ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3b01      	subs	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ea:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025f6:	d102      	bne.n	80025fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f2      	bne.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025fe:	4b10      	ldr	r3, [pc, #64]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002606:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800260a:	d112      	bne.n	8002632 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e011      	b.n	8002634 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002616:	4a0a      	ldr	r2, [pc, #40]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002618:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800261c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002620:	e007      	b.n	8002632 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002622:	4b07      	ldr	r3, [pc, #28]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800262a:	4a05      	ldr	r2, [pc, #20]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002630:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	40007000 	.word	0x40007000
 8002644:	20040000 	.word	0x20040000
 8002648:	431bde83 	.word	0x431bde83

0800264c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4a04      	ldr	r2, [pc, #16]	@ (8002668 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002656:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800265a:	6053      	str	r3, [r2, #4]
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	40007000 	.word	0x40007000

0800266c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d102      	bne.n	8002680 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	f000 bc08 	b.w	8002e90 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002680:	4b96      	ldr	r3, [pc, #600]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f003 030c 	and.w	r3, r3, #12
 8002688:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800268a:	4b94      	ldr	r3, [pc, #592]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0310 	and.w	r3, r3, #16
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 80e4 	beq.w	800286a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d007      	beq.n	80026b8 <HAL_RCC_OscConfig+0x4c>
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	2b0c      	cmp	r3, #12
 80026ac:	f040 808b 	bne.w	80027c6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	f040 8087 	bne.w	80027c6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026b8:	4b88      	ldr	r3, [pc, #544]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_RCC_OscConfig+0x64>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e3df      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a1a      	ldr	r2, [r3, #32]
 80026d4:	4b81      	ldr	r3, [pc, #516]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d004      	beq.n	80026ea <HAL_RCC_OscConfig+0x7e>
 80026e0:	4b7e      	ldr	r3, [pc, #504]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026e8:	e005      	b.n	80026f6 <HAL_RCC_OscConfig+0x8a>
 80026ea:	4b7c      	ldr	r3, [pc, #496]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80026ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026f0:	091b      	lsrs	r3, r3, #4
 80026f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d223      	bcs.n	8002742 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 fdcc 	bl	800329c <RCC_SetFlashLatencyFromMSIRange>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e3c0      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800270e:	4b73      	ldr	r3, [pc, #460]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a72      	ldr	r2, [pc, #456]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002714:	f043 0308 	orr.w	r3, r3, #8
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	4b70      	ldr	r3, [pc, #448]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a1b      	ldr	r3, [r3, #32]
 8002726:	496d      	ldr	r1, [pc, #436]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002728:	4313      	orrs	r3, r2
 800272a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800272c:	4b6b      	ldr	r3, [pc, #428]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	4968      	ldr	r1, [pc, #416]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800273c:	4313      	orrs	r3, r2
 800273e:	604b      	str	r3, [r1, #4]
 8002740:	e025      	b.n	800278e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002742:	4b66      	ldr	r3, [pc, #408]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a65      	ldr	r2, [pc, #404]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002748:	f043 0308 	orr.w	r3, r3, #8
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	4b63      	ldr	r3, [pc, #396]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	4960      	ldr	r1, [pc, #384]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800275c:	4313      	orrs	r3, r2
 800275e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002760:	4b5e      	ldr	r3, [pc, #376]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	495b      	ldr	r1, [pc, #364]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002770:	4313      	orrs	r3, r2
 8002772:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d109      	bne.n	800278e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	4618      	mov	r0, r3
 8002780:	f000 fd8c 	bl	800329c <RCC_SetFlashLatencyFromMSIRange>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e380      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800278e:	f000 fcc1 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8002792:	4602      	mov	r2, r0
 8002794:	4b51      	ldr	r3, [pc, #324]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	091b      	lsrs	r3, r3, #4
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	4950      	ldr	r1, [pc, #320]	@ (80028e0 <HAL_RCC_OscConfig+0x274>)
 80027a0:	5ccb      	ldrb	r3, [r1, r3]
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	fa22 f303 	lsr.w	r3, r2, r3
 80027aa:	4a4e      	ldr	r2, [pc, #312]	@ (80028e4 <HAL_RCC_OscConfig+0x278>)
 80027ac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027ae:	4b4e      	ldr	r3, [pc, #312]	@ (80028e8 <HAL_RCC_OscConfig+0x27c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff f8fa 	bl	80019ac <HAL_InitTick>
 80027b8:	4603      	mov	r3, r0
 80027ba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d052      	beq.n	8002868 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
 80027c4:	e364      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d032      	beq.n	8002834 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027ce:	4b43      	ldr	r3, [pc, #268]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a42      	ldr	r2, [pc, #264]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027da:	f7ff f937 	bl	8001a4c <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027e2:	f7ff f933 	bl	8001a4c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e34d      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027f4:	4b39      	ldr	r3, [pc, #228]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0f0      	beq.n	80027e2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002800:	4b36      	ldr	r3, [pc, #216]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a35      	ldr	r2, [pc, #212]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002806:	f043 0308 	orr.w	r3, r3, #8
 800280a:	6013      	str	r3, [r2, #0]
 800280c:	4b33      	ldr	r3, [pc, #204]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	4930      	ldr	r1, [pc, #192]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800281a:	4313      	orrs	r3, r2
 800281c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800281e:	4b2f      	ldr	r3, [pc, #188]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	021b      	lsls	r3, r3, #8
 800282c:	492b      	ldr	r1, [pc, #172]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800282e:	4313      	orrs	r3, r2
 8002830:	604b      	str	r3, [r1, #4]
 8002832:	e01a      	b.n	800286a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002834:	4b29      	ldr	r3, [pc, #164]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a28      	ldr	r2, [pc, #160]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800283a:	f023 0301 	bic.w	r3, r3, #1
 800283e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002840:	f7ff f904 	bl	8001a4c <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002848:	f7ff f900 	bl	8001a4c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e31a      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800285a:	4b20      	ldr	r3, [pc, #128]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x1dc>
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002868:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d073      	beq.n	800295e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	2b08      	cmp	r3, #8
 800287a:	d005      	beq.n	8002888 <HAL_RCC_OscConfig+0x21c>
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	2b0c      	cmp	r3, #12
 8002880:	d10e      	bne.n	80028a0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2b03      	cmp	r3, #3
 8002886:	d10b      	bne.n	80028a0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002888:	4b14      	ldr	r3, [pc, #80]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d063      	beq.n	800295c <HAL_RCC_OscConfig+0x2f0>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d15f      	bne.n	800295c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e2f7      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028a8:	d106      	bne.n	80028b8 <HAL_RCC_OscConfig+0x24c>
 80028aa:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a0b      	ldr	r2, [pc, #44]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80028b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	e025      	b.n	8002904 <HAL_RCC_OscConfig+0x298>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028c0:	d114      	bne.n	80028ec <HAL_RCC_OscConfig+0x280>
 80028c2:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a05      	ldr	r2, [pc, #20]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80028c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	4b03      	ldr	r3, [pc, #12]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a02      	ldr	r2, [pc, #8]	@ (80028dc <HAL_RCC_OscConfig+0x270>)
 80028d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	e013      	b.n	8002904 <HAL_RCC_OscConfig+0x298>
 80028dc:	40021000 	.word	0x40021000
 80028e0:	08008aec 	.word	0x08008aec
 80028e4:	20040000 	.word	0x20040000
 80028e8:	20040004 	.word	0x20040004
 80028ec:	4ba0      	ldr	r3, [pc, #640]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a9f      	ldr	r2, [pc, #636]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80028f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	4b9d      	ldr	r3, [pc, #628]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a9c      	ldr	r2, [pc, #624]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80028fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002902:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d013      	beq.n	8002934 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290c:	f7ff f89e 	bl	8001a4c <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002914:	f7ff f89a 	bl	8001a4c <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	@ 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e2b4      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002926:	4b92      	ldr	r3, [pc, #584]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0x2a8>
 8002932:	e014      	b.n	800295e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002934:	f7ff f88a 	bl	8001a4c <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800293c:	f7ff f886 	bl	8001a4c <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b64      	cmp	r3, #100	@ 0x64
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e2a0      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800294e:	4b88      	ldr	r3, [pc, #544]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f0      	bne.n	800293c <HAL_RCC_OscConfig+0x2d0>
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800295c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d060      	beq.n	8002a2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	2b04      	cmp	r3, #4
 800296e:	d005      	beq.n	800297c <HAL_RCC_OscConfig+0x310>
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	2b0c      	cmp	r3, #12
 8002974:	d119      	bne.n	80029aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2b02      	cmp	r3, #2
 800297a:	d116      	bne.n	80029aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800297c:	4b7c      	ldr	r3, [pc, #496]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002984:	2b00      	cmp	r3, #0
 8002986:	d005      	beq.n	8002994 <HAL_RCC_OscConfig+0x328>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e27d      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002994:	4b76      	ldr	r3, [pc, #472]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	061b      	lsls	r3, r3, #24
 80029a2:	4973      	ldr	r1, [pc, #460]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a8:	e040      	b.n	8002a2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d023      	beq.n	80029fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029b2:	4b6f      	ldr	r3, [pc, #444]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a6e      	ldr	r2, [pc, #440]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029be:	f7ff f845 	bl	8001a4c <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c6:	f7ff f841 	bl	8001a4c <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e25b      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029d8:	4b65      	ldr	r3, [pc, #404]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0f0      	beq.n	80029c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e4:	4b62      	ldr	r3, [pc, #392]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	061b      	lsls	r3, r3, #24
 80029f2:	495f      	ldr	r1, [pc, #380]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	604b      	str	r3, [r1, #4]
 80029f8:	e018      	b.n	8002a2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a06:	f7ff f821 	bl	8001a4c <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a0e:	f7ff f81d 	bl	8001a4c <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e237      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a20:	4b53      	ldr	r3, [pc, #332]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f0      	bne.n	8002a0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0308 	and.w	r3, r3, #8
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d03c      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01c      	beq.n	8002a7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a40:	4b4b      	ldr	r3, [pc, #300]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a46:	4a4a      	ldr	r2, [pc, #296]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a50:	f7fe fffc 	bl	8001a4c <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a58:	f7fe fff8 	bl	8001a4c <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e212      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a6a:	4b41      	ldr	r3, [pc, #260]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0ef      	beq.n	8002a58 <HAL_RCC_OscConfig+0x3ec>
 8002a78:	e01b      	b.n	8002ab2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a80:	4a3b      	ldr	r2, [pc, #236]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002a82:	f023 0301 	bic.w	r3, r3, #1
 8002a86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8a:	f7fe ffdf 	bl	8001a4c <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a90:	e008      	b.n	8002aa4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a92:	f7fe ffdb 	bl	8001a4c <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d901      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e1f5      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002aa4:	4b32      	ldr	r3, [pc, #200]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1ef      	bne.n	8002a92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 80a6 	beq.w	8002c0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10d      	bne.n	8002aec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad0:	4b27      	ldr	r3, [pc, #156]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad4:	4a26      	ldr	r2, [pc, #152]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ada:	6593      	str	r3, [r2, #88]	@ 0x58
 8002adc:	4b24      	ldr	r3, [pc, #144]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aec:	4b21      	ldr	r3, [pc, #132]	@ (8002b74 <HAL_RCC_OscConfig+0x508>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d118      	bne.n	8002b2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002af8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <HAL_RCC_OscConfig+0x508>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a1d      	ldr	r2, [pc, #116]	@ (8002b74 <HAL_RCC_OscConfig+0x508>)
 8002afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b04:	f7fe ffa2 	bl	8001a4c <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0c:	f7fe ff9e 	bl	8001a4c <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e1b8      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b1e:	4b15      	ldr	r3, [pc, #84]	@ (8002b74 <HAL_RCC_OscConfig+0x508>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d108      	bne.n	8002b44 <HAL_RCC_OscConfig+0x4d8>
 8002b32:	4b0f      	ldr	r3, [pc, #60]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b38:	4a0d      	ldr	r2, [pc, #52]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b42:	e029      	b.n	8002b98 <HAL_RCC_OscConfig+0x52c>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	2b05      	cmp	r3, #5
 8002b4a:	d115      	bne.n	8002b78 <HAL_RCC_OscConfig+0x50c>
 8002b4c:	4b08      	ldr	r3, [pc, #32]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b52:	4a07      	ldr	r2, [pc, #28]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002b54:	f043 0304 	orr.w	r3, r3, #4
 8002b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b5c:	4b04      	ldr	r3, [pc, #16]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b62:	4a03      	ldr	r2, [pc, #12]	@ (8002b70 <HAL_RCC_OscConfig+0x504>)
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b6c:	e014      	b.n	8002b98 <HAL_RCC_OscConfig+0x52c>
 8002b6e:	bf00      	nop
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40007000 	.word	0x40007000
 8002b78:	4b9d      	ldr	r3, [pc, #628]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b7e:	4a9c      	ldr	r2, [pc, #624]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b88:	4b99      	ldr	r3, [pc, #612]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b8e:	4a98      	ldr	r2, [pc, #608]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002b90:	f023 0304 	bic.w	r3, r3, #4
 8002b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d016      	beq.n	8002bce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba0:	f7fe ff54 	bl	8001a4c <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ba6:	e00a      	b.n	8002bbe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ba8:	f7fe ff50 	bl	8001a4c <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e168      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bbe:	4b8c      	ldr	r3, [pc, #560]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0ed      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x53c>
 8002bcc:	e015      	b.n	8002bfa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bce:	f7fe ff3d 	bl	8001a4c <HAL_GetTick>
 8002bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bd4:	e00a      	b.n	8002bec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd6:	f7fe ff39 	bl	8001a4c <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e151      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bec:	4b80      	ldr	r3, [pc, #512]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1ed      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bfa:	7ffb      	ldrb	r3, [r7, #31]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d105      	bne.n	8002c0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c00:	4b7b      	ldr	r3, [pc, #492]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c04:	4a7a      	ldr	r2, [pc, #488]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c0a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0320 	and.w	r3, r3, #32
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d03c      	beq.n	8002c92 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d01c      	beq.n	8002c5a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c20:	4b73      	ldr	r3, [pc, #460]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c26:	4a72      	ldr	r2, [pc, #456]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c30:	f7fe ff0c 	bl	8001a4c <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c38:	f7fe ff08 	bl	8001a4c <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e122      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c4a:	4b69      	ldr	r3, [pc, #420]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0ef      	beq.n	8002c38 <HAL_RCC_OscConfig+0x5cc>
 8002c58:	e01b      	b.n	8002c92 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c5a:	4b65      	ldr	r3, [pc, #404]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c60:	4a63      	ldr	r2, [pc, #396]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c62:	f023 0301 	bic.w	r3, r3, #1
 8002c66:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c6a:	f7fe feef 	bl	8001a4c <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c72:	f7fe feeb 	bl	8001a4c <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e105      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c84:	4b5a      	ldr	r3, [pc, #360]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002c86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1ef      	bne.n	8002c72 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 80f9 	beq.w	8002e8e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	f040 80cf 	bne.w	8002e44 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ca6:	4b52      	ldr	r3, [pc, #328]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	f003 0203 	and.w	r2, r3, #3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d12c      	bne.n	8002d14 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d123      	bne.n	8002d14 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d11b      	bne.n	8002d14 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d113      	bne.n	8002d14 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf6:	085b      	lsrs	r3, r3, #1
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d109      	bne.n	8002d14 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d071      	beq.n	8002df8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	2b0c      	cmp	r3, #12
 8002d18:	d068      	beq.n	8002dec <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d1a:	4b35      	ldr	r3, [pc, #212]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d105      	bne.n	8002d32 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d26:	4b32      	ldr	r3, [pc, #200]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e0ac      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d36:	4b2e      	ldr	r3, [pc, #184]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002d3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d40:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d42:	f7fe fe83 	bl	8001a4c <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4a:	f7fe fe7f 	bl	8001a4c <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e099      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d5c:	4b24      	ldr	r3, [pc, #144]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1f0      	bne.n	8002d4a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d68:	4b21      	ldr	r3, [pc, #132]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002d6a:	68da      	ldr	r2, [r3, #12]
 8002d6c:	4b21      	ldr	r3, [pc, #132]	@ (8002df4 <HAL_RCC_OscConfig+0x788>)
 8002d6e:	4013      	ands	r3, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d78:	3a01      	subs	r2, #1
 8002d7a:	0112      	lsls	r2, r2, #4
 8002d7c:	4311      	orrs	r1, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d82:	0212      	lsls	r2, r2, #8
 8002d84:	4311      	orrs	r1, r2
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d8a:	0852      	lsrs	r2, r2, #1
 8002d8c:	3a01      	subs	r2, #1
 8002d8e:	0552      	lsls	r2, r2, #21
 8002d90:	4311      	orrs	r1, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d96:	0852      	lsrs	r2, r2, #1
 8002d98:	3a01      	subs	r2, #1
 8002d9a:	0652      	lsls	r2, r2, #25
 8002d9c:	4311      	orrs	r1, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002da2:	06d2      	lsls	r2, r2, #27
 8002da4:	430a      	orrs	r2, r1
 8002da6:	4912      	ldr	r1, [pc, #72]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002dac:	4b10      	ldr	r3, [pc, #64]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a0f      	ldr	r2, [pc, #60]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002db6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002db8:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dc2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dc4:	f7fe fe42 	bl	8001a4c <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dcc:	f7fe fe3e 	bl	8001a4c <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e058      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dde:	4b04      	ldr	r3, [pc, #16]	@ (8002df0 <HAL_RCC_OscConfig+0x784>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0f0      	beq.n	8002dcc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dea:	e050      	b.n	8002e8e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e04f      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
 8002df0:	40021000 	.word	0x40021000
 8002df4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df8:	4b27      	ldr	r3, [pc, #156]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d144      	bne.n	8002e8e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e04:	4b24      	ldr	r3, [pc, #144]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a23      	ldr	r2, [pc, #140]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e10:	4b21      	ldr	r3, [pc, #132]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	4a20      	ldr	r2, [pc, #128]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e1c:	f7fe fe16 	bl	8001a4c <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e24:	f7fe fe12 	bl	8001a4c <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e02c      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e36:	4b18      	ldr	r3, [pc, #96]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f0      	beq.n	8002e24 <HAL_RCC_OscConfig+0x7b8>
 8002e42:	e024      	b.n	8002e8e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2b0c      	cmp	r3, #12
 8002e48:	d01f      	beq.n	8002e8a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4a:	4b13      	ldr	r3, [pc, #76]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a12      	ldr	r2, [pc, #72]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e56:	f7fe fdf9 	bl	8001a4c <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e5c:	e008      	b.n	8002e70 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5e:	f7fe fdf5 	bl	8001a4c <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e00f      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e70:	4b09      	ldr	r3, [pc, #36]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f0      	bne.n	8002e5e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e7c:	4b06      	ldr	r3, [pc, #24]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	4905      	ldr	r1, [pc, #20]	@ (8002e98 <HAL_RCC_OscConfig+0x82c>)
 8002e82:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <HAL_RCC_OscConfig+0x830>)
 8002e84:	4013      	ands	r3, r2
 8002e86:	60cb      	str	r3, [r1, #12]
 8002e88:	e001      	b.n	8002e8e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e000      	b.n	8002e90 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3720      	adds	r7, #32
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	feeefffc 	.word	0xfeeefffc

08002ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e11d      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb8:	4b90      	ldr	r3, [pc, #576]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 030f 	and.w	r3, r3, #15
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d910      	bls.n	8002ee8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec6:	4b8d      	ldr	r3, [pc, #564]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f023 020f 	bic.w	r2, r3, #15
 8002ece:	498b      	ldr	r1, [pc, #556]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed6:	4b89      	ldr	r3, [pc, #548]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d001      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e105      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d010      	beq.n	8002f16 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	4b81      	ldr	r3, [pc, #516]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d908      	bls.n	8002f16 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f04:	4b7e      	ldr	r3, [pc, #504]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	497b      	ldr	r1, [pc, #492]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d079      	beq.n	8003016 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d11e      	bne.n	8002f68 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f2a:	4b75      	ldr	r3, [pc, #468]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e0dc      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002f3a:	f000 fa09 	bl	8003350 <RCC_GetSysClockFreqFromPLLSource>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	4a70      	ldr	r2, [pc, #448]	@ (8003104 <HAL_RCC_ClockConfig+0x264>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d946      	bls.n	8002fd4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f46:	4b6e      	ldr	r3, [pc, #440]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d140      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f52:	4b6b      	ldr	r3, [pc, #428]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f5a:	4a69      	ldr	r2, [pc, #420]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f62:	2380      	movs	r3, #128	@ 0x80
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	e035      	b.n	8002fd4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f70:	4b63      	ldr	r3, [pc, #396]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d115      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0b9      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d107      	bne.n	8002f98 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f88:	4b5d      	ldr	r3, [pc, #372]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d109      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0ad      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f98:	4b59      	ldr	r3, [pc, #356]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e0a5      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002fa8:	f000 f8b4 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8002fac:	4603      	mov	r3, r0
 8002fae:	4a55      	ldr	r2, [pc, #340]	@ (8003104 <HAL_RCC_ClockConfig+0x264>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d90f      	bls.n	8002fd4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fb4:	4b52      	ldr	r3, [pc, #328]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d109      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002fc0:	4b4f      	ldr	r3, [pc, #316]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fc8:	4a4d      	ldr	r2, [pc, #308]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fce:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fd0:	2380      	movs	r3, #128	@ 0x80
 8002fd2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fd4:	4b4a      	ldr	r3, [pc, #296]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f023 0203 	bic.w	r2, r3, #3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	4947      	ldr	r1, [pc, #284]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe6:	f7fe fd31 	bl	8001a4c <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fec:	e00a      	b.n	8003004 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fee:	f7fe fd2d 	bl	8001a4c <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e077      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003004:	4b3e      	ldr	r3, [pc, #248]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f003 020c 	and.w	r2, r3, #12
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	429a      	cmp	r2, r3
 8003014:	d1eb      	bne.n	8002fee <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b80      	cmp	r3, #128	@ 0x80
 800301a:	d105      	bne.n	8003028 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800301c:	4b38      	ldr	r3, [pc, #224]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	4a37      	ldr	r2, [pc, #220]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8003022:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003026:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d010      	beq.n	8003056 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	4b31      	ldr	r3, [pc, #196]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003040:	429a      	cmp	r2, r3
 8003042:	d208      	bcs.n	8003056 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003044:	4b2e      	ldr	r3, [pc, #184]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	492b      	ldr	r1, [pc, #172]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8003052:	4313      	orrs	r3, r2
 8003054:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003056:	4b29      	ldr	r3, [pc, #164]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d210      	bcs.n	8003086 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003064:	4b25      	ldr	r3, [pc, #148]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f023 020f 	bic.w	r2, r3, #15
 800306c:	4923      	ldr	r1, [pc, #140]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	4313      	orrs	r3, r2
 8003072:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003074:	4b21      	ldr	r3, [pc, #132]	@ (80030fc <HAL_RCC_ClockConfig+0x25c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 030f 	and.w	r3, r3, #15
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d001      	beq.n	8003086 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e036      	b.n	80030f4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0304 	and.w	r3, r3, #4
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003092:	4b1b      	ldr	r3, [pc, #108]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	4918      	ldr	r1, [pc, #96]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0308 	and.w	r3, r3, #8
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d009      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b0:	4b13      	ldr	r3, [pc, #76]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	4910      	ldr	r1, [pc, #64]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030c4:	f000 f826 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80030c8:	4602      	mov	r2, r0
 80030ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <HAL_RCC_ClockConfig+0x260>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	091b      	lsrs	r3, r3, #4
 80030d0:	f003 030f 	and.w	r3, r3, #15
 80030d4:	490c      	ldr	r1, [pc, #48]	@ (8003108 <HAL_RCC_ClockConfig+0x268>)
 80030d6:	5ccb      	ldrb	r3, [r1, r3]
 80030d8:	f003 031f 	and.w	r3, r3, #31
 80030dc:	fa22 f303 	lsr.w	r3, r2, r3
 80030e0:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <HAL_RCC_ClockConfig+0x26c>)
 80030e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7fe fc5f 	bl	80019ac <HAL_InitTick>
 80030ee:	4603      	mov	r3, r0
 80030f0:	73fb      	strb	r3, [r7, #15]

  return status;
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3718      	adds	r7, #24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40022000 	.word	0x40022000
 8003100:	40021000 	.word	0x40021000
 8003104:	04c4b400 	.word	0x04c4b400
 8003108:	08008aec 	.word	0x08008aec
 800310c:	20040000 	.word	0x20040000
 8003110:	20040004 	.word	0x20040004

08003114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003114:	b480      	push	{r7}
 8003116:	b089      	sub	sp, #36	@ 0x24
 8003118:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	2300      	movs	r3, #0
 8003120:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003122:	4b3e      	ldr	r3, [pc, #248]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 030c 	and.w	r3, r3, #12
 800312a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800312c:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <HAL_RCC_GetSysClockFreq+0x34>
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b0c      	cmp	r3, #12
 8003140:	d121      	bne.n	8003186 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d11e      	bne.n	8003186 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003148:	4b34      	ldr	r3, [pc, #208]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	d107      	bne.n	8003164 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003154:	4b31      	ldr	r3, [pc, #196]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 8003156:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800315a:	0a1b      	lsrs	r3, r3, #8
 800315c:	f003 030f 	and.w	r3, r3, #15
 8003160:	61fb      	str	r3, [r7, #28]
 8003162:	e005      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	091b      	lsrs	r3, r3, #4
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003170:	4a2b      	ldr	r2, [pc, #172]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003178:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10d      	bne.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003184:	e00a      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	2b04      	cmp	r3, #4
 800318a:	d102      	bne.n	8003192 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800318c:	4b25      	ldr	r3, [pc, #148]	@ (8003224 <HAL_RCC_GetSysClockFreq+0x110>)
 800318e:	61bb      	str	r3, [r7, #24]
 8003190:	e004      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	2b08      	cmp	r3, #8
 8003196:	d101      	bne.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003198:	4b23      	ldr	r3, [pc, #140]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x114>)
 800319a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	2b0c      	cmp	r3, #12
 80031a0:	d134      	bne.n	800320c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031a2:	4b1e      	ldr	r3, [pc, #120]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f003 0303 	and.w	r3, r3, #3
 80031aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d003      	beq.n	80031ba <HAL_RCC_GetSysClockFreq+0xa6>
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d003      	beq.n	80031c0 <HAL_RCC_GetSysClockFreq+0xac>
 80031b8:	e005      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003224 <HAL_RCC_GetSysClockFreq+0x110>)
 80031bc:	617b      	str	r3, [r7, #20]
      break;
 80031be:	e005      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031c0:	4b19      	ldr	r3, [pc, #100]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x114>)
 80031c2:	617b      	str	r3, [r7, #20]
      break;
 80031c4:	e002      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	617b      	str	r3, [r7, #20]
      break;
 80031ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031cc:	4b13      	ldr	r3, [pc, #76]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	3301      	adds	r3, #1
 80031d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031da:	4b10      	ldr	r3, [pc, #64]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	0a1b      	lsrs	r3, r3, #8
 80031e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	fb03 f202 	mul.w	r2, r3, r2
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031f2:	4b0a      	ldr	r3, [pc, #40]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	0e5b      	lsrs	r3, r3, #25
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	3301      	adds	r3, #1
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	fbb2 f3f3 	udiv	r3, r2, r3
 800320a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800320c:	69bb      	ldr	r3, [r7, #24]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3724      	adds	r7, #36	@ 0x24
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
 8003220:	08008b04 	.word	0x08008b04
 8003224:	00f42400 	.word	0x00f42400
 8003228:	007a1200 	.word	0x007a1200

0800322c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003230:	4b03      	ldr	r3, [pc, #12]	@ (8003240 <HAL_RCC_GetHCLKFreq+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20040000 	.word	0x20040000

08003244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003248:	f7ff fff0 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0a1b      	lsrs	r3, r3, #8
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4904      	ldr	r1, [pc, #16]	@ (800326c <HAL_RCC_GetPCLK1Freq+0x28>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003264:	4618      	mov	r0, r3
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	08008afc 	.word	0x08008afc

08003270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003274:	f7ff ffda 	bl	800322c <HAL_RCC_GetHCLKFreq>
 8003278:	4602      	mov	r2, r0
 800327a:	4b06      	ldr	r3, [pc, #24]	@ (8003294 <HAL_RCC_GetPCLK2Freq+0x24>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	0adb      	lsrs	r3, r3, #11
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	4904      	ldr	r1, [pc, #16]	@ (8003298 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003286:	5ccb      	ldrb	r3, [r1, r3]
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003290:	4618      	mov	r0, r3
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	08008afc 	.word	0x08008afc

0800329c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032a4:	2300      	movs	r3, #0
 80032a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032a8:	4b27      	ldr	r3, [pc, #156]	@ (8003348 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032b4:	f7ff f906 	bl	80024c4 <HAL_PWREx_GetVoltageRange>
 80032b8:	6178      	str	r0, [r7, #20]
 80032ba:	e014      	b.n	80032e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032bc:	4b22      	ldr	r3, [pc, #136]	@ (8003348 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c0:	4a21      	ldr	r2, [pc, #132]	@ (8003348 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80032c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003348 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032d4:	f7ff f8f6 	bl	80024c4 <HAL_PWREx_GetVoltageRange>
 80032d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032da:	4b1b      	ldr	r3, [pc, #108]	@ (8003348 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032de:	4a1a      	ldr	r2, [pc, #104]	@ (8003348 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032ec:	d10b      	bne.n	8003306 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b80      	cmp	r3, #128	@ 0x80
 80032f2:	d913      	bls.n	800331c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80032f8:	d902      	bls.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032fa:	2302      	movs	r3, #2
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	e00d      	b.n	800331c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003300:	2301      	movs	r3, #1
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	e00a      	b.n	800331c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b7f      	cmp	r3, #127	@ 0x7f
 800330a:	d902      	bls.n	8003312 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800330c:	2302      	movs	r3, #2
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	e004      	b.n	800331c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b70      	cmp	r3, #112	@ 0x70
 8003316:	d101      	bne.n	800331c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003318:	2301      	movs	r3, #1
 800331a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800331c:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f023 020f 	bic.w	r2, r3, #15
 8003324:	4909      	ldr	r1, [pc, #36]	@ (800334c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4313      	orrs	r3, r2
 800332a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800332c:	4b07      	ldr	r3, [pc, #28]	@ (800334c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 030f 	and.w	r3, r3, #15
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	429a      	cmp	r2, r3
 8003338:	d001      	beq.n	800333e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	40021000 	.word	0x40021000
 800334c:	40022000 	.word	0x40022000

08003350 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003350:	b480      	push	{r7}
 8003352:	b087      	sub	sp, #28
 8003354:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003356:	4b2d      	ldr	r3, [pc, #180]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d00b      	beq.n	800337e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b03      	cmp	r3, #3
 800336a:	d825      	bhi.n	80033b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d008      	beq.n	8003384 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2b02      	cmp	r3, #2
 8003376:	d11f      	bne.n	80033b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003378:	4b25      	ldr	r3, [pc, #148]	@ (8003410 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800337a:	613b      	str	r3, [r7, #16]
    break;
 800337c:	e01f      	b.n	80033be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800337e:	4b25      	ldr	r3, [pc, #148]	@ (8003414 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003380:	613b      	str	r3, [r7, #16]
    break;
 8003382:	e01c      	b.n	80033be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003384:	4b21      	ldr	r3, [pc, #132]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	d107      	bne.n	80033a0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003390:	4b1e      	ldr	r3, [pc, #120]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	f003 030f 	and.w	r3, r3, #15
 800339c:	617b      	str	r3, [r7, #20]
 800339e:	e005      	b.n	80033ac <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80033a0:	4b1a      	ldr	r3, [pc, #104]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	091b      	lsrs	r3, r3, #4
 80033a6:	f003 030f 	and.w	r3, r3, #15
 80033aa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80033ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003418 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b4:	613b      	str	r3, [r7, #16]
    break;
 80033b6:	e002      	b.n	80033be <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80033b8:	2300      	movs	r3, #0
 80033ba:	613b      	str	r3, [r7, #16]
    break;
 80033bc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033be:	4b13      	ldr	r3, [pc, #76]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	091b      	lsrs	r3, r3, #4
 80033c4:	f003 030f 	and.w	r3, r3, #15
 80033c8:	3301      	adds	r3, #1
 80033ca:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033cc:	4b0f      	ldr	r3, [pc, #60]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	0a1b      	lsrs	r3, r3, #8
 80033d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	fb03 f202 	mul.w	r2, r3, r2
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033e4:	4b09      	ldr	r3, [pc, #36]	@ (800340c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	0e5b      	lsrs	r3, r3, #25
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	3301      	adds	r3, #1
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033fc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80033fe:	683b      	ldr	r3, [r7, #0]
}
 8003400:	4618      	mov	r0, r3
 8003402:	371c      	adds	r7, #28
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	40021000 	.word	0x40021000
 8003410:	00f42400 	.word	0x00f42400
 8003414:	007a1200 	.word	0x007a1200
 8003418:	08008b04 	.word	0x08008b04

0800341c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003424:	2300      	movs	r3, #0
 8003426:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003428:	2300      	movs	r3, #0
 800342a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003434:	2b00      	cmp	r3, #0
 8003436:	d040      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800343c:	2b80      	cmp	r3, #128	@ 0x80
 800343e:	d02a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003440:	2b80      	cmp	r3, #128	@ 0x80
 8003442:	d825      	bhi.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003444:	2b60      	cmp	r3, #96	@ 0x60
 8003446:	d026      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003448:	2b60      	cmp	r3, #96	@ 0x60
 800344a:	d821      	bhi.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800344c:	2b40      	cmp	r3, #64	@ 0x40
 800344e:	d006      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003450:	2b40      	cmp	r3, #64	@ 0x40
 8003452:	d81d      	bhi.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003454:	2b00      	cmp	r3, #0
 8003456:	d009      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003458:	2b20      	cmp	r3, #32
 800345a:	d010      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800345c:	e018      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800345e:	4b89      	ldr	r3, [pc, #548]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	4a88      	ldr	r2, [pc, #544]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003468:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800346a:	e015      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3304      	adds	r3, #4
 8003470:	2100      	movs	r1, #0
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fb02 	bl	8003a7c <RCCEx_PLLSAI1_Config>
 8003478:	4603      	mov	r3, r0
 800347a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800347c:	e00c      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	3320      	adds	r3, #32
 8003482:	2100      	movs	r1, #0
 8003484:	4618      	mov	r0, r3
 8003486:	f000 fbed 	bl	8003c64 <RCCEx_PLLSAI2_Config>
 800348a:	4603      	mov	r3, r0
 800348c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800348e:	e003      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	74fb      	strb	r3, [r7, #19]
      break;
 8003494:	e000      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003496:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003498:	7cfb      	ldrb	r3, [r7, #19]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10b      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800349e:	4b79      	ldr	r3, [pc, #484]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034a4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ac:	4975      	ldr	r1, [pc, #468]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80034b4:	e001      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d047      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ce:	d030      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80034d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034d4:	d82a      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034da:	d02a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80034dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034e0:	d824      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034e6:	d008      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xde>
 80034e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034ec:	d81e      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80034f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034f6:	d010      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80034f8:	e018      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034fa:	4b62      	ldr	r3, [pc, #392]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	4a61      	ldr	r2, [pc, #388]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003504:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003506:	e015      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3304      	adds	r3, #4
 800350c:	2100      	movs	r1, #0
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fab4 	bl	8003a7c <RCCEx_PLLSAI1_Config>
 8003514:	4603      	mov	r3, r0
 8003516:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003518:	e00c      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3320      	adds	r3, #32
 800351e:	2100      	movs	r1, #0
 8003520:	4618      	mov	r0, r3
 8003522:	f000 fb9f 	bl	8003c64 <RCCEx_PLLSAI2_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800352a:	e003      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	74fb      	strb	r3, [r7, #19]
      break;
 8003530:	e000      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003532:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003534:	7cfb      	ldrb	r3, [r7, #19]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10b      	bne.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800353a:	4b52      	ldr	r3, [pc, #328]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800353c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003540:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003548:	494e      	ldr	r1, [pc, #312]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003550:	e001      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003552:	7cfb      	ldrb	r3, [r7, #19]
 8003554:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 809f 	beq.w	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003564:	2300      	movs	r3, #0
 8003566:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003568:	4b46      	ldr	r3, [pc, #280]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800356a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003574:	2301      	movs	r3, #1
 8003576:	e000      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003578:	2300      	movs	r3, #0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00d      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	4b41      	ldr	r3, [pc, #260]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003582:	4a40      	ldr	r2, [pc, #256]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003588:	6593      	str	r3, [r2, #88]	@ 0x58
 800358a:	4b3e      	ldr	r3, [pc, #248]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800358c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003592:	60bb      	str	r3, [r7, #8]
 8003594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003596:	2301      	movs	r3, #1
 8003598:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800359a:	4b3b      	ldr	r3, [pc, #236]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a3a      	ldr	r2, [pc, #232]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80035a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035a6:	f7fe fa51 	bl	8001a4c <HAL_GetTick>
 80035aa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035ac:	e009      	b.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ae:	f7fe fa4d 	bl	8001a4c <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d902      	bls.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	74fb      	strb	r3, [r7, #19]
        break;
 80035c0:	e005      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035c2:	4b31      	ldr	r3, [pc, #196]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0ef      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80035ce:	7cfb      	ldrb	r3, [r7, #19]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d15b      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035de:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d01f      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d019      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035f2:	4b24      	ldr	r3, [pc, #144]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035fc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035fe:	4b21      	ldr	r3, [pc, #132]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003604:	4a1f      	ldr	r2, [pc, #124]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800360a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800360e:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003614:	4a1b      	ldr	r2, [pc, #108]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003616:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800361a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800361e:	4a19      	ldr	r2, [pc, #100]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d016      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003630:	f7fe fa0c 	bl	8001a4c <HAL_GetTick>
 8003634:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003636:	e00b      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003638:	f7fe fa08 	bl	8001a4c <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003646:	4293      	cmp	r3, r2
 8003648:	d902      	bls.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	74fb      	strb	r3, [r7, #19]
            break;
 800364e:	e006      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003650:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0ec      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800365e:	7cfb      	ldrb	r3, [r7, #19]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10c      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003664:	4b07      	ldr	r3, [pc, #28]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003674:	4903      	ldr	r1, [pc, #12]	@ (8003684 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800367c:	e008      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800367e:	7cfb      	ldrb	r3, [r7, #19]
 8003680:	74bb      	strb	r3, [r7, #18]
 8003682:	e005      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003684:	40021000 	.word	0x40021000
 8003688:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800368c:	7cfb      	ldrb	r3, [r7, #19]
 800368e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003690:	7c7b      	ldrb	r3, [r7, #17]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d105      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003696:	4ba0      	ldr	r3, [pc, #640]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	4a9f      	ldr	r2, [pc, #636]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800369c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036ae:	4b9a      	ldr	r3, [pc, #616]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b4:	f023 0203 	bic.w	r2, r3, #3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036bc:	4996      	ldr	r1, [pc, #600]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036d0:	4b91      	ldr	r3, [pc, #580]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d6:	f023 020c 	bic.w	r2, r3, #12
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	498e      	ldr	r1, [pc, #568]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036f2:	4b89      	ldr	r3, [pc, #548]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003700:	4985      	ldr	r1, [pc, #532]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003714:	4b80      	ldr	r3, [pc, #512]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003722:	497d      	ldr	r1, [pc, #500]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003724:	4313      	orrs	r3, r2
 8003726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0310 	and.w	r3, r3, #16
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003736:	4b78      	ldr	r3, [pc, #480]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003744:	4974      	ldr	r1, [pc, #464]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0320 	and.w	r3, r3, #32
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003758:	4b6f      	ldr	r3, [pc, #444]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003766:	496c      	ldr	r1, [pc, #432]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800377a:	4b67      	ldr	r3, [pc, #412]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003780:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003788:	4963      	ldr	r1, [pc, #396]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800379c:	4b5e      	ldr	r3, [pc, #376]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037aa:	495b      	ldr	r1, [pc, #364]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037be:	4b56      	ldr	r3, [pc, #344]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037cc:	4952      	ldr	r1, [pc, #328]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ee:	494a      	ldr	r1, [pc, #296]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003802:	4b45      	ldr	r3, [pc, #276]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003808:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003810:	4941      	ldr	r1, [pc, #260]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003824:	4b3c      	ldr	r3, [pc, #240]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003826:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800382a:	f023 0203 	bic.w	r2, r3, #3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003832:	4939      	ldr	r1, [pc, #228]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d028      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003846:	4b34      	ldr	r3, [pc, #208]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003854:	4930      	ldr	r1, [pc, #192]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003860:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003864:	d106      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003866:	4b2c      	ldr	r3, [pc, #176]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	4a2b      	ldr	r2, [pc, #172]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800386c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003870:	60d3      	str	r3, [r2, #12]
 8003872:	e011      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003878:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800387c:	d10c      	bne.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	3304      	adds	r3, #4
 8003882:	2101      	movs	r1, #1
 8003884:	4618      	mov	r0, r3
 8003886:	f000 f8f9 	bl	8003a7c <RCCEx_PLLSAI1_Config>
 800388a:	4603      	mov	r3, r0
 800388c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800388e:	7cfb      	ldrb	r3, [r7, #19]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003894:	7cfb      	ldrb	r3, [r7, #19]
 8003896:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d04d      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038ac:	d108      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80038ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038b4:	4a18      	ldr	r2, [pc, #96]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038ba:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80038be:	e012      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80038c0:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038c6:	4a14      	ldr	r2, [pc, #80]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80038cc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80038d0:	4b11      	ldr	r3, [pc, #68]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038de:	490e      	ldr	r1, [pc, #56]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038ee:	d106      	bne.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038f0:	4b09      	ldr	r3, [pc, #36]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4a08      	ldr	r2, [pc, #32]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038fa:	60d3      	str	r3, [r2, #12]
 80038fc:	e020      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003902:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003906:	d109      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003908:	4b03      	ldr	r3, [pc, #12]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4a02      	ldr	r2, [pc, #8]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800390e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003912:	60d3      	str	r3, [r2, #12]
 8003914:	e014      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003916:	bf00      	nop
 8003918:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003920:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003924:	d10c      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3304      	adds	r3, #4
 800392a:	2101      	movs	r1, #1
 800392c:	4618      	mov	r0, r3
 800392e:	f000 f8a5 	bl	8003a7c <RCCEx_PLLSAI1_Config>
 8003932:	4603      	mov	r3, r0
 8003934:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003936:	7cfb      	ldrb	r3, [r7, #19]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800393c:	7cfb      	ldrb	r3, [r7, #19]
 800393e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d028      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800394c:	4b4a      	ldr	r3, [pc, #296]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800394e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003952:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800395a:	4947      	ldr	r1, [pc, #284]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800395c:	4313      	orrs	r3, r2
 800395e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003966:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800396a:	d106      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800396c:	4b42      	ldr	r3, [pc, #264]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	4a41      	ldr	r2, [pc, #260]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003972:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003976:	60d3      	str	r3, [r2, #12]
 8003978:	e011      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800397e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003982:	d10c      	bne.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3304      	adds	r3, #4
 8003988:	2101      	movs	r1, #1
 800398a:	4618      	mov	r0, r3
 800398c:	f000 f876 	bl	8003a7c <RCCEx_PLLSAI1_Config>
 8003990:	4603      	mov	r3, r0
 8003992:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d01e      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039aa:	4b33      	ldr	r3, [pc, #204]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ba:	492f      	ldr	r1, [pc, #188]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3304      	adds	r3, #4
 80039d2:	2102      	movs	r1, #2
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 f851 	bl	8003a7c <RCCEx_PLLSAI1_Config>
 80039da:	4603      	mov	r3, r0
 80039dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039de:	7cfb      	ldrb	r3, [r7, #19]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80039e4:	7cfb      	ldrb	r3, [r7, #19]
 80039e6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00b      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039f4:	4b20      	ldr	r3, [pc, #128]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039fa:	f023 0204 	bic.w	r2, r3, #4
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a04:	491c      	ldr	r1, [pc, #112]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00b      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003a18:	4b17      	ldr	r3, [pc, #92]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a1e:	f023 0218 	bic.w	r2, r3, #24
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a28:	4913      	ldr	r1, [pc, #76]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d017      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a4c:	490a      	ldr	r1, [pc, #40]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a5e:	d105      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a60:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	4a04      	ldr	r2, [pc, #16]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	40021000 	.word	0x40021000

08003a7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a8a:	4b72      	ldr	r3, [pc, #456]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f003 0303 	and.w	r3, r3, #3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00e      	beq.n	8003ab4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a96:	4b6f      	ldr	r3, [pc, #444]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	f003 0203 	and.w	r2, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d103      	bne.n	8003aae <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
       ||
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d142      	bne.n	8003b34 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	73fb      	strb	r3, [r7, #15]
 8003ab2:	e03f      	b.n	8003b34 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2b03      	cmp	r3, #3
 8003aba:	d018      	beq.n	8003aee <RCCEx_PLLSAI1_Config+0x72>
 8003abc:	2b03      	cmp	r3, #3
 8003abe:	d825      	bhi.n	8003b0c <RCCEx_PLLSAI1_Config+0x90>
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d002      	beq.n	8003aca <RCCEx_PLLSAI1_Config+0x4e>
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d009      	beq.n	8003adc <RCCEx_PLLSAI1_Config+0x60>
 8003ac8:	e020      	b.n	8003b0c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aca:	4b62      	ldr	r3, [pc, #392]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d11d      	bne.n	8003b12 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ada:	e01a      	b.n	8003b12 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003adc:	4b5d      	ldr	r3, [pc, #372]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d116      	bne.n	8003b16 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aec:	e013      	b.n	8003b16 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003aee:	4b59      	ldr	r3, [pc, #356]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10f      	bne.n	8003b1a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003afa:	4b56      	ldr	r3, [pc, #344]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d109      	bne.n	8003b1a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b0a:	e006      	b.n	8003b1a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b10:	e004      	b.n	8003b1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003b12:	bf00      	nop
 8003b14:	e002      	b.n	8003b1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003b16:	bf00      	nop
 8003b18:	e000      	b.n	8003b1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003b1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d108      	bne.n	8003b34 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003b22:	4b4c      	ldr	r3, [pc, #304]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f023 0203 	bic.w	r2, r3, #3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4949      	ldr	r1, [pc, #292]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f040 8086 	bne.w	8003c48 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b3c:	4b45      	ldr	r3, [pc, #276]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a44      	ldr	r2, [pc, #272]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b48:	f7fd ff80 	bl	8001a4c <HAL_GetTick>
 8003b4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b4e:	e009      	b.n	8003b64 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b50:	f7fd ff7c 	bl	8001a4c <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d902      	bls.n	8003b64 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	73fb      	strb	r3, [r7, #15]
        break;
 8003b62:	e005      	b.n	8003b70 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b64:	4b3b      	ldr	r3, [pc, #236]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1ef      	bne.n	8003b50 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d168      	bne.n	8003c48 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d113      	bne.n	8003ba4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b7c:	4b35      	ldr	r3, [pc, #212]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b7e:	691a      	ldr	r2, [r3, #16]
 8003b80:	4b35      	ldr	r3, [pc, #212]	@ (8003c58 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6892      	ldr	r2, [r2, #8]
 8003b88:	0211      	lsls	r1, r2, #8
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	68d2      	ldr	r2, [r2, #12]
 8003b8e:	06d2      	lsls	r2, r2, #27
 8003b90:	4311      	orrs	r1, r2
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6852      	ldr	r2, [r2, #4]
 8003b96:	3a01      	subs	r2, #1
 8003b98:	0112      	lsls	r2, r2, #4
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	492d      	ldr	r1, [pc, #180]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	610b      	str	r3, [r1, #16]
 8003ba2:	e02d      	b.n	8003c00 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d115      	bne.n	8003bd6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003baa:	4b2a      	ldr	r3, [pc, #168]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bac:	691a      	ldr	r2, [r3, #16]
 8003bae:	4b2b      	ldr	r3, [pc, #172]	@ (8003c5c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	6892      	ldr	r2, [r2, #8]
 8003bb6:	0211      	lsls	r1, r2, #8
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	6912      	ldr	r2, [r2, #16]
 8003bbc:	0852      	lsrs	r2, r2, #1
 8003bbe:	3a01      	subs	r2, #1
 8003bc0:	0552      	lsls	r2, r2, #21
 8003bc2:	4311      	orrs	r1, r2
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6852      	ldr	r2, [r2, #4]
 8003bc8:	3a01      	subs	r2, #1
 8003bca:	0112      	lsls	r2, r2, #4
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	4921      	ldr	r1, [pc, #132]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	610b      	str	r3, [r1, #16]
 8003bd4:	e014      	b.n	8003c00 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bd8:	691a      	ldr	r2, [r3, #16]
 8003bda:	4b21      	ldr	r3, [pc, #132]	@ (8003c60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6892      	ldr	r2, [r2, #8]
 8003be2:	0211      	lsls	r1, r2, #8
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6952      	ldr	r2, [r2, #20]
 8003be8:	0852      	lsrs	r2, r2, #1
 8003bea:	3a01      	subs	r2, #1
 8003bec:	0652      	lsls	r2, r2, #25
 8003bee:	4311      	orrs	r1, r2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6852      	ldr	r2, [r2, #4]
 8003bf4:	3a01      	subs	r2, #1
 8003bf6:	0112      	lsls	r2, r2, #4
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	4916      	ldr	r1, [pc, #88]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c00:	4b14      	ldr	r3, [pc, #80]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a13      	ldr	r2, [pc, #76]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0c:	f7fd ff1e 	bl	8001a4c <HAL_GetTick>
 8003c10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c12:	e009      	b.n	8003c28 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c14:	f7fd ff1a 	bl	8001a4c <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d902      	bls.n	8003c28 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	73fb      	strb	r3, [r7, #15]
          break;
 8003c26:	e005      	b.n	8003c34 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c28:	4b0a      	ldr	r3, [pc, #40]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0ef      	beq.n	8003c14 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d106      	bne.n	8003c48 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c3a:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c3c:	691a      	ldr	r2, [r3, #16]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	4904      	ldr	r1, [pc, #16]	@ (8003c54 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	40021000 	.word	0x40021000
 8003c58:	07ff800f 	.word	0x07ff800f
 8003c5c:	ff9f800f 	.word	0xff9f800f
 8003c60:	f9ff800f 	.word	0xf9ff800f

08003c64 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c72:	4b72      	ldr	r3, [pc, #456]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f003 0303 	and.w	r3, r3, #3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00e      	beq.n	8003c9c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c7e:	4b6f      	ldr	r3, [pc, #444]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	f003 0203 	and.w	r2, r3, #3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d103      	bne.n	8003c96 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
       ||
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d142      	bne.n	8003d1c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	73fb      	strb	r3, [r7, #15]
 8003c9a:	e03f      	b.n	8003d1c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d018      	beq.n	8003cd6 <RCCEx_PLLSAI2_Config+0x72>
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d825      	bhi.n	8003cf4 <RCCEx_PLLSAI2_Config+0x90>
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d002      	beq.n	8003cb2 <RCCEx_PLLSAI2_Config+0x4e>
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d009      	beq.n	8003cc4 <RCCEx_PLLSAI2_Config+0x60>
 8003cb0:	e020      	b.n	8003cf4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cb2:	4b62      	ldr	r3, [pc, #392]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d11d      	bne.n	8003cfa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc2:	e01a      	b.n	8003cfa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cc4:	4b5d      	ldr	r3, [pc, #372]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d116      	bne.n	8003cfe <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd4:	e013      	b.n	8003cfe <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cd6:	4b59      	ldr	r3, [pc, #356]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10f      	bne.n	8003d02 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ce2:	4b56      	ldr	r3, [pc, #344]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d109      	bne.n	8003d02 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cf2:	e006      	b.n	8003d02 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8003cf8:	e004      	b.n	8003d04 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003cfa:	bf00      	nop
 8003cfc:	e002      	b.n	8003d04 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003cfe:	bf00      	nop
 8003d00:	e000      	b.n	8003d04 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003d02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d108      	bne.n	8003d1c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003d0a:	4b4c      	ldr	r3, [pc, #304]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f023 0203 	bic.w	r2, r3, #3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4949      	ldr	r1, [pc, #292]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f040 8086 	bne.w	8003e30 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d24:	4b45      	ldr	r3, [pc, #276]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a44      	ldr	r2, [pc, #272]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d30:	f7fd fe8c 	bl	8001a4c <HAL_GetTick>
 8003d34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d36:	e009      	b.n	8003d4c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d38:	f7fd fe88 	bl	8001a4c <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d902      	bls.n	8003d4c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	73fb      	strb	r3, [r7, #15]
        break;
 8003d4a:	e005      	b.n	8003d58 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1ef      	bne.n	8003d38 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d168      	bne.n	8003e30 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d113      	bne.n	8003d8c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d64:	4b35      	ldr	r3, [pc, #212]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	4b35      	ldr	r3, [pc, #212]	@ (8003e40 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6892      	ldr	r2, [r2, #8]
 8003d70:	0211      	lsls	r1, r2, #8
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	68d2      	ldr	r2, [r2, #12]
 8003d76:	06d2      	lsls	r2, r2, #27
 8003d78:	4311      	orrs	r1, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6852      	ldr	r2, [r2, #4]
 8003d7e:	3a01      	subs	r2, #1
 8003d80:	0112      	lsls	r2, r2, #4
 8003d82:	430a      	orrs	r2, r1
 8003d84:	492d      	ldr	r1, [pc, #180]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	614b      	str	r3, [r1, #20]
 8003d8a:	e02d      	b.n	8003de8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d115      	bne.n	8003dbe <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d92:	4b2a      	ldr	r3, [pc, #168]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	4b2b      	ldr	r3, [pc, #172]	@ (8003e44 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	6892      	ldr	r2, [r2, #8]
 8003d9e:	0211      	lsls	r1, r2, #8
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6912      	ldr	r2, [r2, #16]
 8003da4:	0852      	lsrs	r2, r2, #1
 8003da6:	3a01      	subs	r2, #1
 8003da8:	0552      	lsls	r2, r2, #21
 8003daa:	4311      	orrs	r1, r2
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6852      	ldr	r2, [r2, #4]
 8003db0:	3a01      	subs	r2, #1
 8003db2:	0112      	lsls	r2, r2, #4
 8003db4:	430a      	orrs	r2, r1
 8003db6:	4921      	ldr	r1, [pc, #132]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	614b      	str	r3, [r1, #20]
 8003dbc:	e014      	b.n	8003de8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dc0:	695a      	ldr	r2, [r3, #20]
 8003dc2:	4b21      	ldr	r3, [pc, #132]	@ (8003e48 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6892      	ldr	r2, [r2, #8]
 8003dca:	0211      	lsls	r1, r2, #8
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6952      	ldr	r2, [r2, #20]
 8003dd0:	0852      	lsrs	r2, r2, #1
 8003dd2:	3a01      	subs	r2, #1
 8003dd4:	0652      	lsls	r2, r2, #25
 8003dd6:	4311      	orrs	r1, r2
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6852      	ldr	r2, [r2, #4]
 8003ddc:	3a01      	subs	r2, #1
 8003dde:	0112      	lsls	r2, r2, #4
 8003de0:	430a      	orrs	r2, r1
 8003de2:	4916      	ldr	r1, [pc, #88]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003de8:	4b14      	ldr	r3, [pc, #80]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a13      	ldr	r2, [pc, #76]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003df2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df4:	f7fd fe2a 	bl	8001a4c <HAL_GetTick>
 8003df8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003dfa:	e009      	b.n	8003e10 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dfc:	f7fd fe26 	bl	8001a4c <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d902      	bls.n	8003e10 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e0e:	e005      	b.n	8003e1c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e10:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0ef      	beq.n	8003dfc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d106      	bne.n	8003e30 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e22:	4b06      	ldr	r3, [pc, #24]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e24:	695a      	ldr	r2, [r3, #20]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	4904      	ldr	r1, [pc, #16]	@ (8003e3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	07ff800f 	.word	0x07ff800f
 8003e44:	ff9f800f 	.word	0xff9f800f
 8003e48:	f9ff800f 	.word	0xf9ff800f

08003e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e049      	b.n	8003ef2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d106      	bne.n	8003e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7fd fb5a 	bl	800152c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3304      	adds	r3, #4
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4610      	mov	r0, r2
 8003e8c:	f000 fd6e 	bl	800496c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b082      	sub	sp, #8
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e049      	b.n	8003fa0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d106      	bne.n	8003f26 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f841 	bl	8003fa8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2202      	movs	r2, #2
 8003f2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3304      	adds	r3, #4
 8003f36:	4619      	mov	r1, r3
 8003f38:	4610      	mov	r0, r2
 8003f3a:	f000 fd17 	bl	800496c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2201      	movs	r2, #1
 8003f92:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3708      	adds	r7, #8
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
 8003fc8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d109      	bne.n	8003fe8 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	e03c      	b.n	8004062 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d109      	bne.n	8004002 <HAL_TIM_PWM_Start_DMA+0x46>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	bf0c      	ite	eq
 8003ffa:	2301      	moveq	r3, #1
 8003ffc:	2300      	movne	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	e02f      	b.n	8004062 <HAL_TIM_PWM_Start_DMA+0xa6>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b08      	cmp	r3, #8
 8004006:	d109      	bne.n	800401c <HAL_TIM_PWM_Start_DMA+0x60>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	bf0c      	ite	eq
 8004014:	2301      	moveq	r3, #1
 8004016:	2300      	movne	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	e022      	b.n	8004062 <HAL_TIM_PWM_Start_DMA+0xa6>
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	2b0c      	cmp	r3, #12
 8004020:	d109      	bne.n	8004036 <HAL_TIM_PWM_Start_DMA+0x7a>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b02      	cmp	r3, #2
 800402c:	bf0c      	ite	eq
 800402e:	2301      	moveq	r3, #1
 8004030:	2300      	movne	r3, #0
 8004032:	b2db      	uxtb	r3, r3
 8004034:	e015      	b.n	8004062 <HAL_TIM_PWM_Start_DMA+0xa6>
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b10      	cmp	r3, #16
 800403a:	d109      	bne.n	8004050 <HAL_TIM_PWM_Start_DMA+0x94>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	bf0c      	ite	eq
 8004048:	2301      	moveq	r3, #1
 800404a:	2300      	movne	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	e008      	b.n	8004062 <HAL_TIM_PWM_Start_DMA+0xa6>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8004066:	2302      	movs	r3, #2
 8004068:	e1ab      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d109      	bne.n	8004084 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b01      	cmp	r3, #1
 800407a:	bf0c      	ite	eq
 800407c:	2301      	moveq	r3, #1
 800407e:	2300      	movne	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	e03c      	b.n	80040fe <HAL_TIM_PWM_Start_DMA+0x142>
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b04      	cmp	r3, #4
 8004088:	d109      	bne.n	800409e <HAL_TIM_PWM_Start_DMA+0xe2>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b01      	cmp	r3, #1
 8004094:	bf0c      	ite	eq
 8004096:	2301      	moveq	r3, #1
 8004098:	2300      	movne	r3, #0
 800409a:	b2db      	uxtb	r3, r3
 800409c:	e02f      	b.n	80040fe <HAL_TIM_PWM_Start_DMA+0x142>
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d109      	bne.n	80040b8 <HAL_TIM_PWM_Start_DMA+0xfc>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	bf0c      	ite	eq
 80040b0:	2301      	moveq	r3, #1
 80040b2:	2300      	movne	r3, #0
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	e022      	b.n	80040fe <HAL_TIM_PWM_Start_DMA+0x142>
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	2b0c      	cmp	r3, #12
 80040bc:	d109      	bne.n	80040d2 <HAL_TIM_PWM_Start_DMA+0x116>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	bf0c      	ite	eq
 80040ca:	2301      	moveq	r3, #1
 80040cc:	2300      	movne	r3, #0
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	e015      	b.n	80040fe <HAL_TIM_PWM_Start_DMA+0x142>
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b10      	cmp	r3, #16
 80040d6:	d109      	bne.n	80040ec <HAL_TIM_PWM_Start_DMA+0x130>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	bf0c      	ite	eq
 80040e4:	2301      	moveq	r3, #1
 80040e6:	2300      	movne	r3, #0
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	e008      	b.n	80040fe <HAL_TIM_PWM_Start_DMA+0x142>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	bf0c      	ite	eq
 80040f8:	2301      	moveq	r3, #1
 80040fa:	2300      	movne	r3, #0
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d034      	beq.n	800416c <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <HAL_TIM_PWM_Start_DMA+0x152>
 8004108:	887b      	ldrh	r3, [r7, #2]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e157      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <HAL_TIM_PWM_Start_DMA+0x166>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004120:	e026      	b.n	8004170 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b04      	cmp	r3, #4
 8004126:	d104      	bne.n	8004132 <HAL_TIM_PWM_Start_DMA+0x176>
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2202      	movs	r2, #2
 800412c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004130:	e01e      	b.n	8004170 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b08      	cmp	r3, #8
 8004136:	d104      	bne.n	8004142 <HAL_TIM_PWM_Start_DMA+0x186>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2202      	movs	r2, #2
 800413c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004140:	e016      	b.n	8004170 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	2b0c      	cmp	r3, #12
 8004146:	d104      	bne.n	8004152 <HAL_TIM_PWM_Start_DMA+0x196>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004150:	e00e      	b.n	8004170 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	2b10      	cmp	r3, #16
 8004156:	d104      	bne.n	8004162 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2202      	movs	r2, #2
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004160:	e006      	b.n	8004170 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2202      	movs	r2, #2
 8004166:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800416a:	e001      	b.n	8004170 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e128      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	2b0c      	cmp	r3, #12
 8004174:	f200 80ae 	bhi.w	80042d4 <HAL_TIM_PWM_Start_DMA+0x318>
 8004178:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800417a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417e:	bf00      	nop
 8004180:	080041b5 	.word	0x080041b5
 8004184:	080042d5 	.word	0x080042d5
 8004188:	080042d5 	.word	0x080042d5
 800418c:	080042d5 	.word	0x080042d5
 8004190:	080041fd 	.word	0x080041fd
 8004194:	080042d5 	.word	0x080042d5
 8004198:	080042d5 	.word	0x080042d5
 800419c:	080042d5 	.word	0x080042d5
 80041a0:	08004245 	.word	0x08004245
 80041a4:	080042d5 	.word	0x080042d5
 80041a8:	080042d5 	.word	0x080042d5
 80041ac:	080042d5 	.word	0x080042d5
 80041b0:	0800428d 	.word	0x0800428d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b8:	4a84      	ldr	r2, [pc, #528]	@ (80043cc <HAL_TIM_PWM_Start_DMA+0x410>)
 80041ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c0:	4a83      	ldr	r2, [pc, #524]	@ (80043d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 80041c2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c8:	4a82      	ldr	r2, [pc, #520]	@ (80043d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 80041ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3334      	adds	r3, #52	@ 0x34
 80041d8:	461a      	mov	r2, r3
 80041da:	887b      	ldrh	r3, [r7, #2]
 80041dc:	f7fd fdfc 	bl	8001dd8 <HAL_DMA_Start_IT>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e0eb      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68da      	ldr	r2, [r3, #12]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041f8:	60da      	str	r2, [r3, #12]
      break;
 80041fa:	e06e      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004200:	4a72      	ldr	r2, [pc, #456]	@ (80043cc <HAL_TIM_PWM_Start_DMA+0x410>)
 8004202:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004208:	4a71      	ldr	r2, [pc, #452]	@ (80043d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 800420a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004210:	4a70      	ldr	r2, [pc, #448]	@ (80043d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004212:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	3338      	adds	r3, #56	@ 0x38
 8004220:	461a      	mov	r2, r3
 8004222:	887b      	ldrh	r3, [r7, #2]
 8004224:	f7fd fdd8 	bl	8001dd8 <HAL_DMA_Start_IT>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e0c7      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004240:	60da      	str	r2, [r3, #12]
      break;
 8004242:	e04a      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004248:	4a60      	ldr	r2, [pc, #384]	@ (80043cc <HAL_TIM_PWM_Start_DMA+0x410>)
 800424a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004250:	4a5f      	ldr	r2, [pc, #380]	@ (80043d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 8004252:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004258:	4a5e      	ldr	r2, [pc, #376]	@ (80043d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 800425a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	333c      	adds	r3, #60	@ 0x3c
 8004268:	461a      	mov	r2, r3
 800426a:	887b      	ldrh	r3, [r7, #2]
 800426c:	f7fd fdb4 	bl	8001dd8 <HAL_DMA_Start_IT>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e0a3      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68da      	ldr	r2, [r3, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004288:	60da      	str	r2, [r3, #12]
      break;
 800428a:	e026      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004290:	4a4e      	ldr	r2, [pc, #312]	@ (80043cc <HAL_TIM_PWM_Start_DMA+0x410>)
 8004292:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004298:	4a4d      	ldr	r2, [pc, #308]	@ (80043d0 <HAL_TIM_PWM_Start_DMA+0x414>)
 800429a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a0:	4a4c      	ldr	r2, [pc, #304]	@ (80043d4 <HAL_TIM_PWM_Start_DMA+0x418>)
 80042a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	3340      	adds	r3, #64	@ 0x40
 80042b0:	461a      	mov	r2, r3
 80042b2:	887b      	ldrh	r3, [r7, #2]
 80042b4:	f7fd fd90 	bl	8001dd8 <HAL_DMA_Start_IT>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e07f      	b.n	80043c2 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68da      	ldr	r2, [r3, #12]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042d0:	60da      	str	r2, [r3, #12]
      break;
 80042d2:	e002      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	75fb      	strb	r3, [r7, #23]
      break;
 80042d8:	bf00      	nop
  }

  if (status == HAL_OK)
 80042da:	7dfb      	ldrb	r3, [r7, #23]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d16f      	bne.n	80043c0 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2201      	movs	r2, #1
 80042e6:	68b9      	ldr	r1, [r7, #8]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 ff55 	bl	8005198 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a39      	ldr	r2, [pc, #228]	@ (80043d8 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d013      	beq.n	8004320 <HAL_TIM_PWM_Start_DMA+0x364>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a37      	ldr	r2, [pc, #220]	@ (80043dc <HAL_TIM_PWM_Start_DMA+0x420>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00e      	beq.n	8004320 <HAL_TIM_PWM_Start_DMA+0x364>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a36      	ldr	r2, [pc, #216]	@ (80043e0 <HAL_TIM_PWM_Start_DMA+0x424>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d009      	beq.n	8004320 <HAL_TIM_PWM_Start_DMA+0x364>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a34      	ldr	r2, [pc, #208]	@ (80043e4 <HAL_TIM_PWM_Start_DMA+0x428>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d004      	beq.n	8004320 <HAL_TIM_PWM_Start_DMA+0x364>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a33      	ldr	r2, [pc, #204]	@ (80043e8 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d101      	bne.n	8004324 <HAL_TIM_PWM_Start_DMA+0x368>
 8004320:	2301      	movs	r3, #1
 8004322:	e000      	b.n	8004326 <HAL_TIM_PWM_Start_DMA+0x36a>
 8004324:	2300      	movs	r3, #0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004338:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a26      	ldr	r2, [pc, #152]	@ (80043d8 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d01d      	beq.n	8004380 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800434c:	d018      	beq.n	8004380 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a26      	ldr	r2, [pc, #152]	@ (80043ec <HAL_TIM_PWM_Start_DMA+0x430>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d013      	beq.n	8004380 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a24      	ldr	r2, [pc, #144]	@ (80043f0 <HAL_TIM_PWM_Start_DMA+0x434>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d00e      	beq.n	8004380 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a23      	ldr	r2, [pc, #140]	@ (80043f4 <HAL_TIM_PWM_Start_DMA+0x438>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d009      	beq.n	8004380 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a1a      	ldr	r2, [pc, #104]	@ (80043dc <HAL_TIM_PWM_Start_DMA+0x420>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d004      	beq.n	8004380 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a19      	ldr	r2, [pc, #100]	@ (80043e0 <HAL_TIM_PWM_Start_DMA+0x424>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d115      	bne.n	80043ac <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	4b1c      	ldr	r3, [pc, #112]	@ (80043f8 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	2b06      	cmp	r3, #6
 8004390:	d015      	beq.n	80043be <HAL_TIM_PWM_Start_DMA+0x402>
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004398:	d011      	beq.n	80043be <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f042 0201 	orr.w	r2, r2, #1
 80043a8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043aa:	e008      	b.n	80043be <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	e000      	b.n	80043c0 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043be:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80043c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	0800485d 	.word	0x0800485d
 80043d0:	08004905 	.word	0x08004905
 80043d4:	080047cb 	.word	0x080047cb
 80043d8:	40012c00 	.word	0x40012c00
 80043dc:	40013400 	.word	0x40013400
 80043e0:	40014000 	.word	0x40014000
 80043e4:	40014400 	.word	0x40014400
 80043e8:	40014800 	.word	0x40014800
 80043ec:	40000400 	.word	0x40000400
 80043f0:	40000800 	.word	0x40000800
 80043f4:	40000c00 	.word	0x40000c00
 80043f8:	00010007 	.word	0x00010007

080043fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004408:	2300      	movs	r3, #0
 800440a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004412:	2b01      	cmp	r3, #1
 8004414:	d101      	bne.n	800441a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004416:	2302      	movs	r3, #2
 8004418:	e0ff      	b.n	800461a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b14      	cmp	r3, #20
 8004426:	f200 80f0 	bhi.w	800460a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800442a:	a201      	add	r2, pc, #4	@ (adr r2, 8004430 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800442c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004430:	08004485 	.word	0x08004485
 8004434:	0800460b 	.word	0x0800460b
 8004438:	0800460b 	.word	0x0800460b
 800443c:	0800460b 	.word	0x0800460b
 8004440:	080044c5 	.word	0x080044c5
 8004444:	0800460b 	.word	0x0800460b
 8004448:	0800460b 	.word	0x0800460b
 800444c:	0800460b 	.word	0x0800460b
 8004450:	08004507 	.word	0x08004507
 8004454:	0800460b 	.word	0x0800460b
 8004458:	0800460b 	.word	0x0800460b
 800445c:	0800460b 	.word	0x0800460b
 8004460:	08004547 	.word	0x08004547
 8004464:	0800460b 	.word	0x0800460b
 8004468:	0800460b 	.word	0x0800460b
 800446c:	0800460b 	.word	0x0800460b
 8004470:	08004589 	.word	0x08004589
 8004474:	0800460b 	.word	0x0800460b
 8004478:	0800460b 	.word	0x0800460b
 800447c:	0800460b 	.word	0x0800460b
 8004480:	080045c9 	.word	0x080045c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68b9      	ldr	r1, [r7, #8]
 800448a:	4618      	mov	r0, r3
 800448c:	f000 fb14 	bl	8004ab8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699a      	ldr	r2, [r3, #24]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0208 	orr.w	r2, r2, #8
 800449e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0204 	bic.w	r2, r2, #4
 80044ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6999      	ldr	r1, [r3, #24]
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	691a      	ldr	r2, [r3, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	619a      	str	r2, [r3, #24]
      break;
 80044c2:	e0a5      	b.n	8004610 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68b9      	ldr	r1, [r7, #8]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 fb84 	bl	8004bd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	699a      	ldr	r2, [r3, #24]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6999      	ldr	r1, [r3, #24]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	021a      	lsls	r2, r3, #8
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	430a      	orrs	r2, r1
 8004502:	619a      	str	r2, [r3, #24]
      break;
 8004504:	e084      	b.n	8004610 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68b9      	ldr	r1, [r7, #8]
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fbed 	bl	8004cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69da      	ldr	r2, [r3, #28]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f042 0208 	orr.w	r2, r2, #8
 8004520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	69da      	ldr	r2, [r3, #28]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0204 	bic.w	r2, r2, #4
 8004530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	69d9      	ldr	r1, [r3, #28]
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	691a      	ldr	r2, [r3, #16]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	61da      	str	r2, [r3, #28]
      break;
 8004544:	e064      	b.n	8004610 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68b9      	ldr	r1, [r7, #8]
 800454c:	4618      	mov	r0, r3
 800454e:	f000 fc55 	bl	8004dfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	69da      	ldr	r2, [r3, #28]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69da      	ldr	r2, [r3, #28]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69d9      	ldr	r1, [r3, #28]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	021a      	lsls	r2, r3, #8
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	61da      	str	r2, [r3, #28]
      break;
 8004586:	e043      	b.n	8004610 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68b9      	ldr	r1, [r7, #8]
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fc9e 	bl	8004ed0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0208 	orr.w	r2, r2, #8
 80045a2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0204 	bic.w	r2, r2, #4
 80045b2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	691a      	ldr	r2, [r3, #16]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80045c6:	e023      	b.n	8004610 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68b9      	ldr	r1, [r7, #8]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fce2 	bl	8004f98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	021a      	lsls	r2, r3, #8
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004608:	e002      	b.n	8004610 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	75fb      	strb	r3, [r7, #23]
      break;
 800460e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004618:	7dfb      	ldrb	r3, [r7, #23]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop

08004624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800462e:	2300      	movs	r3, #0
 8004630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_TIM_ConfigClockSource+0x1c>
 800463c:	2302      	movs	r3, #2
 800463e:	e0b6      	b.n	80047ae <HAL_TIM_ConfigClockSource+0x18a>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800465e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800466a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68ba      	ldr	r2, [r7, #8]
 8004672:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800467c:	d03e      	beq.n	80046fc <HAL_TIM_ConfigClockSource+0xd8>
 800467e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004682:	f200 8087 	bhi.w	8004794 <HAL_TIM_ConfigClockSource+0x170>
 8004686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468a:	f000 8086 	beq.w	800479a <HAL_TIM_ConfigClockSource+0x176>
 800468e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004692:	d87f      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 8004694:	2b70      	cmp	r3, #112	@ 0x70
 8004696:	d01a      	beq.n	80046ce <HAL_TIM_ConfigClockSource+0xaa>
 8004698:	2b70      	cmp	r3, #112	@ 0x70
 800469a:	d87b      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 800469c:	2b60      	cmp	r3, #96	@ 0x60
 800469e:	d050      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0x11e>
 80046a0:	2b60      	cmp	r3, #96	@ 0x60
 80046a2:	d877      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 80046a4:	2b50      	cmp	r3, #80	@ 0x50
 80046a6:	d03c      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0xfe>
 80046a8:	2b50      	cmp	r3, #80	@ 0x50
 80046aa:	d873      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 80046ac:	2b40      	cmp	r3, #64	@ 0x40
 80046ae:	d058      	beq.n	8004762 <HAL_TIM_ConfigClockSource+0x13e>
 80046b0:	2b40      	cmp	r3, #64	@ 0x40
 80046b2:	d86f      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 80046b4:	2b30      	cmp	r3, #48	@ 0x30
 80046b6:	d064      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x15e>
 80046b8:	2b30      	cmp	r3, #48	@ 0x30
 80046ba:	d86b      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 80046bc:	2b20      	cmp	r3, #32
 80046be:	d060      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x15e>
 80046c0:	2b20      	cmp	r3, #32
 80046c2:	d867      	bhi.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d05c      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x15e>
 80046c8:	2b10      	cmp	r3, #16
 80046ca:	d05a      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x15e>
 80046cc:	e062      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046de:	f000 fd3b 	bl	8005158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	609a      	str	r2, [r3, #8]
      break;
 80046fa:	e04f      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800470c:	f000 fd24 	bl	8005158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689a      	ldr	r2, [r3, #8]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800471e:	609a      	str	r2, [r3, #8]
      break;
 8004720:	e03c      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800472e:	461a      	mov	r2, r3
 8004730:	f000 fc98 	bl	8005064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2150      	movs	r1, #80	@ 0x50
 800473a:	4618      	mov	r0, r3
 800473c:	f000 fcf1 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004740:	e02c      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800474e:	461a      	mov	r2, r3
 8004750:	f000 fcb7 	bl	80050c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2160      	movs	r1, #96	@ 0x60
 800475a:	4618      	mov	r0, r3
 800475c:	f000 fce1 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004760:	e01c      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800476e:	461a      	mov	r2, r3
 8004770:	f000 fc78 	bl	8005064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2140      	movs	r1, #64	@ 0x40
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fcd1 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004780:	e00c      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4619      	mov	r1, r3
 800478c:	4610      	mov	r0, r2
 800478e:	f000 fcc8 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004792:	e003      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
      break;
 8004798:	e000      	b.n	800479c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800479a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b084      	sub	sp, #16
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d107      	bne.n	80047f2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2201      	movs	r2, #1
 80047e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047f0:	e02a      	b.n	8004848 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d107      	bne.n	800480c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2202      	movs	r2, #2
 8004800:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800480a:	e01d      	b.n	8004848 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	429a      	cmp	r2, r3
 8004814:	d107      	bne.n	8004826 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2204      	movs	r2, #4
 800481a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004824:	e010      	b.n	8004848 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	429a      	cmp	r2, r3
 800482e:	d107      	bne.n	8004840 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2208      	movs	r2, #8
 8004834:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800483e:	e003      	b.n	8004848 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f7ff ffb4 	bl	80047b6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	771a      	strb	r2, [r3, #28]
}
 8004854:	bf00      	nop
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004868:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	429a      	cmp	r2, r3
 8004872:	d10b      	bne.n	800488c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d136      	bne.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800488a:	e031      	b.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	429a      	cmp	r2, r3
 8004894:	d10b      	bne.n	80048ae <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2202      	movs	r2, #2
 800489a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d125      	bne.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048ac:	e020      	b.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d10b      	bne.n	80048d0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2204      	movs	r2, #4
 80048bc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	69db      	ldr	r3, [r3, #28]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d114      	bne.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048ce:	e00f      	b.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d10a      	bne.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2208      	movs	r2, #8
 80048de:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	69db      	ldr	r3, [r3, #28]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d103      	bne.n	80048f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f7fc f981 	bl	8000bf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	771a      	strb	r2, [r3, #28]
}
 80048fc:	bf00      	nop
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004910:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	429a      	cmp	r2, r3
 800491a:	d103      	bne.n	8004924 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2201      	movs	r2, #1
 8004920:	771a      	strb	r2, [r3, #28]
 8004922:	e019      	b.n	8004958 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	429a      	cmp	r2, r3
 800492c:	d103      	bne.n	8004936 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2202      	movs	r2, #2
 8004932:	771a      	strb	r2, [r3, #28]
 8004934:	e010      	b.n	8004958 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	429a      	cmp	r2, r3
 800493e:	d103      	bne.n	8004948 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2204      	movs	r2, #4
 8004944:	771a      	strb	r2, [r3, #28]
 8004946:	e007      	b.n	8004958 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	d102      	bne.n	8004958 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2208      	movs	r2, #8
 8004956:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f7fc f935 	bl	8000bc8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	771a      	strb	r2, [r3, #28]
}
 8004964:	bf00      	nop
 8004966:	3710      	adds	r7, #16
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a46      	ldr	r2, [pc, #280]	@ (8004a98 <TIM_Base_SetConfig+0x12c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d013      	beq.n	80049ac <TIM_Base_SetConfig+0x40>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800498a:	d00f      	beq.n	80049ac <TIM_Base_SetConfig+0x40>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a43      	ldr	r2, [pc, #268]	@ (8004a9c <TIM_Base_SetConfig+0x130>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00b      	beq.n	80049ac <TIM_Base_SetConfig+0x40>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a42      	ldr	r2, [pc, #264]	@ (8004aa0 <TIM_Base_SetConfig+0x134>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d007      	beq.n	80049ac <TIM_Base_SetConfig+0x40>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a41      	ldr	r2, [pc, #260]	@ (8004aa4 <TIM_Base_SetConfig+0x138>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d003      	beq.n	80049ac <TIM_Base_SetConfig+0x40>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a40      	ldr	r2, [pc, #256]	@ (8004aa8 <TIM_Base_SetConfig+0x13c>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d108      	bne.n	80049be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a35      	ldr	r2, [pc, #212]	@ (8004a98 <TIM_Base_SetConfig+0x12c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d01f      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049cc:	d01b      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a32      	ldr	r2, [pc, #200]	@ (8004a9c <TIM_Base_SetConfig+0x130>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d017      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a31      	ldr	r2, [pc, #196]	@ (8004aa0 <TIM_Base_SetConfig+0x134>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d013      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a30      	ldr	r2, [pc, #192]	@ (8004aa4 <TIM_Base_SetConfig+0x138>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00f      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a2f      	ldr	r2, [pc, #188]	@ (8004aa8 <TIM_Base_SetConfig+0x13c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00b      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a2e      	ldr	r2, [pc, #184]	@ (8004aac <TIM_Base_SetConfig+0x140>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d007      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a2d      	ldr	r2, [pc, #180]	@ (8004ab0 <TIM_Base_SetConfig+0x144>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d003      	beq.n	8004a06 <TIM_Base_SetConfig+0x9a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab4 <TIM_Base_SetConfig+0x148>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d108      	bne.n	8004a18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a16      	ldr	r2, [pc, #88]	@ (8004a98 <TIM_Base_SetConfig+0x12c>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d00f      	beq.n	8004a64 <TIM_Base_SetConfig+0xf8>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a18      	ldr	r2, [pc, #96]	@ (8004aa8 <TIM_Base_SetConfig+0x13c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00b      	beq.n	8004a64 <TIM_Base_SetConfig+0xf8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a17      	ldr	r2, [pc, #92]	@ (8004aac <TIM_Base_SetConfig+0x140>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d007      	beq.n	8004a64 <TIM_Base_SetConfig+0xf8>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a16      	ldr	r2, [pc, #88]	@ (8004ab0 <TIM_Base_SetConfig+0x144>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d003      	beq.n	8004a64 <TIM_Base_SetConfig+0xf8>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a15      	ldr	r2, [pc, #84]	@ (8004ab4 <TIM_Base_SetConfig+0x148>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d103      	bne.n	8004a6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	691a      	ldr	r2, [r3, #16]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d105      	bne.n	8004a8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f023 0201 	bic.w	r2, r3, #1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	611a      	str	r2, [r3, #16]
  }
}
 8004a8a:	bf00      	nop
 8004a8c:	3714      	adds	r7, #20
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	40012c00 	.word	0x40012c00
 8004a9c:	40000400 	.word	0x40000400
 8004aa0:	40000800 	.word	0x40000800
 8004aa4:	40000c00 	.word	0x40000c00
 8004aa8:	40013400 	.word	0x40013400
 8004aac:	40014000 	.word	0x40014000
 8004ab0:	40014400 	.word	0x40014400
 8004ab4:	40014800 	.word	0x40014800

08004ab8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	f023 0201 	bic.w	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0303 	bic.w	r3, r3, #3
 8004af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 0302 	bic.w	r3, r3, #2
 8004b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a2c      	ldr	r2, [pc, #176]	@ (8004bc4 <TIM_OC1_SetConfig+0x10c>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00f      	beq.n	8004b38 <TIM_OC1_SetConfig+0x80>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8004bc8 <TIM_OC1_SetConfig+0x110>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <TIM_OC1_SetConfig+0x80>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a2a      	ldr	r2, [pc, #168]	@ (8004bcc <TIM_OC1_SetConfig+0x114>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d007      	beq.n	8004b38 <TIM_OC1_SetConfig+0x80>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a29      	ldr	r2, [pc, #164]	@ (8004bd0 <TIM_OC1_SetConfig+0x118>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <TIM_OC1_SetConfig+0x80>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a28      	ldr	r2, [pc, #160]	@ (8004bd4 <TIM_OC1_SetConfig+0x11c>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d10c      	bne.n	8004b52 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f023 0308 	bic.w	r3, r3, #8
 8004b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f023 0304 	bic.w	r3, r3, #4
 8004b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc4 <TIM_OC1_SetConfig+0x10c>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d00f      	beq.n	8004b7a <TIM_OC1_SetConfig+0xc2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bc8 <TIM_OC1_SetConfig+0x110>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00b      	beq.n	8004b7a <TIM_OC1_SetConfig+0xc2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a19      	ldr	r2, [pc, #100]	@ (8004bcc <TIM_OC1_SetConfig+0x114>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d007      	beq.n	8004b7a <TIM_OC1_SetConfig+0xc2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a18      	ldr	r2, [pc, #96]	@ (8004bd0 <TIM_OC1_SetConfig+0x118>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d003      	beq.n	8004b7a <TIM_OC1_SetConfig+0xc2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a17      	ldr	r2, [pc, #92]	@ (8004bd4 <TIM_OC1_SetConfig+0x11c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d111      	bne.n	8004b9e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	693a      	ldr	r2, [r7, #16]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	621a      	str	r2, [r3, #32]
}
 8004bb8:	bf00      	nop
 8004bba:	371c      	adds	r7, #28
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr
 8004bc4:	40012c00 	.word	0x40012c00
 8004bc8:	40013400 	.word	0x40013400
 8004bcc:	40014000 	.word	0x40014000
 8004bd0:	40014400 	.word	0x40014400
 8004bd4:	40014800 	.word	0x40014800

08004bd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a1b      	ldr	r3, [r3, #32]
 8004bec:	f023 0210 	bic.w	r2, r3, #16
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	021b      	lsls	r3, r3, #8
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f023 0320 	bic.w	r3, r3, #32
 8004c26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a28      	ldr	r2, [pc, #160]	@ (8004cd8 <TIM_OC2_SetConfig+0x100>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d003      	beq.n	8004c44 <TIM_OC2_SetConfig+0x6c>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a27      	ldr	r2, [pc, #156]	@ (8004cdc <TIM_OC2_SetConfig+0x104>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d10d      	bne.n	8004c60 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd8 <TIM_OC2_SetConfig+0x100>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d00f      	beq.n	8004c88 <TIM_OC2_SetConfig+0xb0>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cdc <TIM_OC2_SetConfig+0x104>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00b      	beq.n	8004c88 <TIM_OC2_SetConfig+0xb0>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce0 <TIM_OC2_SetConfig+0x108>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d007      	beq.n	8004c88 <TIM_OC2_SetConfig+0xb0>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ce4 <TIM_OC2_SetConfig+0x10c>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d003      	beq.n	8004c88 <TIM_OC2_SetConfig+0xb0>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a19      	ldr	r2, [pc, #100]	@ (8004ce8 <TIM_OC2_SetConfig+0x110>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d113      	bne.n	8004cb0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40012c00 	.word	0x40012c00
 8004cdc:	40013400 	.word	0x40013400
 8004ce0:	40014000 	.word	0x40014000
 8004ce4:	40014400 	.word	0x40014400
 8004ce8:	40014800 	.word	0x40014800

08004cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b087      	sub	sp, #28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	69db      	ldr	r3, [r3, #28]
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f023 0303 	bic.w	r3, r3, #3
 8004d26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	021b      	lsls	r3, r3, #8
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a27      	ldr	r2, [pc, #156]	@ (8004de8 <TIM_OC3_SetConfig+0xfc>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d003      	beq.n	8004d56 <TIM_OC3_SetConfig+0x6a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a26      	ldr	r2, [pc, #152]	@ (8004dec <TIM_OC3_SetConfig+0x100>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d10d      	bne.n	8004d72 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	021b      	lsls	r3, r3, #8
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a1c      	ldr	r2, [pc, #112]	@ (8004de8 <TIM_OC3_SetConfig+0xfc>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d00f      	beq.n	8004d9a <TIM_OC3_SetConfig+0xae>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8004dec <TIM_OC3_SetConfig+0x100>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00b      	beq.n	8004d9a <TIM_OC3_SetConfig+0xae>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a1a      	ldr	r2, [pc, #104]	@ (8004df0 <TIM_OC3_SetConfig+0x104>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d007      	beq.n	8004d9a <TIM_OC3_SetConfig+0xae>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a19      	ldr	r2, [pc, #100]	@ (8004df4 <TIM_OC3_SetConfig+0x108>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d003      	beq.n	8004d9a <TIM_OC3_SetConfig+0xae>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a18      	ldr	r2, [pc, #96]	@ (8004df8 <TIM_OC3_SetConfig+0x10c>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d113      	bne.n	8004dc2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	011b      	lsls	r3, r3, #4
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	621a      	str	r2, [r3, #32]
}
 8004ddc:	bf00      	nop
 8004dde:	371c      	adds	r7, #28
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	40012c00 	.word	0x40012c00
 8004dec:	40013400 	.word	0x40013400
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40014400 	.word	0x40014400
 8004df8:	40014800 	.word	0x40014800

08004dfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	031b      	lsls	r3, r3, #12
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a18      	ldr	r2, [pc, #96]	@ (8004ebc <TIM_OC4_SetConfig+0xc0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00f      	beq.n	8004e80 <TIM_OC4_SetConfig+0x84>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a17      	ldr	r2, [pc, #92]	@ (8004ec0 <TIM_OC4_SetConfig+0xc4>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00b      	beq.n	8004e80 <TIM_OC4_SetConfig+0x84>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a16      	ldr	r2, [pc, #88]	@ (8004ec4 <TIM_OC4_SetConfig+0xc8>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d007      	beq.n	8004e80 <TIM_OC4_SetConfig+0x84>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a15      	ldr	r2, [pc, #84]	@ (8004ec8 <TIM_OC4_SetConfig+0xcc>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d003      	beq.n	8004e80 <TIM_OC4_SetConfig+0x84>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a14      	ldr	r2, [pc, #80]	@ (8004ecc <TIM_OC4_SetConfig+0xd0>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d109      	bne.n	8004e94 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	019b      	lsls	r3, r3, #6
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40012c00 	.word	0x40012c00
 8004ec0:	40013400 	.word	0x40013400
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40014400 	.word	0x40014400
 8004ecc:	40014800 	.word	0x40014800

08004ed0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004f14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	041b      	lsls	r3, r3, #16
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a17      	ldr	r2, [pc, #92]	@ (8004f84 <TIM_OC5_SetConfig+0xb4>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d00f      	beq.n	8004f4a <TIM_OC5_SetConfig+0x7a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a16      	ldr	r2, [pc, #88]	@ (8004f88 <TIM_OC5_SetConfig+0xb8>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d00b      	beq.n	8004f4a <TIM_OC5_SetConfig+0x7a>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a15      	ldr	r2, [pc, #84]	@ (8004f8c <TIM_OC5_SetConfig+0xbc>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d007      	beq.n	8004f4a <TIM_OC5_SetConfig+0x7a>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a14      	ldr	r2, [pc, #80]	@ (8004f90 <TIM_OC5_SetConfig+0xc0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d003      	beq.n	8004f4a <TIM_OC5_SetConfig+0x7a>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a13      	ldr	r2, [pc, #76]	@ (8004f94 <TIM_OC5_SetConfig+0xc4>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d109      	bne.n	8004f5e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f50:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	021b      	lsls	r3, r3, #8
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	621a      	str	r2, [r3, #32]
}
 8004f78:	bf00      	nop
 8004f7a:	371c      	adds	r7, #28
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	40012c00 	.word	0x40012c00
 8004f88:	40013400 	.word	0x40013400
 8004f8c:	40014000 	.word	0x40014000
 8004f90:	40014400 	.word	0x40014400
 8004f94:	40014800 	.word	0x40014800

08004f98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	021b      	lsls	r3, r3, #8
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004fde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	051b      	lsls	r3, r3, #20
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a18      	ldr	r2, [pc, #96]	@ (8005050 <TIM_OC6_SetConfig+0xb8>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00f      	beq.n	8005014 <TIM_OC6_SetConfig+0x7c>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a17      	ldr	r2, [pc, #92]	@ (8005054 <TIM_OC6_SetConfig+0xbc>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00b      	beq.n	8005014 <TIM_OC6_SetConfig+0x7c>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a16      	ldr	r2, [pc, #88]	@ (8005058 <TIM_OC6_SetConfig+0xc0>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d007      	beq.n	8005014 <TIM_OC6_SetConfig+0x7c>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a15      	ldr	r2, [pc, #84]	@ (800505c <TIM_OC6_SetConfig+0xc4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d003      	beq.n	8005014 <TIM_OC6_SetConfig+0x7c>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a14      	ldr	r2, [pc, #80]	@ (8005060 <TIM_OC6_SetConfig+0xc8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d109      	bne.n	8005028 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800501a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	029b      	lsls	r3, r3, #10
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	40012c00 	.word	0x40012c00
 8005054:	40013400 	.word	0x40013400
 8005058:	40014000 	.word	0x40014000
 800505c:	40014400 	.word	0x40014400
 8005060:	40014800 	.word	0x40014800

08005064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	f023 0201 	bic.w	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800508e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f023 030a 	bic.w	r3, r3, #10
 80050a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	621a      	str	r2, [r3, #32]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c2:	b480      	push	{r7}
 80050c4:	b087      	sub	sp, #28
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	60f8      	str	r0, [r7, #12]
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f023 0210 	bic.w	r2, r3, #16
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	031b      	lsls	r3, r3, #12
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80050fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005122:	b480      	push	{r7}
 8005124:	b085      	sub	sp, #20
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	4313      	orrs	r3, r2
 8005140:	f043 0307 	orr.w	r3, r3, #7
 8005144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	609a      	str	r2, [r3, #8]
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	021a      	lsls	r2, r3, #8
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	431a      	orrs	r2, r3
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4313      	orrs	r3, r2
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	609a      	str	r2, [r3, #8]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 031f 	and.w	r3, r3, #31
 80051aa:	2201      	movs	r2, #1
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6a1a      	ldr	r2, [r3, #32]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	43db      	mvns	r3, r3
 80051ba:	401a      	ands	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a1a      	ldr	r2, [r3, #32]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 031f 	and.w	r3, r3, #31
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	fa01 f303 	lsl.w	r3, r1, r3
 80051d0:	431a      	orrs	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	621a      	str	r2, [r3, #32]
}
 80051d6:	bf00      	nop
 80051d8:	371c      	adds	r7, #28
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d101      	bne.n	80051fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051f8:	2302      	movs	r3, #2
 80051fa:	e068      	b.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a2e      	ldr	r2, [pc, #184]	@ (80052dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a2d      	ldr	r2, [pc, #180]	@ (80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d108      	bne.n	8005242 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005236:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	4313      	orrs	r3, r2
 8005240:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005248:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	4313      	orrs	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1e      	ldr	r2, [pc, #120]	@ (80052dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d01d      	beq.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800526e:	d018      	beq.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1b      	ldr	r2, [pc, #108]	@ (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d013      	beq.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1a      	ldr	r2, [pc, #104]	@ (80052e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d00e      	beq.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d009      	beq.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a13      	ldr	r2, [pc, #76]	@ (80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d004      	beq.n	80052a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a14      	ldr	r2, [pc, #80]	@ (80052f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d10c      	bne.n	80052bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	40012c00 	.word	0x40012c00
 80052e0:	40013400 	.word	0x40013400
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40000c00 	.word	0x40000c00
 80052f0:	40014000 	.word	0x40014000

080052f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e042      	b.n	800538c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530c:	2b00      	cmp	r3, #0
 800530e:	d106      	bne.n	800531e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7fc f9d1 	bl	80016c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2224      	movs	r2, #36	@ 0x24
 8005322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0201 	bic.w	r2, r2, #1
 8005334:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533a:	2b00      	cmp	r3, #0
 800533c:	d002      	beq.n	8005344 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 fbb2 	bl	8005aa8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f8b3 	bl	80054b0 <UART_SetConfig>
 800534a:	4603      	mov	r3, r0
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e01b      	b.n	800538c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	685a      	ldr	r2, [r3, #4]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005362:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689a      	ldr	r2, [r3, #8]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005372:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0201 	orr.w	r2, r2, #1
 8005382:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fc31 	bl	8005bec <UART_CheckIdleState>
 800538a:	4603      	mov	r3, r0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b08a      	sub	sp, #40	@ 0x28
 8005398:	af02      	add	r7, sp, #8
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	603b      	str	r3, [r7, #0]
 80053a0:	4613      	mov	r3, r2
 80053a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d17b      	bne.n	80054a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d002      	beq.n	80053ba <HAL_UART_Transmit+0x26>
 80053b4:	88fb      	ldrh	r3, [r7, #6]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e074      	b.n	80054a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2221      	movs	r2, #33	@ 0x21
 80053ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053ce:	f7fc fb3d 	bl	8001a4c <HAL_GetTick>
 80053d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	88fa      	ldrh	r2, [r7, #6]
 80053d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	88fa      	ldrh	r2, [r7, #6]
 80053e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ec:	d108      	bne.n	8005400 <HAL_UART_Transmit+0x6c>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d104      	bne.n	8005400 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053f6:	2300      	movs	r3, #0
 80053f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	61bb      	str	r3, [r7, #24]
 80053fe:	e003      	b.n	8005408 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005404:	2300      	movs	r3, #0
 8005406:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005408:	e030      	b.n	800546c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	2200      	movs	r2, #0
 8005412:	2180      	movs	r1, #128	@ 0x80
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 fc93 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d005      	beq.n	800542c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2220      	movs	r2, #32
 8005424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e03d      	b.n	80054a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10b      	bne.n	800544a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	881a      	ldrh	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800543e:	b292      	uxth	r2, r2
 8005440:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	3302      	adds	r3, #2
 8005446:	61bb      	str	r3, [r7, #24]
 8005448:	e007      	b.n	800545a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	781a      	ldrb	r2, [r3, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	3301      	adds	r3, #1
 8005458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005460:	b29b      	uxth	r3, r3
 8005462:	3b01      	subs	r3, #1
 8005464:	b29a      	uxth	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1c8      	bne.n	800540a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2200      	movs	r2, #0
 8005480:	2140      	movs	r1, #64	@ 0x40
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 fc5c 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d005      	beq.n	800549a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2220      	movs	r2, #32
 8005492:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e006      	b.n	80054a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	e000      	b.n	80054a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80054a6:	2302      	movs	r3, #2
  }
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3720      	adds	r7, #32
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054b4:	b08c      	sub	sp, #48	@ 0x30
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	431a      	orrs	r2, r3
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	431a      	orrs	r2, r3
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	69db      	ldr	r3, [r3, #28]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4baa      	ldr	r3, [pc, #680]	@ (8005788 <UART_SetConfig+0x2d8>)
 80054e0:	4013      	ands	r3, r2
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	6812      	ldr	r2, [r2, #0]
 80054e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054e8:	430b      	orrs	r3, r1
 80054ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	68da      	ldr	r2, [r3, #12]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a9f      	ldr	r2, [pc, #636]	@ (800578c <UART_SetConfig+0x2dc>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d004      	beq.n	800551c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005518:	4313      	orrs	r3, r2
 800551a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005526:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	6812      	ldr	r2, [r2, #0]
 800552e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005530:	430b      	orrs	r3, r1
 8005532:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553a:	f023 010f 	bic.w	r1, r3, #15
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a90      	ldr	r2, [pc, #576]	@ (8005790 <UART_SetConfig+0x2e0>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d125      	bne.n	80055a0 <UART_SetConfig+0xf0>
 8005554:	4b8f      	ldr	r3, [pc, #572]	@ (8005794 <UART_SetConfig+0x2e4>)
 8005556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800555a:	f003 0303 	and.w	r3, r3, #3
 800555e:	2b03      	cmp	r3, #3
 8005560:	d81a      	bhi.n	8005598 <UART_SetConfig+0xe8>
 8005562:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <UART_SetConfig+0xb8>)
 8005564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005568:	08005579 	.word	0x08005579
 800556c:	08005589 	.word	0x08005589
 8005570:	08005581 	.word	0x08005581
 8005574:	08005591 	.word	0x08005591
 8005578:	2301      	movs	r3, #1
 800557a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800557e:	e116      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005580:	2302      	movs	r3, #2
 8005582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005586:	e112      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005588:	2304      	movs	r3, #4
 800558a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800558e:	e10e      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005590:	2308      	movs	r3, #8
 8005592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005596:	e10a      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005598:	2310      	movs	r3, #16
 800559a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800559e:	e106      	b.n	80057ae <UART_SetConfig+0x2fe>
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a7c      	ldr	r2, [pc, #496]	@ (8005798 <UART_SetConfig+0x2e8>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d138      	bne.n	800561c <UART_SetConfig+0x16c>
 80055aa:	4b7a      	ldr	r3, [pc, #488]	@ (8005794 <UART_SetConfig+0x2e4>)
 80055ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b0:	f003 030c 	and.w	r3, r3, #12
 80055b4:	2b0c      	cmp	r3, #12
 80055b6:	d82d      	bhi.n	8005614 <UART_SetConfig+0x164>
 80055b8:	a201      	add	r2, pc, #4	@ (adr r2, 80055c0 <UART_SetConfig+0x110>)
 80055ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055be:	bf00      	nop
 80055c0:	080055f5 	.word	0x080055f5
 80055c4:	08005615 	.word	0x08005615
 80055c8:	08005615 	.word	0x08005615
 80055cc:	08005615 	.word	0x08005615
 80055d0:	08005605 	.word	0x08005605
 80055d4:	08005615 	.word	0x08005615
 80055d8:	08005615 	.word	0x08005615
 80055dc:	08005615 	.word	0x08005615
 80055e0:	080055fd 	.word	0x080055fd
 80055e4:	08005615 	.word	0x08005615
 80055e8:	08005615 	.word	0x08005615
 80055ec:	08005615 	.word	0x08005615
 80055f0:	0800560d 	.word	0x0800560d
 80055f4:	2300      	movs	r3, #0
 80055f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055fa:	e0d8      	b.n	80057ae <UART_SetConfig+0x2fe>
 80055fc:	2302      	movs	r3, #2
 80055fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005602:	e0d4      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005604:	2304      	movs	r3, #4
 8005606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800560a:	e0d0      	b.n	80057ae <UART_SetConfig+0x2fe>
 800560c:	2308      	movs	r3, #8
 800560e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005612:	e0cc      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005614:	2310      	movs	r3, #16
 8005616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800561a:	e0c8      	b.n	80057ae <UART_SetConfig+0x2fe>
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a5e      	ldr	r2, [pc, #376]	@ (800579c <UART_SetConfig+0x2ec>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d125      	bne.n	8005672 <UART_SetConfig+0x1c2>
 8005626:	4b5b      	ldr	r3, [pc, #364]	@ (8005794 <UART_SetConfig+0x2e4>)
 8005628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005630:	2b30      	cmp	r3, #48	@ 0x30
 8005632:	d016      	beq.n	8005662 <UART_SetConfig+0x1b2>
 8005634:	2b30      	cmp	r3, #48	@ 0x30
 8005636:	d818      	bhi.n	800566a <UART_SetConfig+0x1ba>
 8005638:	2b20      	cmp	r3, #32
 800563a:	d00a      	beq.n	8005652 <UART_SetConfig+0x1a2>
 800563c:	2b20      	cmp	r3, #32
 800563e:	d814      	bhi.n	800566a <UART_SetConfig+0x1ba>
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <UART_SetConfig+0x19a>
 8005644:	2b10      	cmp	r3, #16
 8005646:	d008      	beq.n	800565a <UART_SetConfig+0x1aa>
 8005648:	e00f      	b.n	800566a <UART_SetConfig+0x1ba>
 800564a:	2300      	movs	r3, #0
 800564c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005650:	e0ad      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005652:	2302      	movs	r3, #2
 8005654:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005658:	e0a9      	b.n	80057ae <UART_SetConfig+0x2fe>
 800565a:	2304      	movs	r3, #4
 800565c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005660:	e0a5      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005662:	2308      	movs	r3, #8
 8005664:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005668:	e0a1      	b.n	80057ae <UART_SetConfig+0x2fe>
 800566a:	2310      	movs	r3, #16
 800566c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005670:	e09d      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a4a      	ldr	r2, [pc, #296]	@ (80057a0 <UART_SetConfig+0x2f0>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d125      	bne.n	80056c8 <UART_SetConfig+0x218>
 800567c:	4b45      	ldr	r3, [pc, #276]	@ (8005794 <UART_SetConfig+0x2e4>)
 800567e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005682:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005686:	2bc0      	cmp	r3, #192	@ 0xc0
 8005688:	d016      	beq.n	80056b8 <UART_SetConfig+0x208>
 800568a:	2bc0      	cmp	r3, #192	@ 0xc0
 800568c:	d818      	bhi.n	80056c0 <UART_SetConfig+0x210>
 800568e:	2b80      	cmp	r3, #128	@ 0x80
 8005690:	d00a      	beq.n	80056a8 <UART_SetConfig+0x1f8>
 8005692:	2b80      	cmp	r3, #128	@ 0x80
 8005694:	d814      	bhi.n	80056c0 <UART_SetConfig+0x210>
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <UART_SetConfig+0x1f0>
 800569a:	2b40      	cmp	r3, #64	@ 0x40
 800569c:	d008      	beq.n	80056b0 <UART_SetConfig+0x200>
 800569e:	e00f      	b.n	80056c0 <UART_SetConfig+0x210>
 80056a0:	2300      	movs	r3, #0
 80056a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056a6:	e082      	b.n	80057ae <UART_SetConfig+0x2fe>
 80056a8:	2302      	movs	r3, #2
 80056aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ae:	e07e      	b.n	80057ae <UART_SetConfig+0x2fe>
 80056b0:	2304      	movs	r3, #4
 80056b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056b6:	e07a      	b.n	80057ae <UART_SetConfig+0x2fe>
 80056b8:	2308      	movs	r3, #8
 80056ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056be:	e076      	b.n	80057ae <UART_SetConfig+0x2fe>
 80056c0:	2310      	movs	r3, #16
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056c6:	e072      	b.n	80057ae <UART_SetConfig+0x2fe>
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a35      	ldr	r2, [pc, #212]	@ (80057a4 <UART_SetConfig+0x2f4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d12a      	bne.n	8005728 <UART_SetConfig+0x278>
 80056d2:	4b30      	ldr	r3, [pc, #192]	@ (8005794 <UART_SetConfig+0x2e4>)
 80056d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056e0:	d01a      	beq.n	8005718 <UART_SetConfig+0x268>
 80056e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056e6:	d81b      	bhi.n	8005720 <UART_SetConfig+0x270>
 80056e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056ec:	d00c      	beq.n	8005708 <UART_SetConfig+0x258>
 80056ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056f2:	d815      	bhi.n	8005720 <UART_SetConfig+0x270>
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d003      	beq.n	8005700 <UART_SetConfig+0x250>
 80056f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fc:	d008      	beq.n	8005710 <UART_SetConfig+0x260>
 80056fe:	e00f      	b.n	8005720 <UART_SetConfig+0x270>
 8005700:	2300      	movs	r3, #0
 8005702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005706:	e052      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005708:	2302      	movs	r3, #2
 800570a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800570e:	e04e      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005710:	2304      	movs	r3, #4
 8005712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005716:	e04a      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005718:	2308      	movs	r3, #8
 800571a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571e:	e046      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005720:	2310      	movs	r3, #16
 8005722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005726:	e042      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a17      	ldr	r2, [pc, #92]	@ (800578c <UART_SetConfig+0x2dc>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d13a      	bne.n	80057a8 <UART_SetConfig+0x2f8>
 8005732:	4b18      	ldr	r3, [pc, #96]	@ (8005794 <UART_SetConfig+0x2e4>)
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005738:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800573c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005740:	d01a      	beq.n	8005778 <UART_SetConfig+0x2c8>
 8005742:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005746:	d81b      	bhi.n	8005780 <UART_SetConfig+0x2d0>
 8005748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800574c:	d00c      	beq.n	8005768 <UART_SetConfig+0x2b8>
 800574e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005752:	d815      	bhi.n	8005780 <UART_SetConfig+0x2d0>
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <UART_SetConfig+0x2b0>
 8005758:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800575c:	d008      	beq.n	8005770 <UART_SetConfig+0x2c0>
 800575e:	e00f      	b.n	8005780 <UART_SetConfig+0x2d0>
 8005760:	2300      	movs	r3, #0
 8005762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005766:	e022      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005768:	2302      	movs	r3, #2
 800576a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800576e:	e01e      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005770:	2304      	movs	r3, #4
 8005772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005776:	e01a      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005778:	2308      	movs	r3, #8
 800577a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800577e:	e016      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005780:	2310      	movs	r3, #16
 8005782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005786:	e012      	b.n	80057ae <UART_SetConfig+0x2fe>
 8005788:	cfff69f3 	.word	0xcfff69f3
 800578c:	40008000 	.word	0x40008000
 8005790:	40013800 	.word	0x40013800
 8005794:	40021000 	.word	0x40021000
 8005798:	40004400 	.word	0x40004400
 800579c:	40004800 	.word	0x40004800
 80057a0:	40004c00 	.word	0x40004c00
 80057a4:	40005000 	.word	0x40005000
 80057a8:	2310      	movs	r3, #16
 80057aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4aae      	ldr	r2, [pc, #696]	@ (8005a6c <UART_SetConfig+0x5bc>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	f040 8097 	bne.w	80058e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80057ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d823      	bhi.n	800580a <UART_SetConfig+0x35a>
 80057c2:	a201      	add	r2, pc, #4	@ (adr r2, 80057c8 <UART_SetConfig+0x318>)
 80057c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c8:	080057ed 	.word	0x080057ed
 80057cc:	0800580b 	.word	0x0800580b
 80057d0:	080057f5 	.word	0x080057f5
 80057d4:	0800580b 	.word	0x0800580b
 80057d8:	080057fb 	.word	0x080057fb
 80057dc:	0800580b 	.word	0x0800580b
 80057e0:	0800580b 	.word	0x0800580b
 80057e4:	0800580b 	.word	0x0800580b
 80057e8:	08005803 	.word	0x08005803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ec:	f7fd fd2a 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 80057f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057f2:	e010      	b.n	8005816 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057f4:	4b9e      	ldr	r3, [pc, #632]	@ (8005a70 <UART_SetConfig+0x5c0>)
 80057f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057f8:	e00d      	b.n	8005816 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057fa:	f7fd fc8b 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80057fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005800:	e009      	b.n	8005816 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005806:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005808:	e005      	b.n	8005816 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800580a:	2300      	movs	r3, #0
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005814:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 8130 	beq.w	8005a7e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005822:	4a94      	ldr	r2, [pc, #592]	@ (8005a74 <UART_SetConfig+0x5c4>)
 8005824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005828:	461a      	mov	r2, r3
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005830:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	685a      	ldr	r2, [r3, #4]
 8005836:	4613      	mov	r3, r2
 8005838:	005b      	lsls	r3, r3, #1
 800583a:	4413      	add	r3, r2
 800583c:	69ba      	ldr	r2, [r7, #24]
 800583e:	429a      	cmp	r2, r3
 8005840:	d305      	bcc.n	800584e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	429a      	cmp	r2, r3
 800584c:	d903      	bls.n	8005856 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005854:	e113      	b.n	8005a7e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	2200      	movs	r2, #0
 800585a:	60bb      	str	r3, [r7, #8]
 800585c:	60fa      	str	r2, [r7, #12]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005862:	4a84      	ldr	r2, [pc, #528]	@ (8005a74 <UART_SetConfig+0x5c4>)
 8005864:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005868:	b29b      	uxth	r3, r3
 800586a:	2200      	movs	r2, #0
 800586c:	603b      	str	r3, [r7, #0]
 800586e:	607a      	str	r2, [r7, #4]
 8005870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005874:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005878:	f7fa fd12 	bl	80002a0 <__aeabi_uldivmod>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	4610      	mov	r0, r2
 8005882:	4619      	mov	r1, r3
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	f04f 0300 	mov.w	r3, #0
 800588c:	020b      	lsls	r3, r1, #8
 800588e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005892:	0202      	lsls	r2, r0, #8
 8005894:	6979      	ldr	r1, [r7, #20]
 8005896:	6849      	ldr	r1, [r1, #4]
 8005898:	0849      	lsrs	r1, r1, #1
 800589a:	2000      	movs	r0, #0
 800589c:	460c      	mov	r4, r1
 800589e:	4605      	mov	r5, r0
 80058a0:	eb12 0804 	adds.w	r8, r2, r4
 80058a4:	eb43 0905 	adc.w	r9, r3, r5
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	469a      	mov	sl, r3
 80058b0:	4693      	mov	fp, r2
 80058b2:	4652      	mov	r2, sl
 80058b4:	465b      	mov	r3, fp
 80058b6:	4640      	mov	r0, r8
 80058b8:	4649      	mov	r1, r9
 80058ba:	f7fa fcf1 	bl	80002a0 <__aeabi_uldivmod>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4613      	mov	r3, r2
 80058c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058cc:	d308      	bcc.n	80058e0 <UART_SetConfig+0x430>
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058d4:	d204      	bcs.n	80058e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	6a3a      	ldr	r2, [r7, #32]
 80058dc:	60da      	str	r2, [r3, #12]
 80058de:	e0ce      	b.n	8005a7e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80058e6:	e0ca      	b.n	8005a7e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	69db      	ldr	r3, [r3, #28]
 80058ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058f0:	d166      	bne.n	80059c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80058f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d827      	bhi.n	800594a <UART_SetConfig+0x49a>
 80058fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005900 <UART_SetConfig+0x450>)
 80058fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005900:	08005925 	.word	0x08005925
 8005904:	0800592d 	.word	0x0800592d
 8005908:	08005935 	.word	0x08005935
 800590c:	0800594b 	.word	0x0800594b
 8005910:	0800593b 	.word	0x0800593b
 8005914:	0800594b 	.word	0x0800594b
 8005918:	0800594b 	.word	0x0800594b
 800591c:	0800594b 	.word	0x0800594b
 8005920:	08005943 	.word	0x08005943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005924:	f7fd fc8e 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8005928:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800592a:	e014      	b.n	8005956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800592c:	f7fd fca0 	bl	8003270 <HAL_RCC_GetPCLK2Freq>
 8005930:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005932:	e010      	b.n	8005956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005934:	4b4e      	ldr	r3, [pc, #312]	@ (8005a70 <UART_SetConfig+0x5c0>)
 8005936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005938:	e00d      	b.n	8005956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800593a:	f7fd fbeb 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 800593e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005940:	e009      	b.n	8005956 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005948:	e005      	b.n	8005956 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800594a:	2300      	movs	r3, #0
 800594c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005954:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8090 	beq.w	8005a7e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	4a44      	ldr	r2, [pc, #272]	@ (8005a74 <UART_SetConfig+0x5c4>)
 8005964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005968:	461a      	mov	r2, r3
 800596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005970:	005a      	lsls	r2, r3, #1
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	085b      	lsrs	r3, r3, #1
 8005978:	441a      	add	r2, r3
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005982:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	2b0f      	cmp	r3, #15
 8005988:	d916      	bls.n	80059b8 <UART_SetConfig+0x508>
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005990:	d212      	bcs.n	80059b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	b29b      	uxth	r3, r3
 8005996:	f023 030f 	bic.w	r3, r3, #15
 800599a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	f003 0307 	and.w	r3, r3, #7
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	8bfb      	ldrh	r3, [r7, #30]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	8bfa      	ldrh	r2, [r7, #30]
 80059b4:	60da      	str	r2, [r3, #12]
 80059b6:	e062      	b.n	8005a7e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059be:	e05e      	b.n	8005a7e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80059c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d828      	bhi.n	8005a1a <UART_SetConfig+0x56a>
 80059c8:	a201      	add	r2, pc, #4	@ (adr r2, 80059d0 <UART_SetConfig+0x520>)
 80059ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ce:	bf00      	nop
 80059d0:	080059f5 	.word	0x080059f5
 80059d4:	080059fd 	.word	0x080059fd
 80059d8:	08005a05 	.word	0x08005a05
 80059dc:	08005a1b 	.word	0x08005a1b
 80059e0:	08005a0b 	.word	0x08005a0b
 80059e4:	08005a1b 	.word	0x08005a1b
 80059e8:	08005a1b 	.word	0x08005a1b
 80059ec:	08005a1b 	.word	0x08005a1b
 80059f0:	08005a13 	.word	0x08005a13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059f4:	f7fd fc26 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 80059f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059fa:	e014      	b.n	8005a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059fc:	f7fd fc38 	bl	8003270 <HAL_RCC_GetPCLK2Freq>
 8005a00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a02:	e010      	b.n	8005a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a04:	4b1a      	ldr	r3, [pc, #104]	@ (8005a70 <UART_SetConfig+0x5c0>)
 8005a06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a08:	e00d      	b.n	8005a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a0a:	f7fd fb83 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8005a0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a10:	e009      	b.n	8005a26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a18:	e005      	b.n	8005a26 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a24:	bf00      	nop
    }

    if (pclk != 0U)
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d028      	beq.n	8005a7e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a30:	4a10      	ldr	r2, [pc, #64]	@ (8005a74 <UART_SetConfig+0x5c4>)
 8005a32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a36:	461a      	mov	r2, r3
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	085b      	lsrs	r3, r3, #1
 8005a44:	441a      	add	r2, r3
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a50:	6a3b      	ldr	r3, [r7, #32]
 8005a52:	2b0f      	cmp	r3, #15
 8005a54:	d910      	bls.n	8005a78 <UART_SetConfig+0x5c8>
 8005a56:	6a3b      	ldr	r3, [r7, #32]
 8005a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a5c:	d20c      	bcs.n	8005a78 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	60da      	str	r2, [r3, #12]
 8005a68:	e009      	b.n	8005a7e <UART_SetConfig+0x5ce>
 8005a6a:	bf00      	nop
 8005a6c:	40008000 	.word	0x40008000
 8005a70:	00f42400 	.word	0x00f42400
 8005a74:	08008b34 	.word	0x08008b34
      }
      else
      {
        ret = HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2200      	movs	r2, #0
 8005a92:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	2200      	movs	r2, #0
 8005a98:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a9a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3730      	adds	r7, #48	@ 0x30
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005aa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00a      	beq.n	8005ad2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00a      	beq.n	8005af4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00a      	beq.n	8005b16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1a:	f003 0304 	and.w	r3, r3, #4
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00a      	beq.n	8005b38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	430a      	orrs	r2, r1
 8005b36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3c:	f003 0310 	and.w	r3, r3, #16
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00a      	beq.n	8005b5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5e:	f003 0320 	and.w	r3, r3, #32
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d01a      	beq.n	8005bbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ba6:	d10a      	bne.n	8005bbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	605a      	str	r2, [r3, #4]
  }
}
 8005be0:	bf00      	nop
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b098      	sub	sp, #96	@ 0x60
 8005bf0:	af02      	add	r7, sp, #8
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005bfc:	f7fb ff26 	bl	8001a4c <HAL_GetTick>
 8005c00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b08      	cmp	r3, #8
 8005c0e:	d12f      	bne.n	8005c70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f88e 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d022      	beq.n	8005c70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c32:	e853 3f00 	ldrex	r3, [r3]
 8005c36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	461a      	mov	r2, r3
 8005c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c50:	e841 2300 	strex	r3, r2, [r1]
 8005c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1e6      	bne.n	8005c2a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e063      	b.n	8005d38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0304 	and.w	r3, r3, #4
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d149      	bne.n	8005d12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c7e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c86:	2200      	movs	r2, #0
 8005c88:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f857 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d03c      	beq.n	8005d12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	e853 3f00 	ldrex	r3, [r3]
 8005ca4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cbe:	e841 2300 	strex	r3, r2, [r1]
 8005cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1e6      	bne.n	8005c98 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3308      	adds	r3, #8
 8005cd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	e853 3f00 	ldrex	r3, [r3]
 8005cd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f023 0301 	bic.w	r3, r3, #1
 8005ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cea:	61fa      	str	r2, [r7, #28]
 8005cec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	69b9      	ldr	r1, [r7, #24]
 8005cf0:	69fa      	ldr	r2, [r7, #28]
 8005cf2:	e841 2300 	strex	r3, r2, [r1]
 8005cf6:	617b      	str	r3, [r7, #20]
   return(result);
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1e5      	bne.n	8005cca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2220      	movs	r2, #32
 8005d02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e012      	b.n	8005d38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2220      	movs	r2, #32
 8005d16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3758      	adds	r7, #88	@ 0x58
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d50:	e04f      	b.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d58:	d04b      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d5a:	f7fb fe77 	bl	8001a4c <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	69ba      	ldr	r2, [r7, #24]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d302      	bcc.n	8005d70 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d101      	bne.n	8005d74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e04e      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0304 	and.w	r3, r3, #4
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d037      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b80      	cmp	r3, #128	@ 0x80
 8005d86:	d034      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2b40      	cmp	r3, #64	@ 0x40
 8005d8c:	d031      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b08      	cmp	r3, #8
 8005d9a:	d110      	bne.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2208      	movs	r2, #8
 8005da2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 f838 	bl	8005e1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2208      	movs	r2, #8
 8005dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e029      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005dc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005dcc:	d111      	bne.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005dd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 f81e 	bl	8005e1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2220      	movs	r2, #32
 8005de2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e00f      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	69da      	ldr	r2, [r3, #28]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	bf0c      	ite	eq
 8005e02:	2301      	moveq	r3, #1
 8005e04:	2300      	movne	r3, #0
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	461a      	mov	r2, r3
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d0a0      	beq.n	8005d52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b095      	sub	sp, #84	@ 0x54
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e40:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e42:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e6      	bne.n	8005e22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3308      	adds	r3, #8
 8005e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	e853 3f00 	ldrex	r3, [r3]
 8005e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e6a:	f023 0301 	bic.w	r3, r3, #1
 8005e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3308      	adds	r3, #8
 8005e76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e80:	e841 2300 	strex	r3, r2, [r1]
 8005e84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1e3      	bne.n	8005e54 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d118      	bne.n	8005ec6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	e853 3f00 	ldrex	r3, [r3]
 8005ea0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	f023 0310 	bic.w	r3, r3, #16
 8005ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	461a      	mov	r2, r3
 8005eb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eb2:	61bb      	str	r3, [r7, #24]
 8005eb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb6:	6979      	ldr	r1, [r7, #20]
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	e841 2300 	strex	r3, r2, [r1]
 8005ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d1e6      	bne.n	8005e94 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005eda:	bf00      	nop
 8005edc:	3754      	adds	r7, #84	@ 0x54
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b085      	sub	sp, #20
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d101      	bne.n	8005efc <HAL_UARTEx_DisableFifoMode+0x16>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e027      	b.n	8005f4c <HAL_UARTEx_DisableFifoMode+0x66>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2224      	movs	r2, #36	@ 0x24
 8005f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0201 	bic.w	r2, r2, #1
 8005f22:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005f2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e02d      	b.n	8005fcc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2224      	movs	r2, #36	@ 0x24
 8005f7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 0201 	bic.w	r2, r2, #1
 8005f96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f84f 	bl	8006050 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d101      	bne.n	8005fec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005fe8:	2302      	movs	r3, #2
 8005fea:	e02d      	b.n	8006048 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2224      	movs	r2, #36	@ 0x24
 8005ff8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0201 	bic.w	r2, r2, #1
 8006012:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f811 	bl	8006050 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2220      	movs	r2, #32
 800603a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800605c:	2b00      	cmp	r3, #0
 800605e:	d108      	bne.n	8006072 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006070:	e031      	b.n	80060d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006072:	2308      	movs	r3, #8
 8006074:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006076:	2308      	movs	r3, #8
 8006078:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	0e5b      	lsrs	r3, r3, #25
 8006082:	b2db      	uxtb	r3, r3
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	0f5b      	lsrs	r3, r3, #29
 8006092:	b2db      	uxtb	r3, r3
 8006094:	f003 0307 	and.w	r3, r3, #7
 8006098:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800609a:	7bbb      	ldrb	r3, [r7, #14]
 800609c:	7b3a      	ldrb	r2, [r7, #12]
 800609e:	4911      	ldr	r1, [pc, #68]	@ (80060e4 <UARTEx_SetNbDataToProcess+0x94>)
 80060a0:	5c8a      	ldrb	r2, [r1, r2]
 80060a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80060a6:	7b3a      	ldrb	r2, [r7, #12]
 80060a8:	490f      	ldr	r1, [pc, #60]	@ (80060e8 <UARTEx_SetNbDataToProcess+0x98>)
 80060aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80060ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
 80060ba:	7b7a      	ldrb	r2, [r7, #13]
 80060bc:	4909      	ldr	r1, [pc, #36]	@ (80060e4 <UARTEx_SetNbDataToProcess+0x94>)
 80060be:	5c8a      	ldrb	r2, [r1, r2]
 80060c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80060c4:	7b7a      	ldrb	r2, [r7, #13]
 80060c6:	4908      	ldr	r1, [pc, #32]	@ (80060e8 <UARTEx_SetNbDataToProcess+0x98>)
 80060c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80060d6:	bf00      	nop
 80060d8:	3714      	adds	r7, #20
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	08008b4c 	.word	0x08008b4c
 80060e8:	08008b54 	.word	0x08008b54

080060ec <malloc>:
 80060ec:	4b02      	ldr	r3, [pc, #8]	@ (80060f8 <malloc+0xc>)
 80060ee:	4601      	mov	r1, r0
 80060f0:	6818      	ldr	r0, [r3, #0]
 80060f2:	f000 b825 	b.w	8006140 <_malloc_r>
 80060f6:	bf00      	nop
 80060f8:	20040018 	.word	0x20040018

080060fc <sbrk_aligned>:
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	4e0f      	ldr	r6, [pc, #60]	@ (800613c <sbrk_aligned+0x40>)
 8006100:	460c      	mov	r4, r1
 8006102:	6831      	ldr	r1, [r6, #0]
 8006104:	4605      	mov	r5, r0
 8006106:	b911      	cbnz	r1, 800610e <sbrk_aligned+0x12>
 8006108:	f000 faec 	bl	80066e4 <_sbrk_r>
 800610c:	6030      	str	r0, [r6, #0]
 800610e:	4621      	mov	r1, r4
 8006110:	4628      	mov	r0, r5
 8006112:	f000 fae7 	bl	80066e4 <_sbrk_r>
 8006116:	1c43      	adds	r3, r0, #1
 8006118:	d103      	bne.n	8006122 <sbrk_aligned+0x26>
 800611a:	f04f 34ff 	mov.w	r4, #4294967295
 800611e:	4620      	mov	r0, r4
 8006120:	bd70      	pop	{r4, r5, r6, pc}
 8006122:	1cc4      	adds	r4, r0, #3
 8006124:	f024 0403 	bic.w	r4, r4, #3
 8006128:	42a0      	cmp	r0, r4
 800612a:	d0f8      	beq.n	800611e <sbrk_aligned+0x22>
 800612c:	1a21      	subs	r1, r4, r0
 800612e:	4628      	mov	r0, r5
 8006130:	f000 fad8 	bl	80066e4 <_sbrk_r>
 8006134:	3001      	adds	r0, #1
 8006136:	d1f2      	bne.n	800611e <sbrk_aligned+0x22>
 8006138:	e7ef      	b.n	800611a <sbrk_aligned+0x1e>
 800613a:	bf00      	nop
 800613c:	20040274 	.word	0x20040274

08006140 <_malloc_r>:
 8006140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006144:	1ccd      	adds	r5, r1, #3
 8006146:	f025 0503 	bic.w	r5, r5, #3
 800614a:	3508      	adds	r5, #8
 800614c:	2d0c      	cmp	r5, #12
 800614e:	bf38      	it	cc
 8006150:	250c      	movcc	r5, #12
 8006152:	2d00      	cmp	r5, #0
 8006154:	4606      	mov	r6, r0
 8006156:	db01      	blt.n	800615c <_malloc_r+0x1c>
 8006158:	42a9      	cmp	r1, r5
 800615a:	d904      	bls.n	8006166 <_malloc_r+0x26>
 800615c:	230c      	movs	r3, #12
 800615e:	6033      	str	r3, [r6, #0]
 8006160:	2000      	movs	r0, #0
 8006162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006166:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800623c <_malloc_r+0xfc>
 800616a:	f000 f869 	bl	8006240 <__malloc_lock>
 800616e:	f8d8 3000 	ldr.w	r3, [r8]
 8006172:	461c      	mov	r4, r3
 8006174:	bb44      	cbnz	r4, 80061c8 <_malloc_r+0x88>
 8006176:	4629      	mov	r1, r5
 8006178:	4630      	mov	r0, r6
 800617a:	f7ff ffbf 	bl	80060fc <sbrk_aligned>
 800617e:	1c43      	adds	r3, r0, #1
 8006180:	4604      	mov	r4, r0
 8006182:	d158      	bne.n	8006236 <_malloc_r+0xf6>
 8006184:	f8d8 4000 	ldr.w	r4, [r8]
 8006188:	4627      	mov	r7, r4
 800618a:	2f00      	cmp	r7, #0
 800618c:	d143      	bne.n	8006216 <_malloc_r+0xd6>
 800618e:	2c00      	cmp	r4, #0
 8006190:	d04b      	beq.n	800622a <_malloc_r+0xea>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	4639      	mov	r1, r7
 8006196:	4630      	mov	r0, r6
 8006198:	eb04 0903 	add.w	r9, r4, r3
 800619c:	f000 faa2 	bl	80066e4 <_sbrk_r>
 80061a0:	4581      	cmp	r9, r0
 80061a2:	d142      	bne.n	800622a <_malloc_r+0xea>
 80061a4:	6821      	ldr	r1, [r4, #0]
 80061a6:	1a6d      	subs	r5, r5, r1
 80061a8:	4629      	mov	r1, r5
 80061aa:	4630      	mov	r0, r6
 80061ac:	f7ff ffa6 	bl	80060fc <sbrk_aligned>
 80061b0:	3001      	adds	r0, #1
 80061b2:	d03a      	beq.n	800622a <_malloc_r+0xea>
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	442b      	add	r3, r5
 80061b8:	6023      	str	r3, [r4, #0]
 80061ba:	f8d8 3000 	ldr.w	r3, [r8]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	bb62      	cbnz	r2, 800621c <_malloc_r+0xdc>
 80061c2:	f8c8 7000 	str.w	r7, [r8]
 80061c6:	e00f      	b.n	80061e8 <_malloc_r+0xa8>
 80061c8:	6822      	ldr	r2, [r4, #0]
 80061ca:	1b52      	subs	r2, r2, r5
 80061cc:	d420      	bmi.n	8006210 <_malloc_r+0xd0>
 80061ce:	2a0b      	cmp	r2, #11
 80061d0:	d917      	bls.n	8006202 <_malloc_r+0xc2>
 80061d2:	1961      	adds	r1, r4, r5
 80061d4:	42a3      	cmp	r3, r4
 80061d6:	6025      	str	r5, [r4, #0]
 80061d8:	bf18      	it	ne
 80061da:	6059      	strne	r1, [r3, #4]
 80061dc:	6863      	ldr	r3, [r4, #4]
 80061de:	bf08      	it	eq
 80061e0:	f8c8 1000 	streq.w	r1, [r8]
 80061e4:	5162      	str	r2, [r4, r5]
 80061e6:	604b      	str	r3, [r1, #4]
 80061e8:	4630      	mov	r0, r6
 80061ea:	f000 f82f 	bl	800624c <__malloc_unlock>
 80061ee:	f104 000b 	add.w	r0, r4, #11
 80061f2:	1d23      	adds	r3, r4, #4
 80061f4:	f020 0007 	bic.w	r0, r0, #7
 80061f8:	1ac2      	subs	r2, r0, r3
 80061fa:	bf1c      	itt	ne
 80061fc:	1a1b      	subne	r3, r3, r0
 80061fe:	50a3      	strne	r3, [r4, r2]
 8006200:	e7af      	b.n	8006162 <_malloc_r+0x22>
 8006202:	6862      	ldr	r2, [r4, #4]
 8006204:	42a3      	cmp	r3, r4
 8006206:	bf0c      	ite	eq
 8006208:	f8c8 2000 	streq.w	r2, [r8]
 800620c:	605a      	strne	r2, [r3, #4]
 800620e:	e7eb      	b.n	80061e8 <_malloc_r+0xa8>
 8006210:	4623      	mov	r3, r4
 8006212:	6864      	ldr	r4, [r4, #4]
 8006214:	e7ae      	b.n	8006174 <_malloc_r+0x34>
 8006216:	463c      	mov	r4, r7
 8006218:	687f      	ldr	r7, [r7, #4]
 800621a:	e7b6      	b.n	800618a <_malloc_r+0x4a>
 800621c:	461a      	mov	r2, r3
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	42a3      	cmp	r3, r4
 8006222:	d1fb      	bne.n	800621c <_malloc_r+0xdc>
 8006224:	2300      	movs	r3, #0
 8006226:	6053      	str	r3, [r2, #4]
 8006228:	e7de      	b.n	80061e8 <_malloc_r+0xa8>
 800622a:	230c      	movs	r3, #12
 800622c:	6033      	str	r3, [r6, #0]
 800622e:	4630      	mov	r0, r6
 8006230:	f000 f80c 	bl	800624c <__malloc_unlock>
 8006234:	e794      	b.n	8006160 <_malloc_r+0x20>
 8006236:	6005      	str	r5, [r0, #0]
 8006238:	e7d6      	b.n	80061e8 <_malloc_r+0xa8>
 800623a:	bf00      	nop
 800623c:	20040278 	.word	0x20040278

08006240 <__malloc_lock>:
 8006240:	4801      	ldr	r0, [pc, #4]	@ (8006248 <__malloc_lock+0x8>)
 8006242:	f000 ba9c 	b.w	800677e <__retarget_lock_acquire_recursive>
 8006246:	bf00      	nop
 8006248:	200403bc 	.word	0x200403bc

0800624c <__malloc_unlock>:
 800624c:	4801      	ldr	r0, [pc, #4]	@ (8006254 <__malloc_unlock+0x8>)
 800624e:	f000 ba97 	b.w	8006780 <__retarget_lock_release_recursive>
 8006252:	bf00      	nop
 8006254:	200403bc 	.word	0x200403bc

08006258 <std>:
 8006258:	2300      	movs	r3, #0
 800625a:	b510      	push	{r4, lr}
 800625c:	4604      	mov	r4, r0
 800625e:	e9c0 3300 	strd	r3, r3, [r0]
 8006262:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006266:	6083      	str	r3, [r0, #8]
 8006268:	8181      	strh	r1, [r0, #12]
 800626a:	6643      	str	r3, [r0, #100]	@ 0x64
 800626c:	81c2      	strh	r2, [r0, #14]
 800626e:	6183      	str	r3, [r0, #24]
 8006270:	4619      	mov	r1, r3
 8006272:	2208      	movs	r2, #8
 8006274:	305c      	adds	r0, #92	@ 0x5c
 8006276:	f000 f9f9 	bl	800666c <memset>
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <std+0x58>)
 800627c:	6263      	str	r3, [r4, #36]	@ 0x24
 800627e:	4b0d      	ldr	r3, [pc, #52]	@ (80062b4 <std+0x5c>)
 8006280:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006282:	4b0d      	ldr	r3, [pc, #52]	@ (80062b8 <std+0x60>)
 8006284:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006286:	4b0d      	ldr	r3, [pc, #52]	@ (80062bc <std+0x64>)
 8006288:	6323      	str	r3, [r4, #48]	@ 0x30
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <std+0x68>)
 800628c:	6224      	str	r4, [r4, #32]
 800628e:	429c      	cmp	r4, r3
 8006290:	d006      	beq.n	80062a0 <std+0x48>
 8006292:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006296:	4294      	cmp	r4, r2
 8006298:	d002      	beq.n	80062a0 <std+0x48>
 800629a:	33d0      	adds	r3, #208	@ 0xd0
 800629c:	429c      	cmp	r4, r3
 800629e:	d105      	bne.n	80062ac <std+0x54>
 80062a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80062a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a8:	f000 ba68 	b.w	800677c <__retarget_lock_init_recursive>
 80062ac:	bd10      	pop	{r4, pc}
 80062ae:	bf00      	nop
 80062b0:	080064bd 	.word	0x080064bd
 80062b4:	080064df 	.word	0x080064df
 80062b8:	08006517 	.word	0x08006517
 80062bc:	0800653b 	.word	0x0800653b
 80062c0:	2004027c 	.word	0x2004027c

080062c4 <stdio_exit_handler>:
 80062c4:	4a02      	ldr	r2, [pc, #8]	@ (80062d0 <stdio_exit_handler+0xc>)
 80062c6:	4903      	ldr	r1, [pc, #12]	@ (80062d4 <stdio_exit_handler+0x10>)
 80062c8:	4803      	ldr	r0, [pc, #12]	@ (80062d8 <stdio_exit_handler+0x14>)
 80062ca:	f000 b869 	b.w	80063a0 <_fwalk_sglue>
 80062ce:	bf00      	nop
 80062d0:	2004000c 	.word	0x2004000c
 80062d4:	08006ed9 	.word	0x08006ed9
 80062d8:	2004001c 	.word	0x2004001c

080062dc <cleanup_stdio>:
 80062dc:	6841      	ldr	r1, [r0, #4]
 80062de:	4b0c      	ldr	r3, [pc, #48]	@ (8006310 <cleanup_stdio+0x34>)
 80062e0:	4299      	cmp	r1, r3
 80062e2:	b510      	push	{r4, lr}
 80062e4:	4604      	mov	r4, r0
 80062e6:	d001      	beq.n	80062ec <cleanup_stdio+0x10>
 80062e8:	f000 fdf6 	bl	8006ed8 <_fflush_r>
 80062ec:	68a1      	ldr	r1, [r4, #8]
 80062ee:	4b09      	ldr	r3, [pc, #36]	@ (8006314 <cleanup_stdio+0x38>)
 80062f0:	4299      	cmp	r1, r3
 80062f2:	d002      	beq.n	80062fa <cleanup_stdio+0x1e>
 80062f4:	4620      	mov	r0, r4
 80062f6:	f000 fdef 	bl	8006ed8 <_fflush_r>
 80062fa:	68e1      	ldr	r1, [r4, #12]
 80062fc:	4b06      	ldr	r3, [pc, #24]	@ (8006318 <cleanup_stdio+0x3c>)
 80062fe:	4299      	cmp	r1, r3
 8006300:	d004      	beq.n	800630c <cleanup_stdio+0x30>
 8006302:	4620      	mov	r0, r4
 8006304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006308:	f000 bde6 	b.w	8006ed8 <_fflush_r>
 800630c:	bd10      	pop	{r4, pc}
 800630e:	bf00      	nop
 8006310:	2004027c 	.word	0x2004027c
 8006314:	200402e4 	.word	0x200402e4
 8006318:	2004034c 	.word	0x2004034c

0800631c <global_stdio_init.part.0>:
 800631c:	b510      	push	{r4, lr}
 800631e:	4b0b      	ldr	r3, [pc, #44]	@ (800634c <global_stdio_init.part.0+0x30>)
 8006320:	4c0b      	ldr	r4, [pc, #44]	@ (8006350 <global_stdio_init.part.0+0x34>)
 8006322:	4a0c      	ldr	r2, [pc, #48]	@ (8006354 <global_stdio_init.part.0+0x38>)
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	4620      	mov	r0, r4
 8006328:	2200      	movs	r2, #0
 800632a:	2104      	movs	r1, #4
 800632c:	f7ff ff94 	bl	8006258 <std>
 8006330:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006334:	2201      	movs	r2, #1
 8006336:	2109      	movs	r1, #9
 8006338:	f7ff ff8e 	bl	8006258 <std>
 800633c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006340:	2202      	movs	r2, #2
 8006342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006346:	2112      	movs	r1, #18
 8006348:	f7ff bf86 	b.w	8006258 <std>
 800634c:	200403b4 	.word	0x200403b4
 8006350:	2004027c 	.word	0x2004027c
 8006354:	080062c5 	.word	0x080062c5

08006358 <__sfp_lock_acquire>:
 8006358:	4801      	ldr	r0, [pc, #4]	@ (8006360 <__sfp_lock_acquire+0x8>)
 800635a:	f000 ba10 	b.w	800677e <__retarget_lock_acquire_recursive>
 800635e:	bf00      	nop
 8006360:	200403bd 	.word	0x200403bd

08006364 <__sfp_lock_release>:
 8006364:	4801      	ldr	r0, [pc, #4]	@ (800636c <__sfp_lock_release+0x8>)
 8006366:	f000 ba0b 	b.w	8006780 <__retarget_lock_release_recursive>
 800636a:	bf00      	nop
 800636c:	200403bd 	.word	0x200403bd

08006370 <__sinit>:
 8006370:	b510      	push	{r4, lr}
 8006372:	4604      	mov	r4, r0
 8006374:	f7ff fff0 	bl	8006358 <__sfp_lock_acquire>
 8006378:	6a23      	ldr	r3, [r4, #32]
 800637a:	b11b      	cbz	r3, 8006384 <__sinit+0x14>
 800637c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006380:	f7ff bff0 	b.w	8006364 <__sfp_lock_release>
 8006384:	4b04      	ldr	r3, [pc, #16]	@ (8006398 <__sinit+0x28>)
 8006386:	6223      	str	r3, [r4, #32]
 8006388:	4b04      	ldr	r3, [pc, #16]	@ (800639c <__sinit+0x2c>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1f5      	bne.n	800637c <__sinit+0xc>
 8006390:	f7ff ffc4 	bl	800631c <global_stdio_init.part.0>
 8006394:	e7f2      	b.n	800637c <__sinit+0xc>
 8006396:	bf00      	nop
 8006398:	080062dd 	.word	0x080062dd
 800639c:	200403b4 	.word	0x200403b4

080063a0 <_fwalk_sglue>:
 80063a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063a4:	4607      	mov	r7, r0
 80063a6:	4688      	mov	r8, r1
 80063a8:	4614      	mov	r4, r2
 80063aa:	2600      	movs	r6, #0
 80063ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063b0:	f1b9 0901 	subs.w	r9, r9, #1
 80063b4:	d505      	bpl.n	80063c2 <_fwalk_sglue+0x22>
 80063b6:	6824      	ldr	r4, [r4, #0]
 80063b8:	2c00      	cmp	r4, #0
 80063ba:	d1f7      	bne.n	80063ac <_fwalk_sglue+0xc>
 80063bc:	4630      	mov	r0, r6
 80063be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063c2:	89ab      	ldrh	r3, [r5, #12]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d907      	bls.n	80063d8 <_fwalk_sglue+0x38>
 80063c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063cc:	3301      	adds	r3, #1
 80063ce:	d003      	beq.n	80063d8 <_fwalk_sglue+0x38>
 80063d0:	4629      	mov	r1, r5
 80063d2:	4638      	mov	r0, r7
 80063d4:	47c0      	blx	r8
 80063d6:	4306      	orrs	r6, r0
 80063d8:	3568      	adds	r5, #104	@ 0x68
 80063da:	e7e9      	b.n	80063b0 <_fwalk_sglue+0x10>

080063dc <iprintf>:
 80063dc:	b40f      	push	{r0, r1, r2, r3}
 80063de:	b507      	push	{r0, r1, r2, lr}
 80063e0:	4906      	ldr	r1, [pc, #24]	@ (80063fc <iprintf+0x20>)
 80063e2:	ab04      	add	r3, sp, #16
 80063e4:	6808      	ldr	r0, [r1, #0]
 80063e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80063ea:	6881      	ldr	r1, [r0, #8]
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	f000 fa4b 	bl	8006888 <_vfiprintf_r>
 80063f2:	b003      	add	sp, #12
 80063f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80063f8:	b004      	add	sp, #16
 80063fa:	4770      	bx	lr
 80063fc:	20040018 	.word	0x20040018

08006400 <_puts_r>:
 8006400:	6a03      	ldr	r3, [r0, #32]
 8006402:	b570      	push	{r4, r5, r6, lr}
 8006404:	6884      	ldr	r4, [r0, #8]
 8006406:	4605      	mov	r5, r0
 8006408:	460e      	mov	r6, r1
 800640a:	b90b      	cbnz	r3, 8006410 <_puts_r+0x10>
 800640c:	f7ff ffb0 	bl	8006370 <__sinit>
 8006410:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006412:	07db      	lsls	r3, r3, #31
 8006414:	d405      	bmi.n	8006422 <_puts_r+0x22>
 8006416:	89a3      	ldrh	r3, [r4, #12]
 8006418:	0598      	lsls	r0, r3, #22
 800641a:	d402      	bmi.n	8006422 <_puts_r+0x22>
 800641c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800641e:	f000 f9ae 	bl	800677e <__retarget_lock_acquire_recursive>
 8006422:	89a3      	ldrh	r3, [r4, #12]
 8006424:	0719      	lsls	r1, r3, #28
 8006426:	d502      	bpl.n	800642e <_puts_r+0x2e>
 8006428:	6923      	ldr	r3, [r4, #16]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d135      	bne.n	800649a <_puts_r+0x9a>
 800642e:	4621      	mov	r1, r4
 8006430:	4628      	mov	r0, r5
 8006432:	f000 f8c5 	bl	80065c0 <__swsetup_r>
 8006436:	b380      	cbz	r0, 800649a <_puts_r+0x9a>
 8006438:	f04f 35ff 	mov.w	r5, #4294967295
 800643c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800643e:	07da      	lsls	r2, r3, #31
 8006440:	d405      	bmi.n	800644e <_puts_r+0x4e>
 8006442:	89a3      	ldrh	r3, [r4, #12]
 8006444:	059b      	lsls	r3, r3, #22
 8006446:	d402      	bmi.n	800644e <_puts_r+0x4e>
 8006448:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800644a:	f000 f999 	bl	8006780 <__retarget_lock_release_recursive>
 800644e:	4628      	mov	r0, r5
 8006450:	bd70      	pop	{r4, r5, r6, pc}
 8006452:	2b00      	cmp	r3, #0
 8006454:	da04      	bge.n	8006460 <_puts_r+0x60>
 8006456:	69a2      	ldr	r2, [r4, #24]
 8006458:	429a      	cmp	r2, r3
 800645a:	dc17      	bgt.n	800648c <_puts_r+0x8c>
 800645c:	290a      	cmp	r1, #10
 800645e:	d015      	beq.n	800648c <_puts_r+0x8c>
 8006460:	6823      	ldr	r3, [r4, #0]
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	6022      	str	r2, [r4, #0]
 8006466:	7019      	strb	r1, [r3, #0]
 8006468:	68a3      	ldr	r3, [r4, #8]
 800646a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800646e:	3b01      	subs	r3, #1
 8006470:	60a3      	str	r3, [r4, #8]
 8006472:	2900      	cmp	r1, #0
 8006474:	d1ed      	bne.n	8006452 <_puts_r+0x52>
 8006476:	2b00      	cmp	r3, #0
 8006478:	da11      	bge.n	800649e <_puts_r+0x9e>
 800647a:	4622      	mov	r2, r4
 800647c:	210a      	movs	r1, #10
 800647e:	4628      	mov	r0, r5
 8006480:	f000 f85f 	bl	8006542 <__swbuf_r>
 8006484:	3001      	adds	r0, #1
 8006486:	d0d7      	beq.n	8006438 <_puts_r+0x38>
 8006488:	250a      	movs	r5, #10
 800648a:	e7d7      	b.n	800643c <_puts_r+0x3c>
 800648c:	4622      	mov	r2, r4
 800648e:	4628      	mov	r0, r5
 8006490:	f000 f857 	bl	8006542 <__swbuf_r>
 8006494:	3001      	adds	r0, #1
 8006496:	d1e7      	bne.n	8006468 <_puts_r+0x68>
 8006498:	e7ce      	b.n	8006438 <_puts_r+0x38>
 800649a:	3e01      	subs	r6, #1
 800649c:	e7e4      	b.n	8006468 <_puts_r+0x68>
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	6022      	str	r2, [r4, #0]
 80064a4:	220a      	movs	r2, #10
 80064a6:	701a      	strb	r2, [r3, #0]
 80064a8:	e7ee      	b.n	8006488 <_puts_r+0x88>
	...

080064ac <puts>:
 80064ac:	4b02      	ldr	r3, [pc, #8]	@ (80064b8 <puts+0xc>)
 80064ae:	4601      	mov	r1, r0
 80064b0:	6818      	ldr	r0, [r3, #0]
 80064b2:	f7ff bfa5 	b.w	8006400 <_puts_r>
 80064b6:	bf00      	nop
 80064b8:	20040018 	.word	0x20040018

080064bc <__sread>:
 80064bc:	b510      	push	{r4, lr}
 80064be:	460c      	mov	r4, r1
 80064c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064c4:	f000 f8fc 	bl	80066c0 <_read_r>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	bfab      	itete	ge
 80064cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064ce:	89a3      	ldrhlt	r3, [r4, #12]
 80064d0:	181b      	addge	r3, r3, r0
 80064d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064d6:	bfac      	ite	ge
 80064d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064da:	81a3      	strhlt	r3, [r4, #12]
 80064dc:	bd10      	pop	{r4, pc}

080064de <__swrite>:
 80064de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064e2:	461f      	mov	r7, r3
 80064e4:	898b      	ldrh	r3, [r1, #12]
 80064e6:	05db      	lsls	r3, r3, #23
 80064e8:	4605      	mov	r5, r0
 80064ea:	460c      	mov	r4, r1
 80064ec:	4616      	mov	r6, r2
 80064ee:	d505      	bpl.n	80064fc <__swrite+0x1e>
 80064f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f4:	2302      	movs	r3, #2
 80064f6:	2200      	movs	r2, #0
 80064f8:	f000 f8d0 	bl	800669c <_lseek_r>
 80064fc:	89a3      	ldrh	r3, [r4, #12]
 80064fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006502:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006506:	81a3      	strh	r3, [r4, #12]
 8006508:	4632      	mov	r2, r6
 800650a:	463b      	mov	r3, r7
 800650c:	4628      	mov	r0, r5
 800650e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006512:	f000 b8f7 	b.w	8006704 <_write_r>

08006516 <__sseek>:
 8006516:	b510      	push	{r4, lr}
 8006518:	460c      	mov	r4, r1
 800651a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800651e:	f000 f8bd 	bl	800669c <_lseek_r>
 8006522:	1c43      	adds	r3, r0, #1
 8006524:	89a3      	ldrh	r3, [r4, #12]
 8006526:	bf15      	itete	ne
 8006528:	6560      	strne	r0, [r4, #84]	@ 0x54
 800652a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800652e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006532:	81a3      	strheq	r3, [r4, #12]
 8006534:	bf18      	it	ne
 8006536:	81a3      	strhne	r3, [r4, #12]
 8006538:	bd10      	pop	{r4, pc}

0800653a <__sclose>:
 800653a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800653e:	f000 b89d 	b.w	800667c <_close_r>

08006542 <__swbuf_r>:
 8006542:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006544:	460e      	mov	r6, r1
 8006546:	4614      	mov	r4, r2
 8006548:	4605      	mov	r5, r0
 800654a:	b118      	cbz	r0, 8006554 <__swbuf_r+0x12>
 800654c:	6a03      	ldr	r3, [r0, #32]
 800654e:	b90b      	cbnz	r3, 8006554 <__swbuf_r+0x12>
 8006550:	f7ff ff0e 	bl	8006370 <__sinit>
 8006554:	69a3      	ldr	r3, [r4, #24]
 8006556:	60a3      	str	r3, [r4, #8]
 8006558:	89a3      	ldrh	r3, [r4, #12]
 800655a:	071a      	lsls	r2, r3, #28
 800655c:	d501      	bpl.n	8006562 <__swbuf_r+0x20>
 800655e:	6923      	ldr	r3, [r4, #16]
 8006560:	b943      	cbnz	r3, 8006574 <__swbuf_r+0x32>
 8006562:	4621      	mov	r1, r4
 8006564:	4628      	mov	r0, r5
 8006566:	f000 f82b 	bl	80065c0 <__swsetup_r>
 800656a:	b118      	cbz	r0, 8006574 <__swbuf_r+0x32>
 800656c:	f04f 37ff 	mov.w	r7, #4294967295
 8006570:	4638      	mov	r0, r7
 8006572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	6922      	ldr	r2, [r4, #16]
 8006578:	1a98      	subs	r0, r3, r2
 800657a:	6963      	ldr	r3, [r4, #20]
 800657c:	b2f6      	uxtb	r6, r6
 800657e:	4283      	cmp	r3, r0
 8006580:	4637      	mov	r7, r6
 8006582:	dc05      	bgt.n	8006590 <__swbuf_r+0x4e>
 8006584:	4621      	mov	r1, r4
 8006586:	4628      	mov	r0, r5
 8006588:	f000 fca6 	bl	8006ed8 <_fflush_r>
 800658c:	2800      	cmp	r0, #0
 800658e:	d1ed      	bne.n	800656c <__swbuf_r+0x2a>
 8006590:	68a3      	ldr	r3, [r4, #8]
 8006592:	3b01      	subs	r3, #1
 8006594:	60a3      	str	r3, [r4, #8]
 8006596:	6823      	ldr	r3, [r4, #0]
 8006598:	1c5a      	adds	r2, r3, #1
 800659a:	6022      	str	r2, [r4, #0]
 800659c:	701e      	strb	r6, [r3, #0]
 800659e:	6962      	ldr	r2, [r4, #20]
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d004      	beq.n	80065b0 <__swbuf_r+0x6e>
 80065a6:	89a3      	ldrh	r3, [r4, #12]
 80065a8:	07db      	lsls	r3, r3, #31
 80065aa:	d5e1      	bpl.n	8006570 <__swbuf_r+0x2e>
 80065ac:	2e0a      	cmp	r6, #10
 80065ae:	d1df      	bne.n	8006570 <__swbuf_r+0x2e>
 80065b0:	4621      	mov	r1, r4
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 fc90 	bl	8006ed8 <_fflush_r>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d0d9      	beq.n	8006570 <__swbuf_r+0x2e>
 80065bc:	e7d6      	b.n	800656c <__swbuf_r+0x2a>
	...

080065c0 <__swsetup_r>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4b29      	ldr	r3, [pc, #164]	@ (8006668 <__swsetup_r+0xa8>)
 80065c4:	4605      	mov	r5, r0
 80065c6:	6818      	ldr	r0, [r3, #0]
 80065c8:	460c      	mov	r4, r1
 80065ca:	b118      	cbz	r0, 80065d4 <__swsetup_r+0x14>
 80065cc:	6a03      	ldr	r3, [r0, #32]
 80065ce:	b90b      	cbnz	r3, 80065d4 <__swsetup_r+0x14>
 80065d0:	f7ff fece 	bl	8006370 <__sinit>
 80065d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065d8:	0719      	lsls	r1, r3, #28
 80065da:	d422      	bmi.n	8006622 <__swsetup_r+0x62>
 80065dc:	06da      	lsls	r2, r3, #27
 80065de:	d407      	bmi.n	80065f0 <__swsetup_r+0x30>
 80065e0:	2209      	movs	r2, #9
 80065e2:	602a      	str	r2, [r5, #0]
 80065e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065e8:	81a3      	strh	r3, [r4, #12]
 80065ea:	f04f 30ff 	mov.w	r0, #4294967295
 80065ee:	e033      	b.n	8006658 <__swsetup_r+0x98>
 80065f0:	0758      	lsls	r0, r3, #29
 80065f2:	d512      	bpl.n	800661a <__swsetup_r+0x5a>
 80065f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065f6:	b141      	cbz	r1, 800660a <__swsetup_r+0x4a>
 80065f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065fc:	4299      	cmp	r1, r3
 80065fe:	d002      	beq.n	8006606 <__swsetup_r+0x46>
 8006600:	4628      	mov	r0, r5
 8006602:	f000 f8cd 	bl	80067a0 <_free_r>
 8006606:	2300      	movs	r3, #0
 8006608:	6363      	str	r3, [r4, #52]	@ 0x34
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006610:	81a3      	strh	r3, [r4, #12]
 8006612:	2300      	movs	r3, #0
 8006614:	6063      	str	r3, [r4, #4]
 8006616:	6923      	ldr	r3, [r4, #16]
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	89a3      	ldrh	r3, [r4, #12]
 800661c:	f043 0308 	orr.w	r3, r3, #8
 8006620:	81a3      	strh	r3, [r4, #12]
 8006622:	6923      	ldr	r3, [r4, #16]
 8006624:	b94b      	cbnz	r3, 800663a <__swsetup_r+0x7a>
 8006626:	89a3      	ldrh	r3, [r4, #12]
 8006628:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800662c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006630:	d003      	beq.n	800663a <__swsetup_r+0x7a>
 8006632:	4621      	mov	r1, r4
 8006634:	4628      	mov	r0, r5
 8006636:	f000 fc9d 	bl	8006f74 <__smakebuf_r>
 800663a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800663e:	f013 0201 	ands.w	r2, r3, #1
 8006642:	d00a      	beq.n	800665a <__swsetup_r+0x9a>
 8006644:	2200      	movs	r2, #0
 8006646:	60a2      	str	r2, [r4, #8]
 8006648:	6962      	ldr	r2, [r4, #20]
 800664a:	4252      	negs	r2, r2
 800664c:	61a2      	str	r2, [r4, #24]
 800664e:	6922      	ldr	r2, [r4, #16]
 8006650:	b942      	cbnz	r2, 8006664 <__swsetup_r+0xa4>
 8006652:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006656:	d1c5      	bne.n	80065e4 <__swsetup_r+0x24>
 8006658:	bd38      	pop	{r3, r4, r5, pc}
 800665a:	0799      	lsls	r1, r3, #30
 800665c:	bf58      	it	pl
 800665e:	6962      	ldrpl	r2, [r4, #20]
 8006660:	60a2      	str	r2, [r4, #8]
 8006662:	e7f4      	b.n	800664e <__swsetup_r+0x8e>
 8006664:	2000      	movs	r0, #0
 8006666:	e7f7      	b.n	8006658 <__swsetup_r+0x98>
 8006668:	20040018 	.word	0x20040018

0800666c <memset>:
 800666c:	4402      	add	r2, r0
 800666e:	4603      	mov	r3, r0
 8006670:	4293      	cmp	r3, r2
 8006672:	d100      	bne.n	8006676 <memset+0xa>
 8006674:	4770      	bx	lr
 8006676:	f803 1b01 	strb.w	r1, [r3], #1
 800667a:	e7f9      	b.n	8006670 <memset+0x4>

0800667c <_close_r>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	4d06      	ldr	r5, [pc, #24]	@ (8006698 <_close_r+0x1c>)
 8006680:	2300      	movs	r3, #0
 8006682:	4604      	mov	r4, r0
 8006684:	4608      	mov	r0, r1
 8006686:	602b      	str	r3, [r5, #0]
 8006688:	f7fb f8d1 	bl	800182e <_close>
 800668c:	1c43      	adds	r3, r0, #1
 800668e:	d102      	bne.n	8006696 <_close_r+0x1a>
 8006690:	682b      	ldr	r3, [r5, #0]
 8006692:	b103      	cbz	r3, 8006696 <_close_r+0x1a>
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	bd38      	pop	{r3, r4, r5, pc}
 8006698:	200403b8 	.word	0x200403b8

0800669c <_lseek_r>:
 800669c:	b538      	push	{r3, r4, r5, lr}
 800669e:	4d07      	ldr	r5, [pc, #28]	@ (80066bc <_lseek_r+0x20>)
 80066a0:	4604      	mov	r4, r0
 80066a2:	4608      	mov	r0, r1
 80066a4:	4611      	mov	r1, r2
 80066a6:	2200      	movs	r2, #0
 80066a8:	602a      	str	r2, [r5, #0]
 80066aa:	461a      	mov	r2, r3
 80066ac:	f7fb f8e6 	bl	800187c <_lseek>
 80066b0:	1c43      	adds	r3, r0, #1
 80066b2:	d102      	bne.n	80066ba <_lseek_r+0x1e>
 80066b4:	682b      	ldr	r3, [r5, #0]
 80066b6:	b103      	cbz	r3, 80066ba <_lseek_r+0x1e>
 80066b8:	6023      	str	r3, [r4, #0]
 80066ba:	bd38      	pop	{r3, r4, r5, pc}
 80066bc:	200403b8 	.word	0x200403b8

080066c0 <_read_r>:
 80066c0:	b538      	push	{r3, r4, r5, lr}
 80066c2:	4d07      	ldr	r5, [pc, #28]	@ (80066e0 <_read_r+0x20>)
 80066c4:	4604      	mov	r4, r0
 80066c6:	4608      	mov	r0, r1
 80066c8:	4611      	mov	r1, r2
 80066ca:	2200      	movs	r2, #0
 80066cc:	602a      	str	r2, [r5, #0]
 80066ce:	461a      	mov	r2, r3
 80066d0:	f7fb f890 	bl	80017f4 <_read>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	d102      	bne.n	80066de <_read_r+0x1e>
 80066d8:	682b      	ldr	r3, [r5, #0]
 80066da:	b103      	cbz	r3, 80066de <_read_r+0x1e>
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	bd38      	pop	{r3, r4, r5, pc}
 80066e0:	200403b8 	.word	0x200403b8

080066e4 <_sbrk_r>:
 80066e4:	b538      	push	{r3, r4, r5, lr}
 80066e6:	4d06      	ldr	r5, [pc, #24]	@ (8006700 <_sbrk_r+0x1c>)
 80066e8:	2300      	movs	r3, #0
 80066ea:	4604      	mov	r4, r0
 80066ec:	4608      	mov	r0, r1
 80066ee:	602b      	str	r3, [r5, #0]
 80066f0:	f7fb f8d2 	bl	8001898 <_sbrk>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d102      	bne.n	80066fe <_sbrk_r+0x1a>
 80066f8:	682b      	ldr	r3, [r5, #0]
 80066fa:	b103      	cbz	r3, 80066fe <_sbrk_r+0x1a>
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	bd38      	pop	{r3, r4, r5, pc}
 8006700:	200403b8 	.word	0x200403b8

08006704 <_write_r>:
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	4d07      	ldr	r5, [pc, #28]	@ (8006724 <_write_r+0x20>)
 8006708:	4604      	mov	r4, r0
 800670a:	4608      	mov	r0, r1
 800670c:	4611      	mov	r1, r2
 800670e:	2200      	movs	r2, #0
 8006710:	602a      	str	r2, [r5, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	f7fa fa32 	bl	8000b7c <_write>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d102      	bne.n	8006722 <_write_r+0x1e>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	b103      	cbz	r3, 8006722 <_write_r+0x1e>
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	200403b8 	.word	0x200403b8

08006728 <__errno>:
 8006728:	4b01      	ldr	r3, [pc, #4]	@ (8006730 <__errno+0x8>)
 800672a:	6818      	ldr	r0, [r3, #0]
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	20040018 	.word	0x20040018

08006734 <__libc_init_array>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	4d0d      	ldr	r5, [pc, #52]	@ (800676c <__libc_init_array+0x38>)
 8006738:	4c0d      	ldr	r4, [pc, #52]	@ (8006770 <__libc_init_array+0x3c>)
 800673a:	1b64      	subs	r4, r4, r5
 800673c:	10a4      	asrs	r4, r4, #2
 800673e:	2600      	movs	r6, #0
 8006740:	42a6      	cmp	r6, r4
 8006742:	d109      	bne.n	8006758 <__libc_init_array+0x24>
 8006744:	4d0b      	ldr	r5, [pc, #44]	@ (8006774 <__libc_init_array+0x40>)
 8006746:	4c0c      	ldr	r4, [pc, #48]	@ (8006778 <__libc_init_array+0x44>)
 8006748:	f001 f9a2 	bl	8007a90 <_init>
 800674c:	1b64      	subs	r4, r4, r5
 800674e:	10a4      	asrs	r4, r4, #2
 8006750:	2600      	movs	r6, #0
 8006752:	42a6      	cmp	r6, r4
 8006754:	d105      	bne.n	8006762 <__libc_init_array+0x2e>
 8006756:	bd70      	pop	{r4, r5, r6, pc}
 8006758:	f855 3b04 	ldr.w	r3, [r5], #4
 800675c:	4798      	blx	r3
 800675e:	3601      	adds	r6, #1
 8006760:	e7ee      	b.n	8006740 <__libc_init_array+0xc>
 8006762:	f855 3b04 	ldr.w	r3, [r5], #4
 8006766:	4798      	blx	r3
 8006768:	3601      	adds	r6, #1
 800676a:	e7f2      	b.n	8006752 <__libc_init_array+0x1e>
 800676c:	08008f68 	.word	0x08008f68
 8006770:	08008f68 	.word	0x08008f68
 8006774:	08008f68 	.word	0x08008f68
 8006778:	08008f6c 	.word	0x08008f6c

0800677c <__retarget_lock_init_recursive>:
 800677c:	4770      	bx	lr

0800677e <__retarget_lock_acquire_recursive>:
 800677e:	4770      	bx	lr

08006780 <__retarget_lock_release_recursive>:
 8006780:	4770      	bx	lr

08006782 <memcpy>:
 8006782:	440a      	add	r2, r1
 8006784:	4291      	cmp	r1, r2
 8006786:	f100 33ff 	add.w	r3, r0, #4294967295
 800678a:	d100      	bne.n	800678e <memcpy+0xc>
 800678c:	4770      	bx	lr
 800678e:	b510      	push	{r4, lr}
 8006790:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006794:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006798:	4291      	cmp	r1, r2
 800679a:	d1f9      	bne.n	8006790 <memcpy+0xe>
 800679c:	bd10      	pop	{r4, pc}
	...

080067a0 <_free_r>:
 80067a0:	b538      	push	{r3, r4, r5, lr}
 80067a2:	4605      	mov	r5, r0
 80067a4:	2900      	cmp	r1, #0
 80067a6:	d041      	beq.n	800682c <_free_r+0x8c>
 80067a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067ac:	1f0c      	subs	r4, r1, #4
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	bfb8      	it	lt
 80067b2:	18e4      	addlt	r4, r4, r3
 80067b4:	f7ff fd44 	bl	8006240 <__malloc_lock>
 80067b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006830 <_free_r+0x90>)
 80067ba:	6813      	ldr	r3, [r2, #0]
 80067bc:	b933      	cbnz	r3, 80067cc <_free_r+0x2c>
 80067be:	6063      	str	r3, [r4, #4]
 80067c0:	6014      	str	r4, [r2, #0]
 80067c2:	4628      	mov	r0, r5
 80067c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067c8:	f7ff bd40 	b.w	800624c <__malloc_unlock>
 80067cc:	42a3      	cmp	r3, r4
 80067ce:	d908      	bls.n	80067e2 <_free_r+0x42>
 80067d0:	6820      	ldr	r0, [r4, #0]
 80067d2:	1821      	adds	r1, r4, r0
 80067d4:	428b      	cmp	r3, r1
 80067d6:	bf01      	itttt	eq
 80067d8:	6819      	ldreq	r1, [r3, #0]
 80067da:	685b      	ldreq	r3, [r3, #4]
 80067dc:	1809      	addeq	r1, r1, r0
 80067de:	6021      	streq	r1, [r4, #0]
 80067e0:	e7ed      	b.n	80067be <_free_r+0x1e>
 80067e2:	461a      	mov	r2, r3
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	b10b      	cbz	r3, 80067ec <_free_r+0x4c>
 80067e8:	42a3      	cmp	r3, r4
 80067ea:	d9fa      	bls.n	80067e2 <_free_r+0x42>
 80067ec:	6811      	ldr	r1, [r2, #0]
 80067ee:	1850      	adds	r0, r2, r1
 80067f0:	42a0      	cmp	r0, r4
 80067f2:	d10b      	bne.n	800680c <_free_r+0x6c>
 80067f4:	6820      	ldr	r0, [r4, #0]
 80067f6:	4401      	add	r1, r0
 80067f8:	1850      	adds	r0, r2, r1
 80067fa:	4283      	cmp	r3, r0
 80067fc:	6011      	str	r1, [r2, #0]
 80067fe:	d1e0      	bne.n	80067c2 <_free_r+0x22>
 8006800:	6818      	ldr	r0, [r3, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	6053      	str	r3, [r2, #4]
 8006806:	4408      	add	r0, r1
 8006808:	6010      	str	r0, [r2, #0]
 800680a:	e7da      	b.n	80067c2 <_free_r+0x22>
 800680c:	d902      	bls.n	8006814 <_free_r+0x74>
 800680e:	230c      	movs	r3, #12
 8006810:	602b      	str	r3, [r5, #0]
 8006812:	e7d6      	b.n	80067c2 <_free_r+0x22>
 8006814:	6820      	ldr	r0, [r4, #0]
 8006816:	1821      	adds	r1, r4, r0
 8006818:	428b      	cmp	r3, r1
 800681a:	bf04      	itt	eq
 800681c:	6819      	ldreq	r1, [r3, #0]
 800681e:	685b      	ldreq	r3, [r3, #4]
 8006820:	6063      	str	r3, [r4, #4]
 8006822:	bf04      	itt	eq
 8006824:	1809      	addeq	r1, r1, r0
 8006826:	6021      	streq	r1, [r4, #0]
 8006828:	6054      	str	r4, [r2, #4]
 800682a:	e7ca      	b.n	80067c2 <_free_r+0x22>
 800682c:	bd38      	pop	{r3, r4, r5, pc}
 800682e:	bf00      	nop
 8006830:	20040278 	.word	0x20040278

08006834 <__sfputc_r>:
 8006834:	6893      	ldr	r3, [r2, #8]
 8006836:	3b01      	subs	r3, #1
 8006838:	2b00      	cmp	r3, #0
 800683a:	b410      	push	{r4}
 800683c:	6093      	str	r3, [r2, #8]
 800683e:	da08      	bge.n	8006852 <__sfputc_r+0x1e>
 8006840:	6994      	ldr	r4, [r2, #24]
 8006842:	42a3      	cmp	r3, r4
 8006844:	db01      	blt.n	800684a <__sfputc_r+0x16>
 8006846:	290a      	cmp	r1, #10
 8006848:	d103      	bne.n	8006852 <__sfputc_r+0x1e>
 800684a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800684e:	f7ff be78 	b.w	8006542 <__swbuf_r>
 8006852:	6813      	ldr	r3, [r2, #0]
 8006854:	1c58      	adds	r0, r3, #1
 8006856:	6010      	str	r0, [r2, #0]
 8006858:	7019      	strb	r1, [r3, #0]
 800685a:	4608      	mov	r0, r1
 800685c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006860:	4770      	bx	lr

08006862 <__sfputs_r>:
 8006862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006864:	4606      	mov	r6, r0
 8006866:	460f      	mov	r7, r1
 8006868:	4614      	mov	r4, r2
 800686a:	18d5      	adds	r5, r2, r3
 800686c:	42ac      	cmp	r4, r5
 800686e:	d101      	bne.n	8006874 <__sfputs_r+0x12>
 8006870:	2000      	movs	r0, #0
 8006872:	e007      	b.n	8006884 <__sfputs_r+0x22>
 8006874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006878:	463a      	mov	r2, r7
 800687a:	4630      	mov	r0, r6
 800687c:	f7ff ffda 	bl	8006834 <__sfputc_r>
 8006880:	1c43      	adds	r3, r0, #1
 8006882:	d1f3      	bne.n	800686c <__sfputs_r+0xa>
 8006884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006888 <_vfiprintf_r>:
 8006888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688c:	460d      	mov	r5, r1
 800688e:	b09d      	sub	sp, #116	@ 0x74
 8006890:	4614      	mov	r4, r2
 8006892:	4698      	mov	r8, r3
 8006894:	4606      	mov	r6, r0
 8006896:	b118      	cbz	r0, 80068a0 <_vfiprintf_r+0x18>
 8006898:	6a03      	ldr	r3, [r0, #32]
 800689a:	b90b      	cbnz	r3, 80068a0 <_vfiprintf_r+0x18>
 800689c:	f7ff fd68 	bl	8006370 <__sinit>
 80068a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068a2:	07d9      	lsls	r1, r3, #31
 80068a4:	d405      	bmi.n	80068b2 <_vfiprintf_r+0x2a>
 80068a6:	89ab      	ldrh	r3, [r5, #12]
 80068a8:	059a      	lsls	r2, r3, #22
 80068aa:	d402      	bmi.n	80068b2 <_vfiprintf_r+0x2a>
 80068ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068ae:	f7ff ff66 	bl	800677e <__retarget_lock_acquire_recursive>
 80068b2:	89ab      	ldrh	r3, [r5, #12]
 80068b4:	071b      	lsls	r3, r3, #28
 80068b6:	d501      	bpl.n	80068bc <_vfiprintf_r+0x34>
 80068b8:	692b      	ldr	r3, [r5, #16]
 80068ba:	b99b      	cbnz	r3, 80068e4 <_vfiprintf_r+0x5c>
 80068bc:	4629      	mov	r1, r5
 80068be:	4630      	mov	r0, r6
 80068c0:	f7ff fe7e 	bl	80065c0 <__swsetup_r>
 80068c4:	b170      	cbz	r0, 80068e4 <_vfiprintf_r+0x5c>
 80068c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068c8:	07dc      	lsls	r4, r3, #31
 80068ca:	d504      	bpl.n	80068d6 <_vfiprintf_r+0x4e>
 80068cc:	f04f 30ff 	mov.w	r0, #4294967295
 80068d0:	b01d      	add	sp, #116	@ 0x74
 80068d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d6:	89ab      	ldrh	r3, [r5, #12]
 80068d8:	0598      	lsls	r0, r3, #22
 80068da:	d4f7      	bmi.n	80068cc <_vfiprintf_r+0x44>
 80068dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068de:	f7ff ff4f 	bl	8006780 <__retarget_lock_release_recursive>
 80068e2:	e7f3      	b.n	80068cc <_vfiprintf_r+0x44>
 80068e4:	2300      	movs	r3, #0
 80068e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80068e8:	2320      	movs	r3, #32
 80068ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80068ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80068f2:	2330      	movs	r3, #48	@ 0x30
 80068f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006aa4 <_vfiprintf_r+0x21c>
 80068f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80068fc:	f04f 0901 	mov.w	r9, #1
 8006900:	4623      	mov	r3, r4
 8006902:	469a      	mov	sl, r3
 8006904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006908:	b10a      	cbz	r2, 800690e <_vfiprintf_r+0x86>
 800690a:	2a25      	cmp	r2, #37	@ 0x25
 800690c:	d1f9      	bne.n	8006902 <_vfiprintf_r+0x7a>
 800690e:	ebba 0b04 	subs.w	fp, sl, r4
 8006912:	d00b      	beq.n	800692c <_vfiprintf_r+0xa4>
 8006914:	465b      	mov	r3, fp
 8006916:	4622      	mov	r2, r4
 8006918:	4629      	mov	r1, r5
 800691a:	4630      	mov	r0, r6
 800691c:	f7ff ffa1 	bl	8006862 <__sfputs_r>
 8006920:	3001      	adds	r0, #1
 8006922:	f000 80a7 	beq.w	8006a74 <_vfiprintf_r+0x1ec>
 8006926:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006928:	445a      	add	r2, fp
 800692a:	9209      	str	r2, [sp, #36]	@ 0x24
 800692c:	f89a 3000 	ldrb.w	r3, [sl]
 8006930:	2b00      	cmp	r3, #0
 8006932:	f000 809f 	beq.w	8006a74 <_vfiprintf_r+0x1ec>
 8006936:	2300      	movs	r3, #0
 8006938:	f04f 32ff 	mov.w	r2, #4294967295
 800693c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006940:	f10a 0a01 	add.w	sl, sl, #1
 8006944:	9304      	str	r3, [sp, #16]
 8006946:	9307      	str	r3, [sp, #28]
 8006948:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800694c:	931a      	str	r3, [sp, #104]	@ 0x68
 800694e:	4654      	mov	r4, sl
 8006950:	2205      	movs	r2, #5
 8006952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006956:	4853      	ldr	r0, [pc, #332]	@ (8006aa4 <_vfiprintf_r+0x21c>)
 8006958:	f7f9 fc52 	bl	8000200 <memchr>
 800695c:	9a04      	ldr	r2, [sp, #16]
 800695e:	b9d8      	cbnz	r0, 8006998 <_vfiprintf_r+0x110>
 8006960:	06d1      	lsls	r1, r2, #27
 8006962:	bf44      	itt	mi
 8006964:	2320      	movmi	r3, #32
 8006966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800696a:	0713      	lsls	r3, r2, #28
 800696c:	bf44      	itt	mi
 800696e:	232b      	movmi	r3, #43	@ 0x2b
 8006970:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006974:	f89a 3000 	ldrb.w	r3, [sl]
 8006978:	2b2a      	cmp	r3, #42	@ 0x2a
 800697a:	d015      	beq.n	80069a8 <_vfiprintf_r+0x120>
 800697c:	9a07      	ldr	r2, [sp, #28]
 800697e:	4654      	mov	r4, sl
 8006980:	2000      	movs	r0, #0
 8006982:	f04f 0c0a 	mov.w	ip, #10
 8006986:	4621      	mov	r1, r4
 8006988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800698c:	3b30      	subs	r3, #48	@ 0x30
 800698e:	2b09      	cmp	r3, #9
 8006990:	d94b      	bls.n	8006a2a <_vfiprintf_r+0x1a2>
 8006992:	b1b0      	cbz	r0, 80069c2 <_vfiprintf_r+0x13a>
 8006994:	9207      	str	r2, [sp, #28]
 8006996:	e014      	b.n	80069c2 <_vfiprintf_r+0x13a>
 8006998:	eba0 0308 	sub.w	r3, r0, r8
 800699c:	fa09 f303 	lsl.w	r3, r9, r3
 80069a0:	4313      	orrs	r3, r2
 80069a2:	9304      	str	r3, [sp, #16]
 80069a4:	46a2      	mov	sl, r4
 80069a6:	e7d2      	b.n	800694e <_vfiprintf_r+0xc6>
 80069a8:	9b03      	ldr	r3, [sp, #12]
 80069aa:	1d19      	adds	r1, r3, #4
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	9103      	str	r1, [sp, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	bfbb      	ittet	lt
 80069b4:	425b      	neglt	r3, r3
 80069b6:	f042 0202 	orrlt.w	r2, r2, #2
 80069ba:	9307      	strge	r3, [sp, #28]
 80069bc:	9307      	strlt	r3, [sp, #28]
 80069be:	bfb8      	it	lt
 80069c0:	9204      	strlt	r2, [sp, #16]
 80069c2:	7823      	ldrb	r3, [r4, #0]
 80069c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80069c6:	d10a      	bne.n	80069de <_vfiprintf_r+0x156>
 80069c8:	7863      	ldrb	r3, [r4, #1]
 80069ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80069cc:	d132      	bne.n	8006a34 <_vfiprintf_r+0x1ac>
 80069ce:	9b03      	ldr	r3, [sp, #12]
 80069d0:	1d1a      	adds	r2, r3, #4
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	9203      	str	r2, [sp, #12]
 80069d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069da:	3402      	adds	r4, #2
 80069dc:	9305      	str	r3, [sp, #20]
 80069de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006ab4 <_vfiprintf_r+0x22c>
 80069e2:	7821      	ldrb	r1, [r4, #0]
 80069e4:	2203      	movs	r2, #3
 80069e6:	4650      	mov	r0, sl
 80069e8:	f7f9 fc0a 	bl	8000200 <memchr>
 80069ec:	b138      	cbz	r0, 80069fe <_vfiprintf_r+0x176>
 80069ee:	9b04      	ldr	r3, [sp, #16]
 80069f0:	eba0 000a 	sub.w	r0, r0, sl
 80069f4:	2240      	movs	r2, #64	@ 0x40
 80069f6:	4082      	lsls	r2, r0
 80069f8:	4313      	orrs	r3, r2
 80069fa:	3401      	adds	r4, #1
 80069fc:	9304      	str	r3, [sp, #16]
 80069fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a02:	4829      	ldr	r0, [pc, #164]	@ (8006aa8 <_vfiprintf_r+0x220>)
 8006a04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a08:	2206      	movs	r2, #6
 8006a0a:	f7f9 fbf9 	bl	8000200 <memchr>
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	d03f      	beq.n	8006a92 <_vfiprintf_r+0x20a>
 8006a12:	4b26      	ldr	r3, [pc, #152]	@ (8006aac <_vfiprintf_r+0x224>)
 8006a14:	bb1b      	cbnz	r3, 8006a5e <_vfiprintf_r+0x1d6>
 8006a16:	9b03      	ldr	r3, [sp, #12]
 8006a18:	3307      	adds	r3, #7
 8006a1a:	f023 0307 	bic.w	r3, r3, #7
 8006a1e:	3308      	adds	r3, #8
 8006a20:	9303      	str	r3, [sp, #12]
 8006a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a24:	443b      	add	r3, r7
 8006a26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a28:	e76a      	b.n	8006900 <_vfiprintf_r+0x78>
 8006a2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a2e:	460c      	mov	r4, r1
 8006a30:	2001      	movs	r0, #1
 8006a32:	e7a8      	b.n	8006986 <_vfiprintf_r+0xfe>
 8006a34:	2300      	movs	r3, #0
 8006a36:	3401      	adds	r4, #1
 8006a38:	9305      	str	r3, [sp, #20]
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	f04f 0c0a 	mov.w	ip, #10
 8006a40:	4620      	mov	r0, r4
 8006a42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a46:	3a30      	subs	r2, #48	@ 0x30
 8006a48:	2a09      	cmp	r2, #9
 8006a4a:	d903      	bls.n	8006a54 <_vfiprintf_r+0x1cc>
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d0c6      	beq.n	80069de <_vfiprintf_r+0x156>
 8006a50:	9105      	str	r1, [sp, #20]
 8006a52:	e7c4      	b.n	80069de <_vfiprintf_r+0x156>
 8006a54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a58:	4604      	mov	r4, r0
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e7f0      	b.n	8006a40 <_vfiprintf_r+0x1b8>
 8006a5e:	ab03      	add	r3, sp, #12
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	462a      	mov	r2, r5
 8006a64:	4b12      	ldr	r3, [pc, #72]	@ (8006ab0 <_vfiprintf_r+0x228>)
 8006a66:	a904      	add	r1, sp, #16
 8006a68:	4630      	mov	r0, r6
 8006a6a:	f3af 8000 	nop.w
 8006a6e:	4607      	mov	r7, r0
 8006a70:	1c78      	adds	r0, r7, #1
 8006a72:	d1d6      	bne.n	8006a22 <_vfiprintf_r+0x19a>
 8006a74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a76:	07d9      	lsls	r1, r3, #31
 8006a78:	d405      	bmi.n	8006a86 <_vfiprintf_r+0x1fe>
 8006a7a:	89ab      	ldrh	r3, [r5, #12]
 8006a7c:	059a      	lsls	r2, r3, #22
 8006a7e:	d402      	bmi.n	8006a86 <_vfiprintf_r+0x1fe>
 8006a80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a82:	f7ff fe7d 	bl	8006780 <__retarget_lock_release_recursive>
 8006a86:	89ab      	ldrh	r3, [r5, #12]
 8006a88:	065b      	lsls	r3, r3, #25
 8006a8a:	f53f af1f 	bmi.w	80068cc <_vfiprintf_r+0x44>
 8006a8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a90:	e71e      	b.n	80068d0 <_vfiprintf_r+0x48>
 8006a92:	ab03      	add	r3, sp, #12
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	462a      	mov	r2, r5
 8006a98:	4b05      	ldr	r3, [pc, #20]	@ (8006ab0 <_vfiprintf_r+0x228>)
 8006a9a:	a904      	add	r1, sp, #16
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	f000 f879 	bl	8006b94 <_printf_i>
 8006aa2:	e7e4      	b.n	8006a6e <_vfiprintf_r+0x1e6>
 8006aa4:	08008b5c 	.word	0x08008b5c
 8006aa8:	08008b66 	.word	0x08008b66
 8006aac:	00000000 	.word	0x00000000
 8006ab0:	08006863 	.word	0x08006863
 8006ab4:	08008b62 	.word	0x08008b62

08006ab8 <_printf_common>:
 8006ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006abc:	4616      	mov	r6, r2
 8006abe:	4698      	mov	r8, r3
 8006ac0:	688a      	ldr	r2, [r1, #8]
 8006ac2:	690b      	ldr	r3, [r1, #16]
 8006ac4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	bfb8      	it	lt
 8006acc:	4613      	movlt	r3, r2
 8006ace:	6033      	str	r3, [r6, #0]
 8006ad0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ad4:	4607      	mov	r7, r0
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	b10a      	cbz	r2, 8006ade <_printf_common+0x26>
 8006ada:	3301      	adds	r3, #1
 8006adc:	6033      	str	r3, [r6, #0]
 8006ade:	6823      	ldr	r3, [r4, #0]
 8006ae0:	0699      	lsls	r1, r3, #26
 8006ae2:	bf42      	ittt	mi
 8006ae4:	6833      	ldrmi	r3, [r6, #0]
 8006ae6:	3302      	addmi	r3, #2
 8006ae8:	6033      	strmi	r3, [r6, #0]
 8006aea:	6825      	ldr	r5, [r4, #0]
 8006aec:	f015 0506 	ands.w	r5, r5, #6
 8006af0:	d106      	bne.n	8006b00 <_printf_common+0x48>
 8006af2:	f104 0a19 	add.w	sl, r4, #25
 8006af6:	68e3      	ldr	r3, [r4, #12]
 8006af8:	6832      	ldr	r2, [r6, #0]
 8006afa:	1a9b      	subs	r3, r3, r2
 8006afc:	42ab      	cmp	r3, r5
 8006afe:	dc26      	bgt.n	8006b4e <_printf_common+0x96>
 8006b00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b04:	6822      	ldr	r2, [r4, #0]
 8006b06:	3b00      	subs	r3, #0
 8006b08:	bf18      	it	ne
 8006b0a:	2301      	movne	r3, #1
 8006b0c:	0692      	lsls	r2, r2, #26
 8006b0e:	d42b      	bmi.n	8006b68 <_printf_common+0xb0>
 8006b10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b14:	4641      	mov	r1, r8
 8006b16:	4638      	mov	r0, r7
 8006b18:	47c8      	blx	r9
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	d01e      	beq.n	8006b5c <_printf_common+0xa4>
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	6922      	ldr	r2, [r4, #16]
 8006b22:	f003 0306 	and.w	r3, r3, #6
 8006b26:	2b04      	cmp	r3, #4
 8006b28:	bf02      	ittt	eq
 8006b2a:	68e5      	ldreq	r5, [r4, #12]
 8006b2c:	6833      	ldreq	r3, [r6, #0]
 8006b2e:	1aed      	subeq	r5, r5, r3
 8006b30:	68a3      	ldr	r3, [r4, #8]
 8006b32:	bf0c      	ite	eq
 8006b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b38:	2500      	movne	r5, #0
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	bfc4      	itt	gt
 8006b3e:	1a9b      	subgt	r3, r3, r2
 8006b40:	18ed      	addgt	r5, r5, r3
 8006b42:	2600      	movs	r6, #0
 8006b44:	341a      	adds	r4, #26
 8006b46:	42b5      	cmp	r5, r6
 8006b48:	d11a      	bne.n	8006b80 <_printf_common+0xc8>
 8006b4a:	2000      	movs	r0, #0
 8006b4c:	e008      	b.n	8006b60 <_printf_common+0xa8>
 8006b4e:	2301      	movs	r3, #1
 8006b50:	4652      	mov	r2, sl
 8006b52:	4641      	mov	r1, r8
 8006b54:	4638      	mov	r0, r7
 8006b56:	47c8      	blx	r9
 8006b58:	3001      	adds	r0, #1
 8006b5a:	d103      	bne.n	8006b64 <_printf_common+0xac>
 8006b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b64:	3501      	adds	r5, #1
 8006b66:	e7c6      	b.n	8006af6 <_printf_common+0x3e>
 8006b68:	18e1      	adds	r1, r4, r3
 8006b6a:	1c5a      	adds	r2, r3, #1
 8006b6c:	2030      	movs	r0, #48	@ 0x30
 8006b6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b72:	4422      	add	r2, r4
 8006b74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b7c:	3302      	adds	r3, #2
 8006b7e:	e7c7      	b.n	8006b10 <_printf_common+0x58>
 8006b80:	2301      	movs	r3, #1
 8006b82:	4622      	mov	r2, r4
 8006b84:	4641      	mov	r1, r8
 8006b86:	4638      	mov	r0, r7
 8006b88:	47c8      	blx	r9
 8006b8a:	3001      	adds	r0, #1
 8006b8c:	d0e6      	beq.n	8006b5c <_printf_common+0xa4>
 8006b8e:	3601      	adds	r6, #1
 8006b90:	e7d9      	b.n	8006b46 <_printf_common+0x8e>
	...

08006b94 <_printf_i>:
 8006b94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b98:	7e0f      	ldrb	r7, [r1, #24]
 8006b9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b9c:	2f78      	cmp	r7, #120	@ 0x78
 8006b9e:	4691      	mov	r9, r2
 8006ba0:	4680      	mov	r8, r0
 8006ba2:	460c      	mov	r4, r1
 8006ba4:	469a      	mov	sl, r3
 8006ba6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006baa:	d807      	bhi.n	8006bbc <_printf_i+0x28>
 8006bac:	2f62      	cmp	r7, #98	@ 0x62
 8006bae:	d80a      	bhi.n	8006bc6 <_printf_i+0x32>
 8006bb0:	2f00      	cmp	r7, #0
 8006bb2:	f000 80d1 	beq.w	8006d58 <_printf_i+0x1c4>
 8006bb6:	2f58      	cmp	r7, #88	@ 0x58
 8006bb8:	f000 80b8 	beq.w	8006d2c <_printf_i+0x198>
 8006bbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006bc4:	e03a      	b.n	8006c3c <_printf_i+0xa8>
 8006bc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006bca:	2b15      	cmp	r3, #21
 8006bcc:	d8f6      	bhi.n	8006bbc <_printf_i+0x28>
 8006bce:	a101      	add	r1, pc, #4	@ (adr r1, 8006bd4 <_printf_i+0x40>)
 8006bd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bd4:	08006c2d 	.word	0x08006c2d
 8006bd8:	08006c41 	.word	0x08006c41
 8006bdc:	08006bbd 	.word	0x08006bbd
 8006be0:	08006bbd 	.word	0x08006bbd
 8006be4:	08006bbd 	.word	0x08006bbd
 8006be8:	08006bbd 	.word	0x08006bbd
 8006bec:	08006c41 	.word	0x08006c41
 8006bf0:	08006bbd 	.word	0x08006bbd
 8006bf4:	08006bbd 	.word	0x08006bbd
 8006bf8:	08006bbd 	.word	0x08006bbd
 8006bfc:	08006bbd 	.word	0x08006bbd
 8006c00:	08006d3f 	.word	0x08006d3f
 8006c04:	08006c6b 	.word	0x08006c6b
 8006c08:	08006cf9 	.word	0x08006cf9
 8006c0c:	08006bbd 	.word	0x08006bbd
 8006c10:	08006bbd 	.word	0x08006bbd
 8006c14:	08006d61 	.word	0x08006d61
 8006c18:	08006bbd 	.word	0x08006bbd
 8006c1c:	08006c6b 	.word	0x08006c6b
 8006c20:	08006bbd 	.word	0x08006bbd
 8006c24:	08006bbd 	.word	0x08006bbd
 8006c28:	08006d01 	.word	0x08006d01
 8006c2c:	6833      	ldr	r3, [r6, #0]
 8006c2e:	1d1a      	adds	r2, r3, #4
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	6032      	str	r2, [r6, #0]
 8006c34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e09c      	b.n	8006d7a <_printf_i+0x1e6>
 8006c40:	6833      	ldr	r3, [r6, #0]
 8006c42:	6820      	ldr	r0, [r4, #0]
 8006c44:	1d19      	adds	r1, r3, #4
 8006c46:	6031      	str	r1, [r6, #0]
 8006c48:	0606      	lsls	r6, r0, #24
 8006c4a:	d501      	bpl.n	8006c50 <_printf_i+0xbc>
 8006c4c:	681d      	ldr	r5, [r3, #0]
 8006c4e:	e003      	b.n	8006c58 <_printf_i+0xc4>
 8006c50:	0645      	lsls	r5, r0, #25
 8006c52:	d5fb      	bpl.n	8006c4c <_printf_i+0xb8>
 8006c54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c58:	2d00      	cmp	r5, #0
 8006c5a:	da03      	bge.n	8006c64 <_printf_i+0xd0>
 8006c5c:	232d      	movs	r3, #45	@ 0x2d
 8006c5e:	426d      	negs	r5, r5
 8006c60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c64:	4858      	ldr	r0, [pc, #352]	@ (8006dc8 <_printf_i+0x234>)
 8006c66:	230a      	movs	r3, #10
 8006c68:	e011      	b.n	8006c8e <_printf_i+0xfa>
 8006c6a:	6821      	ldr	r1, [r4, #0]
 8006c6c:	6833      	ldr	r3, [r6, #0]
 8006c6e:	0608      	lsls	r0, r1, #24
 8006c70:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c74:	d402      	bmi.n	8006c7c <_printf_i+0xe8>
 8006c76:	0649      	lsls	r1, r1, #25
 8006c78:	bf48      	it	mi
 8006c7a:	b2ad      	uxthmi	r5, r5
 8006c7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c7e:	4852      	ldr	r0, [pc, #328]	@ (8006dc8 <_printf_i+0x234>)
 8006c80:	6033      	str	r3, [r6, #0]
 8006c82:	bf14      	ite	ne
 8006c84:	230a      	movne	r3, #10
 8006c86:	2308      	moveq	r3, #8
 8006c88:	2100      	movs	r1, #0
 8006c8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c8e:	6866      	ldr	r6, [r4, #4]
 8006c90:	60a6      	str	r6, [r4, #8]
 8006c92:	2e00      	cmp	r6, #0
 8006c94:	db05      	blt.n	8006ca2 <_printf_i+0x10e>
 8006c96:	6821      	ldr	r1, [r4, #0]
 8006c98:	432e      	orrs	r6, r5
 8006c9a:	f021 0104 	bic.w	r1, r1, #4
 8006c9e:	6021      	str	r1, [r4, #0]
 8006ca0:	d04b      	beq.n	8006d3a <_printf_i+0x1a6>
 8006ca2:	4616      	mov	r6, r2
 8006ca4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ca8:	fb03 5711 	mls	r7, r3, r1, r5
 8006cac:	5dc7      	ldrb	r7, [r0, r7]
 8006cae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cb2:	462f      	mov	r7, r5
 8006cb4:	42bb      	cmp	r3, r7
 8006cb6:	460d      	mov	r5, r1
 8006cb8:	d9f4      	bls.n	8006ca4 <_printf_i+0x110>
 8006cba:	2b08      	cmp	r3, #8
 8006cbc:	d10b      	bne.n	8006cd6 <_printf_i+0x142>
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	07df      	lsls	r7, r3, #31
 8006cc2:	d508      	bpl.n	8006cd6 <_printf_i+0x142>
 8006cc4:	6923      	ldr	r3, [r4, #16]
 8006cc6:	6861      	ldr	r1, [r4, #4]
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	bfde      	ittt	le
 8006ccc:	2330      	movle	r3, #48	@ 0x30
 8006cce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cd6:	1b92      	subs	r2, r2, r6
 8006cd8:	6122      	str	r2, [r4, #16]
 8006cda:	f8cd a000 	str.w	sl, [sp]
 8006cde:	464b      	mov	r3, r9
 8006ce0:	aa03      	add	r2, sp, #12
 8006ce2:	4621      	mov	r1, r4
 8006ce4:	4640      	mov	r0, r8
 8006ce6:	f7ff fee7 	bl	8006ab8 <_printf_common>
 8006cea:	3001      	adds	r0, #1
 8006cec:	d14a      	bne.n	8006d84 <_printf_i+0x1f0>
 8006cee:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf2:	b004      	add	sp, #16
 8006cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	f043 0320 	orr.w	r3, r3, #32
 8006cfe:	6023      	str	r3, [r4, #0]
 8006d00:	4832      	ldr	r0, [pc, #200]	@ (8006dcc <_printf_i+0x238>)
 8006d02:	2778      	movs	r7, #120	@ 0x78
 8006d04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	6831      	ldr	r1, [r6, #0]
 8006d0c:	061f      	lsls	r7, r3, #24
 8006d0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d12:	d402      	bmi.n	8006d1a <_printf_i+0x186>
 8006d14:	065f      	lsls	r7, r3, #25
 8006d16:	bf48      	it	mi
 8006d18:	b2ad      	uxthmi	r5, r5
 8006d1a:	6031      	str	r1, [r6, #0]
 8006d1c:	07d9      	lsls	r1, r3, #31
 8006d1e:	bf44      	itt	mi
 8006d20:	f043 0320 	orrmi.w	r3, r3, #32
 8006d24:	6023      	strmi	r3, [r4, #0]
 8006d26:	b11d      	cbz	r5, 8006d30 <_printf_i+0x19c>
 8006d28:	2310      	movs	r3, #16
 8006d2a:	e7ad      	b.n	8006c88 <_printf_i+0xf4>
 8006d2c:	4826      	ldr	r0, [pc, #152]	@ (8006dc8 <_printf_i+0x234>)
 8006d2e:	e7e9      	b.n	8006d04 <_printf_i+0x170>
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	f023 0320 	bic.w	r3, r3, #32
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	e7f6      	b.n	8006d28 <_printf_i+0x194>
 8006d3a:	4616      	mov	r6, r2
 8006d3c:	e7bd      	b.n	8006cba <_printf_i+0x126>
 8006d3e:	6833      	ldr	r3, [r6, #0]
 8006d40:	6825      	ldr	r5, [r4, #0]
 8006d42:	6961      	ldr	r1, [r4, #20]
 8006d44:	1d18      	adds	r0, r3, #4
 8006d46:	6030      	str	r0, [r6, #0]
 8006d48:	062e      	lsls	r6, r5, #24
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	d501      	bpl.n	8006d52 <_printf_i+0x1be>
 8006d4e:	6019      	str	r1, [r3, #0]
 8006d50:	e002      	b.n	8006d58 <_printf_i+0x1c4>
 8006d52:	0668      	lsls	r0, r5, #25
 8006d54:	d5fb      	bpl.n	8006d4e <_printf_i+0x1ba>
 8006d56:	8019      	strh	r1, [r3, #0]
 8006d58:	2300      	movs	r3, #0
 8006d5a:	6123      	str	r3, [r4, #16]
 8006d5c:	4616      	mov	r6, r2
 8006d5e:	e7bc      	b.n	8006cda <_printf_i+0x146>
 8006d60:	6833      	ldr	r3, [r6, #0]
 8006d62:	1d1a      	adds	r2, r3, #4
 8006d64:	6032      	str	r2, [r6, #0]
 8006d66:	681e      	ldr	r6, [r3, #0]
 8006d68:	6862      	ldr	r2, [r4, #4]
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	f7f9 fa47 	bl	8000200 <memchr>
 8006d72:	b108      	cbz	r0, 8006d78 <_printf_i+0x1e4>
 8006d74:	1b80      	subs	r0, r0, r6
 8006d76:	6060      	str	r0, [r4, #4]
 8006d78:	6863      	ldr	r3, [r4, #4]
 8006d7a:	6123      	str	r3, [r4, #16]
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d82:	e7aa      	b.n	8006cda <_printf_i+0x146>
 8006d84:	6923      	ldr	r3, [r4, #16]
 8006d86:	4632      	mov	r2, r6
 8006d88:	4649      	mov	r1, r9
 8006d8a:	4640      	mov	r0, r8
 8006d8c:	47d0      	blx	sl
 8006d8e:	3001      	adds	r0, #1
 8006d90:	d0ad      	beq.n	8006cee <_printf_i+0x15a>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	079b      	lsls	r3, r3, #30
 8006d96:	d413      	bmi.n	8006dc0 <_printf_i+0x22c>
 8006d98:	68e0      	ldr	r0, [r4, #12]
 8006d9a:	9b03      	ldr	r3, [sp, #12]
 8006d9c:	4298      	cmp	r0, r3
 8006d9e:	bfb8      	it	lt
 8006da0:	4618      	movlt	r0, r3
 8006da2:	e7a6      	b.n	8006cf2 <_printf_i+0x15e>
 8006da4:	2301      	movs	r3, #1
 8006da6:	4632      	mov	r2, r6
 8006da8:	4649      	mov	r1, r9
 8006daa:	4640      	mov	r0, r8
 8006dac:	47d0      	blx	sl
 8006dae:	3001      	adds	r0, #1
 8006db0:	d09d      	beq.n	8006cee <_printf_i+0x15a>
 8006db2:	3501      	adds	r5, #1
 8006db4:	68e3      	ldr	r3, [r4, #12]
 8006db6:	9903      	ldr	r1, [sp, #12]
 8006db8:	1a5b      	subs	r3, r3, r1
 8006dba:	42ab      	cmp	r3, r5
 8006dbc:	dcf2      	bgt.n	8006da4 <_printf_i+0x210>
 8006dbe:	e7eb      	b.n	8006d98 <_printf_i+0x204>
 8006dc0:	2500      	movs	r5, #0
 8006dc2:	f104 0619 	add.w	r6, r4, #25
 8006dc6:	e7f5      	b.n	8006db4 <_printf_i+0x220>
 8006dc8:	08008b6d 	.word	0x08008b6d
 8006dcc:	08008b7e 	.word	0x08008b7e

08006dd0 <__sflush_r>:
 8006dd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd8:	0716      	lsls	r6, r2, #28
 8006dda:	4605      	mov	r5, r0
 8006ddc:	460c      	mov	r4, r1
 8006dde:	d454      	bmi.n	8006e8a <__sflush_r+0xba>
 8006de0:	684b      	ldr	r3, [r1, #4]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	dc02      	bgt.n	8006dec <__sflush_r+0x1c>
 8006de6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	dd48      	ble.n	8006e7e <__sflush_r+0xae>
 8006dec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dee:	2e00      	cmp	r6, #0
 8006df0:	d045      	beq.n	8006e7e <__sflush_r+0xae>
 8006df2:	2300      	movs	r3, #0
 8006df4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006df8:	682f      	ldr	r7, [r5, #0]
 8006dfa:	6a21      	ldr	r1, [r4, #32]
 8006dfc:	602b      	str	r3, [r5, #0]
 8006dfe:	d030      	beq.n	8006e62 <__sflush_r+0x92>
 8006e00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e02:	89a3      	ldrh	r3, [r4, #12]
 8006e04:	0759      	lsls	r1, r3, #29
 8006e06:	d505      	bpl.n	8006e14 <__sflush_r+0x44>
 8006e08:	6863      	ldr	r3, [r4, #4]
 8006e0a:	1ad2      	subs	r2, r2, r3
 8006e0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e0e:	b10b      	cbz	r3, 8006e14 <__sflush_r+0x44>
 8006e10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e12:	1ad2      	subs	r2, r2, r3
 8006e14:	2300      	movs	r3, #0
 8006e16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e18:	6a21      	ldr	r1, [r4, #32]
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	47b0      	blx	r6
 8006e1e:	1c43      	adds	r3, r0, #1
 8006e20:	89a3      	ldrh	r3, [r4, #12]
 8006e22:	d106      	bne.n	8006e32 <__sflush_r+0x62>
 8006e24:	6829      	ldr	r1, [r5, #0]
 8006e26:	291d      	cmp	r1, #29
 8006e28:	d82b      	bhi.n	8006e82 <__sflush_r+0xb2>
 8006e2a:	4a2a      	ldr	r2, [pc, #168]	@ (8006ed4 <__sflush_r+0x104>)
 8006e2c:	40ca      	lsrs	r2, r1
 8006e2e:	07d6      	lsls	r6, r2, #31
 8006e30:	d527      	bpl.n	8006e82 <__sflush_r+0xb2>
 8006e32:	2200      	movs	r2, #0
 8006e34:	6062      	str	r2, [r4, #4]
 8006e36:	04d9      	lsls	r1, r3, #19
 8006e38:	6922      	ldr	r2, [r4, #16]
 8006e3a:	6022      	str	r2, [r4, #0]
 8006e3c:	d504      	bpl.n	8006e48 <__sflush_r+0x78>
 8006e3e:	1c42      	adds	r2, r0, #1
 8006e40:	d101      	bne.n	8006e46 <__sflush_r+0x76>
 8006e42:	682b      	ldr	r3, [r5, #0]
 8006e44:	b903      	cbnz	r3, 8006e48 <__sflush_r+0x78>
 8006e46:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e4a:	602f      	str	r7, [r5, #0]
 8006e4c:	b1b9      	cbz	r1, 8006e7e <__sflush_r+0xae>
 8006e4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e52:	4299      	cmp	r1, r3
 8006e54:	d002      	beq.n	8006e5c <__sflush_r+0x8c>
 8006e56:	4628      	mov	r0, r5
 8006e58:	f7ff fca2 	bl	80067a0 <_free_r>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e60:	e00d      	b.n	8006e7e <__sflush_r+0xae>
 8006e62:	2301      	movs	r3, #1
 8006e64:	4628      	mov	r0, r5
 8006e66:	47b0      	blx	r6
 8006e68:	4602      	mov	r2, r0
 8006e6a:	1c50      	adds	r0, r2, #1
 8006e6c:	d1c9      	bne.n	8006e02 <__sflush_r+0x32>
 8006e6e:	682b      	ldr	r3, [r5, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d0c6      	beq.n	8006e02 <__sflush_r+0x32>
 8006e74:	2b1d      	cmp	r3, #29
 8006e76:	d001      	beq.n	8006e7c <__sflush_r+0xac>
 8006e78:	2b16      	cmp	r3, #22
 8006e7a:	d11e      	bne.n	8006eba <__sflush_r+0xea>
 8006e7c:	602f      	str	r7, [r5, #0]
 8006e7e:	2000      	movs	r0, #0
 8006e80:	e022      	b.n	8006ec8 <__sflush_r+0xf8>
 8006e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e86:	b21b      	sxth	r3, r3
 8006e88:	e01b      	b.n	8006ec2 <__sflush_r+0xf2>
 8006e8a:	690f      	ldr	r7, [r1, #16]
 8006e8c:	2f00      	cmp	r7, #0
 8006e8e:	d0f6      	beq.n	8006e7e <__sflush_r+0xae>
 8006e90:	0793      	lsls	r3, r2, #30
 8006e92:	680e      	ldr	r6, [r1, #0]
 8006e94:	bf08      	it	eq
 8006e96:	694b      	ldreq	r3, [r1, #20]
 8006e98:	600f      	str	r7, [r1, #0]
 8006e9a:	bf18      	it	ne
 8006e9c:	2300      	movne	r3, #0
 8006e9e:	eba6 0807 	sub.w	r8, r6, r7
 8006ea2:	608b      	str	r3, [r1, #8]
 8006ea4:	f1b8 0f00 	cmp.w	r8, #0
 8006ea8:	dde9      	ble.n	8006e7e <__sflush_r+0xae>
 8006eaa:	6a21      	ldr	r1, [r4, #32]
 8006eac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006eae:	4643      	mov	r3, r8
 8006eb0:	463a      	mov	r2, r7
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	47b0      	blx	r6
 8006eb6:	2800      	cmp	r0, #0
 8006eb8:	dc08      	bgt.n	8006ecc <__sflush_r+0xfc>
 8006eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ec2:	81a3      	strh	r3, [r4, #12]
 8006ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ecc:	4407      	add	r7, r0
 8006ece:	eba8 0800 	sub.w	r8, r8, r0
 8006ed2:	e7e7      	b.n	8006ea4 <__sflush_r+0xd4>
 8006ed4:	20400001 	.word	0x20400001

08006ed8 <_fflush_r>:
 8006ed8:	b538      	push	{r3, r4, r5, lr}
 8006eda:	690b      	ldr	r3, [r1, #16]
 8006edc:	4605      	mov	r5, r0
 8006ede:	460c      	mov	r4, r1
 8006ee0:	b913      	cbnz	r3, 8006ee8 <_fflush_r+0x10>
 8006ee2:	2500      	movs	r5, #0
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	bd38      	pop	{r3, r4, r5, pc}
 8006ee8:	b118      	cbz	r0, 8006ef2 <_fflush_r+0x1a>
 8006eea:	6a03      	ldr	r3, [r0, #32]
 8006eec:	b90b      	cbnz	r3, 8006ef2 <_fflush_r+0x1a>
 8006eee:	f7ff fa3f 	bl	8006370 <__sinit>
 8006ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d0f3      	beq.n	8006ee2 <_fflush_r+0xa>
 8006efa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006efc:	07d0      	lsls	r0, r2, #31
 8006efe:	d404      	bmi.n	8006f0a <_fflush_r+0x32>
 8006f00:	0599      	lsls	r1, r3, #22
 8006f02:	d402      	bmi.n	8006f0a <_fflush_r+0x32>
 8006f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f06:	f7ff fc3a 	bl	800677e <__retarget_lock_acquire_recursive>
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	f7ff ff5f 	bl	8006dd0 <__sflush_r>
 8006f12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f14:	07da      	lsls	r2, r3, #31
 8006f16:	4605      	mov	r5, r0
 8006f18:	d4e4      	bmi.n	8006ee4 <_fflush_r+0xc>
 8006f1a:	89a3      	ldrh	r3, [r4, #12]
 8006f1c:	059b      	lsls	r3, r3, #22
 8006f1e:	d4e1      	bmi.n	8006ee4 <_fflush_r+0xc>
 8006f20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f22:	f7ff fc2d 	bl	8006780 <__retarget_lock_release_recursive>
 8006f26:	e7dd      	b.n	8006ee4 <_fflush_r+0xc>

08006f28 <__swhatbuf_r>:
 8006f28:	b570      	push	{r4, r5, r6, lr}
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f30:	2900      	cmp	r1, #0
 8006f32:	b096      	sub	sp, #88	@ 0x58
 8006f34:	4615      	mov	r5, r2
 8006f36:	461e      	mov	r6, r3
 8006f38:	da0d      	bge.n	8006f56 <__swhatbuf_r+0x2e>
 8006f3a:	89a3      	ldrh	r3, [r4, #12]
 8006f3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f40:	f04f 0100 	mov.w	r1, #0
 8006f44:	bf14      	ite	ne
 8006f46:	2340      	movne	r3, #64	@ 0x40
 8006f48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	6031      	str	r1, [r6, #0]
 8006f50:	602b      	str	r3, [r5, #0]
 8006f52:	b016      	add	sp, #88	@ 0x58
 8006f54:	bd70      	pop	{r4, r5, r6, pc}
 8006f56:	466a      	mov	r2, sp
 8006f58:	f000 f848 	bl	8006fec <_fstat_r>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	dbec      	blt.n	8006f3a <__swhatbuf_r+0x12>
 8006f60:	9901      	ldr	r1, [sp, #4]
 8006f62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f6a:	4259      	negs	r1, r3
 8006f6c:	4159      	adcs	r1, r3
 8006f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f72:	e7eb      	b.n	8006f4c <__swhatbuf_r+0x24>

08006f74 <__smakebuf_r>:
 8006f74:	898b      	ldrh	r3, [r1, #12]
 8006f76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f78:	079d      	lsls	r5, r3, #30
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	460c      	mov	r4, r1
 8006f7e:	d507      	bpl.n	8006f90 <__smakebuf_r+0x1c>
 8006f80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	6123      	str	r3, [r4, #16]
 8006f88:	2301      	movs	r3, #1
 8006f8a:	6163      	str	r3, [r4, #20]
 8006f8c:	b003      	add	sp, #12
 8006f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f90:	ab01      	add	r3, sp, #4
 8006f92:	466a      	mov	r2, sp
 8006f94:	f7ff ffc8 	bl	8006f28 <__swhatbuf_r>
 8006f98:	9f00      	ldr	r7, [sp, #0]
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	4639      	mov	r1, r7
 8006f9e:	4630      	mov	r0, r6
 8006fa0:	f7ff f8ce 	bl	8006140 <_malloc_r>
 8006fa4:	b948      	cbnz	r0, 8006fba <__smakebuf_r+0x46>
 8006fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006faa:	059a      	lsls	r2, r3, #22
 8006fac:	d4ee      	bmi.n	8006f8c <__smakebuf_r+0x18>
 8006fae:	f023 0303 	bic.w	r3, r3, #3
 8006fb2:	f043 0302 	orr.w	r3, r3, #2
 8006fb6:	81a3      	strh	r3, [r4, #12]
 8006fb8:	e7e2      	b.n	8006f80 <__smakebuf_r+0xc>
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	6020      	str	r0, [r4, #0]
 8006fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fc2:	81a3      	strh	r3, [r4, #12]
 8006fc4:	9b01      	ldr	r3, [sp, #4]
 8006fc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006fca:	b15b      	cbz	r3, 8006fe4 <__smakebuf_r+0x70>
 8006fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	f000 f81d 	bl	8007010 <_isatty_r>
 8006fd6:	b128      	cbz	r0, 8006fe4 <__smakebuf_r+0x70>
 8006fd8:	89a3      	ldrh	r3, [r4, #12]
 8006fda:	f023 0303 	bic.w	r3, r3, #3
 8006fde:	f043 0301 	orr.w	r3, r3, #1
 8006fe2:	81a3      	strh	r3, [r4, #12]
 8006fe4:	89a3      	ldrh	r3, [r4, #12]
 8006fe6:	431d      	orrs	r5, r3
 8006fe8:	81a5      	strh	r5, [r4, #12]
 8006fea:	e7cf      	b.n	8006f8c <__smakebuf_r+0x18>

08006fec <_fstat_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d07      	ldr	r5, [pc, #28]	@ (800700c <_fstat_r+0x20>)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	f7fa fc24 	bl	8001846 <_fstat>
 8006ffe:	1c43      	adds	r3, r0, #1
 8007000:	d102      	bne.n	8007008 <_fstat_r+0x1c>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b103      	cbz	r3, 8007008 <_fstat_r+0x1c>
 8007006:	6023      	str	r3, [r4, #0]
 8007008:	bd38      	pop	{r3, r4, r5, pc}
 800700a:	bf00      	nop
 800700c:	200403b8 	.word	0x200403b8

08007010 <_isatty_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	@ (800702c <_isatty_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fa fc23 	bl	8001866 <_isatty>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_isatty_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_isatty_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	200403b8 	.word	0x200403b8

08007030 <sinf>:
 8007030:	ee10 3a10 	vmov	r3, s0
 8007034:	b507      	push	{r0, r1, r2, lr}
 8007036:	4a1f      	ldr	r2, [pc, #124]	@ (80070b4 <sinf+0x84>)
 8007038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800703c:	4293      	cmp	r3, r2
 800703e:	d807      	bhi.n	8007050 <sinf+0x20>
 8007040:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80070b8 <sinf+0x88>
 8007044:	2000      	movs	r0, #0
 8007046:	b003      	add	sp, #12
 8007048:	f85d eb04 	ldr.w	lr, [sp], #4
 800704c:	f000 b88e 	b.w	800716c <__kernel_sinf>
 8007050:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007054:	d304      	bcc.n	8007060 <sinf+0x30>
 8007056:	ee30 0a40 	vsub.f32	s0, s0, s0
 800705a:	b003      	add	sp, #12
 800705c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007060:	4668      	mov	r0, sp
 8007062:	f000 f8cb 	bl	80071fc <__ieee754_rem_pio2f>
 8007066:	f000 0003 	and.w	r0, r0, #3
 800706a:	2801      	cmp	r0, #1
 800706c:	d00a      	beq.n	8007084 <sinf+0x54>
 800706e:	2802      	cmp	r0, #2
 8007070:	d00f      	beq.n	8007092 <sinf+0x62>
 8007072:	b9c0      	cbnz	r0, 80070a6 <sinf+0x76>
 8007074:	eddd 0a01 	vldr	s1, [sp, #4]
 8007078:	ed9d 0a00 	vldr	s0, [sp]
 800707c:	2001      	movs	r0, #1
 800707e:	f000 f875 	bl	800716c <__kernel_sinf>
 8007082:	e7ea      	b.n	800705a <sinf+0x2a>
 8007084:	eddd 0a01 	vldr	s1, [sp, #4]
 8007088:	ed9d 0a00 	vldr	s0, [sp]
 800708c:	f000 f816 	bl	80070bc <__kernel_cosf>
 8007090:	e7e3      	b.n	800705a <sinf+0x2a>
 8007092:	eddd 0a01 	vldr	s1, [sp, #4]
 8007096:	ed9d 0a00 	vldr	s0, [sp]
 800709a:	2001      	movs	r0, #1
 800709c:	f000 f866 	bl	800716c <__kernel_sinf>
 80070a0:	eeb1 0a40 	vneg.f32	s0, s0
 80070a4:	e7d9      	b.n	800705a <sinf+0x2a>
 80070a6:	eddd 0a01 	vldr	s1, [sp, #4]
 80070aa:	ed9d 0a00 	vldr	s0, [sp]
 80070ae:	f000 f805 	bl	80070bc <__kernel_cosf>
 80070b2:	e7f5      	b.n	80070a0 <sinf+0x70>
 80070b4:	3f490fd8 	.word	0x3f490fd8
 80070b8:	00000000 	.word	0x00000000

080070bc <__kernel_cosf>:
 80070bc:	ee10 3a10 	vmov	r3, s0
 80070c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070c4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80070c8:	eef0 6a40 	vmov.f32	s13, s0
 80070cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80070d0:	d204      	bcs.n	80070dc <__kernel_cosf+0x20>
 80070d2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80070d6:	ee17 2a90 	vmov	r2, s15
 80070da:	b342      	cbz	r2, 800712e <__kernel_cosf+0x72>
 80070dc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80070e0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800714c <__kernel_cosf+0x90>
 80070e4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8007150 <__kernel_cosf+0x94>
 80070e8:	4a1a      	ldr	r2, [pc, #104]	@ (8007154 <__kernel_cosf+0x98>)
 80070ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 80070ee:	4293      	cmp	r3, r2
 80070f0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007158 <__kernel_cosf+0x9c>
 80070f4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80070f8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800715c <__kernel_cosf+0xa0>
 80070fc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007100:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8007160 <__kernel_cosf+0xa4>
 8007104:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007108:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8007164 <__kernel_cosf+0xa8>
 800710c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007110:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8007114:	ee26 6a07 	vmul.f32	s12, s12, s14
 8007118:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800711c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8007120:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007124:	d804      	bhi.n	8007130 <__kernel_cosf+0x74>
 8007126:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800712a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800712e:	4770      	bx	lr
 8007130:	4a0d      	ldr	r2, [pc, #52]	@ (8007168 <__kernel_cosf+0xac>)
 8007132:	4293      	cmp	r3, r2
 8007134:	bf9a      	itte	ls
 8007136:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800713a:	ee07 3a10 	vmovls	s14, r3
 800713e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8007142:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007146:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800714a:	e7ec      	b.n	8007126 <__kernel_cosf+0x6a>
 800714c:	ad47d74e 	.word	0xad47d74e
 8007150:	310f74f6 	.word	0x310f74f6
 8007154:	3e999999 	.word	0x3e999999
 8007158:	b493f27c 	.word	0xb493f27c
 800715c:	37d00d01 	.word	0x37d00d01
 8007160:	bab60b61 	.word	0xbab60b61
 8007164:	3d2aaaab 	.word	0x3d2aaaab
 8007168:	3f480000 	.word	0x3f480000

0800716c <__kernel_sinf>:
 800716c:	ee10 3a10 	vmov	r3, s0
 8007170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007174:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8007178:	d204      	bcs.n	8007184 <__kernel_sinf+0x18>
 800717a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800717e:	ee17 3a90 	vmov	r3, s15
 8007182:	b35b      	cbz	r3, 80071dc <__kernel_sinf+0x70>
 8007184:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007188:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80071e0 <__kernel_sinf+0x74>
 800718c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80071e4 <__kernel_sinf+0x78>
 8007190:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007194:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80071e8 <__kernel_sinf+0x7c>
 8007198:	eee6 7a07 	vfma.f32	s15, s12, s14
 800719c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80071ec <__kernel_sinf+0x80>
 80071a0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80071a4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80071f0 <__kernel_sinf+0x84>
 80071a8:	ee60 6a07 	vmul.f32	s13, s0, s14
 80071ac:	eee6 7a07 	vfma.f32	s15, s12, s14
 80071b0:	b930      	cbnz	r0, 80071c0 <__kernel_sinf+0x54>
 80071b2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80071f4 <__kernel_sinf+0x88>
 80071b6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80071ba:	eea6 0a26 	vfma.f32	s0, s12, s13
 80071be:	4770      	bx	lr
 80071c0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80071c4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80071c8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80071cc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80071d0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80071f8 <__kernel_sinf+0x8c>
 80071d4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80071d8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	2f2ec9d3 	.word	0x2f2ec9d3
 80071e4:	b2d72f34 	.word	0xb2d72f34
 80071e8:	3638ef1b 	.word	0x3638ef1b
 80071ec:	b9500d01 	.word	0xb9500d01
 80071f0:	3c088889 	.word	0x3c088889
 80071f4:	be2aaaab 	.word	0xbe2aaaab
 80071f8:	3e2aaaab 	.word	0x3e2aaaab

080071fc <__ieee754_rem_pio2f>:
 80071fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071fe:	ee10 6a10 	vmov	r6, s0
 8007202:	4b88      	ldr	r3, [pc, #544]	@ (8007424 <__ieee754_rem_pio2f+0x228>)
 8007204:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8007208:	429d      	cmp	r5, r3
 800720a:	b087      	sub	sp, #28
 800720c:	4604      	mov	r4, r0
 800720e:	d805      	bhi.n	800721c <__ieee754_rem_pio2f+0x20>
 8007210:	2300      	movs	r3, #0
 8007212:	ed80 0a00 	vstr	s0, [r0]
 8007216:	6043      	str	r3, [r0, #4]
 8007218:	2000      	movs	r0, #0
 800721a:	e022      	b.n	8007262 <__ieee754_rem_pio2f+0x66>
 800721c:	4b82      	ldr	r3, [pc, #520]	@ (8007428 <__ieee754_rem_pio2f+0x22c>)
 800721e:	429d      	cmp	r5, r3
 8007220:	d83a      	bhi.n	8007298 <__ieee754_rem_pio2f+0x9c>
 8007222:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8007226:	2e00      	cmp	r6, #0
 8007228:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800742c <__ieee754_rem_pio2f+0x230>
 800722c:	4a80      	ldr	r2, [pc, #512]	@ (8007430 <__ieee754_rem_pio2f+0x234>)
 800722e:	f023 030f 	bic.w	r3, r3, #15
 8007232:	dd18      	ble.n	8007266 <__ieee754_rem_pio2f+0x6a>
 8007234:	4293      	cmp	r3, r2
 8007236:	ee70 7a47 	vsub.f32	s15, s0, s14
 800723a:	bf09      	itett	eq
 800723c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8007434 <__ieee754_rem_pio2f+0x238>
 8007240:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8007438 <__ieee754_rem_pio2f+0x23c>
 8007244:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800743c <__ieee754_rem_pio2f+0x240>
 8007248:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800724c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8007250:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007254:	ed80 7a00 	vstr	s14, [r0]
 8007258:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800725c:	edc0 7a01 	vstr	s15, [r0, #4]
 8007260:	2001      	movs	r0, #1
 8007262:	b007      	add	sp, #28
 8007264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007266:	4293      	cmp	r3, r2
 8007268:	ee70 7a07 	vadd.f32	s15, s0, s14
 800726c:	bf09      	itett	eq
 800726e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8007434 <__ieee754_rem_pio2f+0x238>
 8007272:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8007438 <__ieee754_rem_pio2f+0x23c>
 8007276:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800743c <__ieee754_rem_pio2f+0x240>
 800727a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800727e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007282:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007286:	ed80 7a00 	vstr	s14, [r0]
 800728a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800728e:	edc0 7a01 	vstr	s15, [r0, #4]
 8007292:	f04f 30ff 	mov.w	r0, #4294967295
 8007296:	e7e4      	b.n	8007262 <__ieee754_rem_pio2f+0x66>
 8007298:	4b69      	ldr	r3, [pc, #420]	@ (8007440 <__ieee754_rem_pio2f+0x244>)
 800729a:	429d      	cmp	r5, r3
 800729c:	d873      	bhi.n	8007386 <__ieee754_rem_pio2f+0x18a>
 800729e:	f000 f8dd 	bl	800745c <fabsf>
 80072a2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8007444 <__ieee754_rem_pio2f+0x248>
 80072a6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80072aa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80072ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80072b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80072b6:	ee17 0a90 	vmov	r0, s15
 80072ba:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800742c <__ieee754_rem_pio2f+0x230>
 80072be:	eea7 0a67 	vfms.f32	s0, s14, s15
 80072c2:	281f      	cmp	r0, #31
 80072c4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007438 <__ieee754_rem_pio2f+0x23c>
 80072c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072cc:	eeb1 6a47 	vneg.f32	s12, s14
 80072d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80072d4:	ee16 1a90 	vmov	r1, s13
 80072d8:	dc09      	bgt.n	80072ee <__ieee754_rem_pio2f+0xf2>
 80072da:	4a5b      	ldr	r2, [pc, #364]	@ (8007448 <__ieee754_rem_pio2f+0x24c>)
 80072dc:	1e47      	subs	r7, r0, #1
 80072de:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80072e2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80072e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d107      	bne.n	80072fe <__ieee754_rem_pio2f+0x102>
 80072ee:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80072f2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80072f6:	2a08      	cmp	r2, #8
 80072f8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80072fc:	dc14      	bgt.n	8007328 <__ieee754_rem_pio2f+0x12c>
 80072fe:	6021      	str	r1, [r4, #0]
 8007300:	ed94 7a00 	vldr	s14, [r4]
 8007304:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007308:	2e00      	cmp	r6, #0
 800730a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800730e:	ed84 0a01 	vstr	s0, [r4, #4]
 8007312:	daa6      	bge.n	8007262 <__ieee754_rem_pio2f+0x66>
 8007314:	eeb1 7a47 	vneg.f32	s14, s14
 8007318:	eeb1 0a40 	vneg.f32	s0, s0
 800731c:	ed84 7a00 	vstr	s14, [r4]
 8007320:	ed84 0a01 	vstr	s0, [r4, #4]
 8007324:	4240      	negs	r0, r0
 8007326:	e79c      	b.n	8007262 <__ieee754_rem_pio2f+0x66>
 8007328:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8007434 <__ieee754_rem_pio2f+0x238>
 800732c:	eef0 6a40 	vmov.f32	s13, s0
 8007330:	eee6 6a25 	vfma.f32	s13, s12, s11
 8007334:	ee70 7a66 	vsub.f32	s15, s0, s13
 8007338:	eee6 7a25 	vfma.f32	s15, s12, s11
 800733c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800743c <__ieee754_rem_pio2f+0x240>
 8007340:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8007344:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8007348:	ee15 2a90 	vmov	r2, s11
 800734c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007350:	1a5b      	subs	r3, r3, r1
 8007352:	2b19      	cmp	r3, #25
 8007354:	dc04      	bgt.n	8007360 <__ieee754_rem_pio2f+0x164>
 8007356:	edc4 5a00 	vstr	s11, [r4]
 800735a:	eeb0 0a66 	vmov.f32	s0, s13
 800735e:	e7cf      	b.n	8007300 <__ieee754_rem_pio2f+0x104>
 8007360:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800744c <__ieee754_rem_pio2f+0x250>
 8007364:	eeb0 0a66 	vmov.f32	s0, s13
 8007368:	eea6 0a25 	vfma.f32	s0, s12, s11
 800736c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007370:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8007450 <__ieee754_rem_pio2f+0x254>
 8007374:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007378:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800737c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007380:	ed84 7a00 	vstr	s14, [r4]
 8007384:	e7bc      	b.n	8007300 <__ieee754_rem_pio2f+0x104>
 8007386:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800738a:	d306      	bcc.n	800739a <__ieee754_rem_pio2f+0x19e>
 800738c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007390:	edc0 7a01 	vstr	s15, [r0, #4]
 8007394:	edc0 7a00 	vstr	s15, [r0]
 8007398:	e73e      	b.n	8007218 <__ieee754_rem_pio2f+0x1c>
 800739a:	15ea      	asrs	r2, r5, #23
 800739c:	3a86      	subs	r2, #134	@ 0x86
 800739e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80073a2:	ee07 3a90 	vmov	s15, r3
 80073a6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80073aa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8007454 <__ieee754_rem_pio2f+0x258>
 80073ae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80073b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80073b6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80073ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80073be:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80073c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80073c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80073ca:	ed8d 7a04 	vstr	s14, [sp, #16]
 80073ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80073d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80073d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073da:	edcd 7a05 	vstr	s15, [sp, #20]
 80073de:	d11e      	bne.n	800741e <__ieee754_rem_pio2f+0x222>
 80073e0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80073e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e8:	bf0c      	ite	eq
 80073ea:	2301      	moveq	r3, #1
 80073ec:	2302      	movne	r3, #2
 80073ee:	491a      	ldr	r1, [pc, #104]	@ (8007458 <__ieee754_rem_pio2f+0x25c>)
 80073f0:	9101      	str	r1, [sp, #4]
 80073f2:	2102      	movs	r1, #2
 80073f4:	9100      	str	r1, [sp, #0]
 80073f6:	a803      	add	r0, sp, #12
 80073f8:	4621      	mov	r1, r4
 80073fa:	f000 f837 	bl	800746c <__kernel_rem_pio2f>
 80073fe:	2e00      	cmp	r6, #0
 8007400:	f6bf af2f 	bge.w	8007262 <__ieee754_rem_pio2f+0x66>
 8007404:	edd4 7a00 	vldr	s15, [r4]
 8007408:	eef1 7a67 	vneg.f32	s15, s15
 800740c:	edc4 7a00 	vstr	s15, [r4]
 8007410:	edd4 7a01 	vldr	s15, [r4, #4]
 8007414:	eef1 7a67 	vneg.f32	s15, s15
 8007418:	edc4 7a01 	vstr	s15, [r4, #4]
 800741c:	e782      	b.n	8007324 <__ieee754_rem_pio2f+0x128>
 800741e:	2303      	movs	r3, #3
 8007420:	e7e5      	b.n	80073ee <__ieee754_rem_pio2f+0x1f2>
 8007422:	bf00      	nop
 8007424:	3f490fd8 	.word	0x3f490fd8
 8007428:	4016cbe3 	.word	0x4016cbe3
 800742c:	3fc90f80 	.word	0x3fc90f80
 8007430:	3fc90fd0 	.word	0x3fc90fd0
 8007434:	37354400 	.word	0x37354400
 8007438:	37354443 	.word	0x37354443
 800743c:	2e85a308 	.word	0x2e85a308
 8007440:	43490f80 	.word	0x43490f80
 8007444:	3f22f984 	.word	0x3f22f984
 8007448:	08008b90 	.word	0x08008b90
 800744c:	2e85a300 	.word	0x2e85a300
 8007450:	248d3132 	.word	0x248d3132
 8007454:	43800000 	.word	0x43800000
 8007458:	08008c10 	.word	0x08008c10

0800745c <fabsf>:
 800745c:	ee10 3a10 	vmov	r3, s0
 8007460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007464:	ee00 3a10 	vmov	s0, r3
 8007468:	4770      	bx	lr
	...

0800746c <__kernel_rem_pio2f>:
 800746c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007470:	ed2d 8b04 	vpush	{d8-d9}
 8007474:	b0d9      	sub	sp, #356	@ 0x164
 8007476:	4690      	mov	r8, r2
 8007478:	9001      	str	r0, [sp, #4]
 800747a:	4ab6      	ldr	r2, [pc, #728]	@ (8007754 <__kernel_rem_pio2f+0x2e8>)
 800747c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800747e:	f118 0f04 	cmn.w	r8, #4
 8007482:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8007486:	460f      	mov	r7, r1
 8007488:	f103 3bff 	add.w	fp, r3, #4294967295
 800748c:	db26      	blt.n	80074dc <__kernel_rem_pio2f+0x70>
 800748e:	f1b8 0203 	subs.w	r2, r8, #3
 8007492:	bf48      	it	mi
 8007494:	f108 0204 	addmi.w	r2, r8, #4
 8007498:	10d2      	asrs	r2, r2, #3
 800749a:	1c55      	adds	r5, r2, #1
 800749c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800749e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 80074a2:	00e8      	lsls	r0, r5, #3
 80074a4:	eba2 060b 	sub.w	r6, r2, fp
 80074a8:	9002      	str	r0, [sp, #8]
 80074aa:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80074ae:	eb0a 0c0b 	add.w	ip, sl, fp
 80074b2:	ac1c      	add	r4, sp, #112	@ 0x70
 80074b4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80074b8:	2000      	movs	r0, #0
 80074ba:	4560      	cmp	r0, ip
 80074bc:	dd10      	ble.n	80074e0 <__kernel_rem_pio2f+0x74>
 80074be:	a91c      	add	r1, sp, #112	@ 0x70
 80074c0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80074c4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80074c8:	2600      	movs	r6, #0
 80074ca:	4556      	cmp	r6, sl
 80074cc:	dc24      	bgt.n	8007518 <__kernel_rem_pio2f+0xac>
 80074ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80074d2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 80074d6:	4684      	mov	ip, r0
 80074d8:	2400      	movs	r4, #0
 80074da:	e016      	b.n	800750a <__kernel_rem_pio2f+0x9e>
 80074dc:	2200      	movs	r2, #0
 80074de:	e7dc      	b.n	800749a <__kernel_rem_pio2f+0x2e>
 80074e0:	42c6      	cmn	r6, r0
 80074e2:	bf5d      	ittte	pl
 80074e4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80074e8:	ee07 1a90 	vmovpl	s15, r1
 80074ec:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80074f0:	eef0 7a47 	vmovmi.f32	s15, s14
 80074f4:	ece4 7a01 	vstmia	r4!, {s15}
 80074f8:	3001      	adds	r0, #1
 80074fa:	e7de      	b.n	80074ba <__kernel_rem_pio2f+0x4e>
 80074fc:	ecfe 6a01 	vldmia	lr!, {s13}
 8007500:	ed3c 7a01 	vldmdb	ip!, {s14}
 8007504:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007508:	3401      	adds	r4, #1
 800750a:	455c      	cmp	r4, fp
 800750c:	ddf6      	ble.n	80074fc <__kernel_rem_pio2f+0x90>
 800750e:	ece9 7a01 	vstmia	r9!, {s15}
 8007512:	3601      	adds	r6, #1
 8007514:	3004      	adds	r0, #4
 8007516:	e7d8      	b.n	80074ca <__kernel_rem_pio2f+0x5e>
 8007518:	a908      	add	r1, sp, #32
 800751a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800751e:	9104      	str	r1, [sp, #16]
 8007520:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8007522:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8007760 <__kernel_rem_pio2f+0x2f4>
 8007526:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800775c <__kernel_rem_pio2f+0x2f0>
 800752a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800752e:	9203      	str	r2, [sp, #12]
 8007530:	4654      	mov	r4, sl
 8007532:	00a2      	lsls	r2, r4, #2
 8007534:	9205      	str	r2, [sp, #20]
 8007536:	aa58      	add	r2, sp, #352	@ 0x160
 8007538:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800753c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8007540:	a944      	add	r1, sp, #272	@ 0x110
 8007542:	aa08      	add	r2, sp, #32
 8007544:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8007548:	4694      	mov	ip, r2
 800754a:	4626      	mov	r6, r4
 800754c:	2e00      	cmp	r6, #0
 800754e:	dc4c      	bgt.n	80075ea <__kernel_rem_pio2f+0x17e>
 8007550:	4628      	mov	r0, r5
 8007552:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007556:	f000 f9f1 	bl	800793c <scalbnf>
 800755a:	eeb0 8a40 	vmov.f32	s16, s0
 800755e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8007562:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007566:	f000 fa4f 	bl	8007a08 <floorf>
 800756a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800756e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8007572:	2d00      	cmp	r5, #0
 8007574:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007578:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800757c:	ee17 9a90 	vmov	r9, s15
 8007580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007584:	ee38 8a67 	vsub.f32	s16, s16, s15
 8007588:	dd41      	ble.n	800760e <__kernel_rem_pio2f+0x1a2>
 800758a:	f104 3cff 	add.w	ip, r4, #4294967295
 800758e:	a908      	add	r1, sp, #32
 8007590:	f1c5 0e08 	rsb	lr, r5, #8
 8007594:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8007598:	fa46 f00e 	asr.w	r0, r6, lr
 800759c:	4481      	add	r9, r0
 800759e:	fa00 f00e 	lsl.w	r0, r0, lr
 80075a2:	1a36      	subs	r6, r6, r0
 80075a4:	f1c5 0007 	rsb	r0, r5, #7
 80075a8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80075ac:	4106      	asrs	r6, r0
 80075ae:	2e00      	cmp	r6, #0
 80075b0:	dd3c      	ble.n	800762c <__kernel_rem_pio2f+0x1c0>
 80075b2:	f04f 0e00 	mov.w	lr, #0
 80075b6:	f109 0901 	add.w	r9, r9, #1
 80075ba:	4670      	mov	r0, lr
 80075bc:	4574      	cmp	r4, lr
 80075be:	dc68      	bgt.n	8007692 <__kernel_rem_pio2f+0x226>
 80075c0:	2d00      	cmp	r5, #0
 80075c2:	dd03      	ble.n	80075cc <__kernel_rem_pio2f+0x160>
 80075c4:	2d01      	cmp	r5, #1
 80075c6:	d074      	beq.n	80076b2 <__kernel_rem_pio2f+0x246>
 80075c8:	2d02      	cmp	r5, #2
 80075ca:	d07d      	beq.n	80076c8 <__kernel_rem_pio2f+0x25c>
 80075cc:	2e02      	cmp	r6, #2
 80075ce:	d12d      	bne.n	800762c <__kernel_rem_pio2f+0x1c0>
 80075d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80075d4:	ee30 8a48 	vsub.f32	s16, s0, s16
 80075d8:	b340      	cbz	r0, 800762c <__kernel_rem_pio2f+0x1c0>
 80075da:	4628      	mov	r0, r5
 80075dc:	9306      	str	r3, [sp, #24]
 80075de:	f000 f9ad 	bl	800793c <scalbnf>
 80075e2:	9b06      	ldr	r3, [sp, #24]
 80075e4:	ee38 8a40 	vsub.f32	s16, s16, s0
 80075e8:	e020      	b.n	800762c <__kernel_rem_pio2f+0x1c0>
 80075ea:	ee60 7a28 	vmul.f32	s15, s0, s17
 80075ee:	3e01      	subs	r6, #1
 80075f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80075f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075f8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80075fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007600:	ecac 0a01 	vstmia	ip!, {s0}
 8007604:	ed30 0a01 	vldmdb	r0!, {s0}
 8007608:	ee37 0a80 	vadd.f32	s0, s15, s0
 800760c:	e79e      	b.n	800754c <__kernel_rem_pio2f+0xe0>
 800760e:	d105      	bne.n	800761c <__kernel_rem_pio2f+0x1b0>
 8007610:	1e60      	subs	r0, r4, #1
 8007612:	a908      	add	r1, sp, #32
 8007614:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8007618:	11f6      	asrs	r6, r6, #7
 800761a:	e7c8      	b.n	80075ae <__kernel_rem_pio2f+0x142>
 800761c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007620:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007628:	da31      	bge.n	800768e <__kernel_rem_pio2f+0x222>
 800762a:	2600      	movs	r6, #0
 800762c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007634:	f040 8098 	bne.w	8007768 <__kernel_rem_pio2f+0x2fc>
 8007638:	1e60      	subs	r0, r4, #1
 800763a:	2200      	movs	r2, #0
 800763c:	4550      	cmp	r0, sl
 800763e:	da4b      	bge.n	80076d8 <__kernel_rem_pio2f+0x26c>
 8007640:	2a00      	cmp	r2, #0
 8007642:	d065      	beq.n	8007710 <__kernel_rem_pio2f+0x2a4>
 8007644:	3c01      	subs	r4, #1
 8007646:	ab08      	add	r3, sp, #32
 8007648:	3d08      	subs	r5, #8
 800764a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d0f8      	beq.n	8007644 <__kernel_rem_pio2f+0x1d8>
 8007652:	4628      	mov	r0, r5
 8007654:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007658:	f000 f970 	bl	800793c <scalbnf>
 800765c:	1c63      	adds	r3, r4, #1
 800765e:	aa44      	add	r2, sp, #272	@ 0x110
 8007660:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007760 <__kernel_rem_pio2f+0x2f4>
 8007664:	0099      	lsls	r1, r3, #2
 8007666:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800766a:	4623      	mov	r3, r4
 800766c:	2b00      	cmp	r3, #0
 800766e:	f280 80a9 	bge.w	80077c4 <__kernel_rem_pio2f+0x358>
 8007672:	4623      	mov	r3, r4
 8007674:	2b00      	cmp	r3, #0
 8007676:	f2c0 80c7 	blt.w	8007808 <__kernel_rem_pio2f+0x39c>
 800767a:	aa44      	add	r2, sp, #272	@ 0x110
 800767c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8007680:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8007758 <__kernel_rem_pio2f+0x2ec>
 8007684:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 8007688:	2000      	movs	r0, #0
 800768a:	1ae2      	subs	r2, r4, r3
 800768c:	e0b1      	b.n	80077f2 <__kernel_rem_pio2f+0x386>
 800768e:	2602      	movs	r6, #2
 8007690:	e78f      	b.n	80075b2 <__kernel_rem_pio2f+0x146>
 8007692:	f852 1b04 	ldr.w	r1, [r2], #4
 8007696:	b948      	cbnz	r0, 80076ac <__kernel_rem_pio2f+0x240>
 8007698:	b121      	cbz	r1, 80076a4 <__kernel_rem_pio2f+0x238>
 800769a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800769e:	f842 1c04 	str.w	r1, [r2, #-4]
 80076a2:	2101      	movs	r1, #1
 80076a4:	f10e 0e01 	add.w	lr, lr, #1
 80076a8:	4608      	mov	r0, r1
 80076aa:	e787      	b.n	80075bc <__kernel_rem_pio2f+0x150>
 80076ac:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80076b0:	e7f5      	b.n	800769e <__kernel_rem_pio2f+0x232>
 80076b2:	f104 3cff 	add.w	ip, r4, #4294967295
 80076b6:	aa08      	add	r2, sp, #32
 80076b8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80076bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80076c0:	a908      	add	r1, sp, #32
 80076c2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80076c6:	e781      	b.n	80075cc <__kernel_rem_pio2f+0x160>
 80076c8:	f104 3cff 	add.w	ip, r4, #4294967295
 80076cc:	aa08      	add	r2, sp, #32
 80076ce:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80076d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80076d6:	e7f3      	b.n	80076c0 <__kernel_rem_pio2f+0x254>
 80076d8:	a908      	add	r1, sp, #32
 80076da:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80076de:	3801      	subs	r0, #1
 80076e0:	430a      	orrs	r2, r1
 80076e2:	e7ab      	b.n	800763c <__kernel_rem_pio2f+0x1d0>
 80076e4:	3201      	adds	r2, #1
 80076e6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80076ea:	2e00      	cmp	r6, #0
 80076ec:	d0fa      	beq.n	80076e4 <__kernel_rem_pio2f+0x278>
 80076ee:	9905      	ldr	r1, [sp, #20]
 80076f0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80076f4:	eb0d 0001 	add.w	r0, sp, r1
 80076f8:	18e6      	adds	r6, r4, r3
 80076fa:	a91c      	add	r1, sp, #112	@ 0x70
 80076fc:	f104 0c01 	add.w	ip, r4, #1
 8007700:	384c      	subs	r0, #76	@ 0x4c
 8007702:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8007706:	4422      	add	r2, r4
 8007708:	4562      	cmp	r2, ip
 800770a:	da04      	bge.n	8007716 <__kernel_rem_pio2f+0x2aa>
 800770c:	4614      	mov	r4, r2
 800770e:	e710      	b.n	8007532 <__kernel_rem_pio2f+0xc6>
 8007710:	9804      	ldr	r0, [sp, #16]
 8007712:	2201      	movs	r2, #1
 8007714:	e7e7      	b.n	80076e6 <__kernel_rem_pio2f+0x27a>
 8007716:	9903      	ldr	r1, [sp, #12]
 8007718:	f8dd e004 	ldr.w	lr, [sp, #4]
 800771c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8007720:	9105      	str	r1, [sp, #20]
 8007722:	ee07 1a90 	vmov	s15, r1
 8007726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800772a:	2400      	movs	r4, #0
 800772c:	ece6 7a01 	vstmia	r6!, {s15}
 8007730:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 8007734:	46b1      	mov	r9, r6
 8007736:	455c      	cmp	r4, fp
 8007738:	dd04      	ble.n	8007744 <__kernel_rem_pio2f+0x2d8>
 800773a:	ece0 7a01 	vstmia	r0!, {s15}
 800773e:	f10c 0c01 	add.w	ip, ip, #1
 8007742:	e7e1      	b.n	8007708 <__kernel_rem_pio2f+0x29c>
 8007744:	ecfe 6a01 	vldmia	lr!, {s13}
 8007748:	ed39 7a01 	vldmdb	r9!, {s14}
 800774c:	3401      	adds	r4, #1
 800774e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007752:	e7f0      	b.n	8007736 <__kernel_rem_pio2f+0x2ca>
 8007754:	08008f54 	.word	0x08008f54
 8007758:	08008f28 	.word	0x08008f28
 800775c:	43800000 	.word	0x43800000
 8007760:	3b800000 	.word	0x3b800000
 8007764:	00000000 	.word	0x00000000
 8007768:	9b02      	ldr	r3, [sp, #8]
 800776a:	eeb0 0a48 	vmov.f32	s0, s16
 800776e:	eba3 0008 	sub.w	r0, r3, r8
 8007772:	f000 f8e3 	bl	800793c <scalbnf>
 8007776:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800775c <__kernel_rem_pio2f+0x2f0>
 800777a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800777e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007782:	db19      	blt.n	80077b8 <__kernel_rem_pio2f+0x34c>
 8007784:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8007760 <__kernel_rem_pio2f+0x2f4>
 8007788:	ee60 7a27 	vmul.f32	s15, s0, s15
 800778c:	aa08      	add	r2, sp, #32
 800778e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007792:	3508      	adds	r5, #8
 8007794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007798:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800779c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80077a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80077a4:	ee10 3a10 	vmov	r3, s0
 80077a8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80077ac:	ee17 3a90 	vmov	r3, s15
 80077b0:	3401      	adds	r4, #1
 80077b2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80077b6:	e74c      	b.n	8007652 <__kernel_rem_pio2f+0x1e6>
 80077b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80077bc:	aa08      	add	r2, sp, #32
 80077be:	ee10 3a10 	vmov	r3, s0
 80077c2:	e7f6      	b.n	80077b2 <__kernel_rem_pio2f+0x346>
 80077c4:	a808      	add	r0, sp, #32
 80077c6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80077ca:	9001      	str	r0, [sp, #4]
 80077cc:	ee07 0a90 	vmov	s15, r0
 80077d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077d4:	3b01      	subs	r3, #1
 80077d6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80077da:	ee20 0a07 	vmul.f32	s0, s0, s14
 80077de:	ed62 7a01 	vstmdb	r2!, {s15}
 80077e2:	e743      	b.n	800766c <__kernel_rem_pio2f+0x200>
 80077e4:	ecfc 6a01 	vldmia	ip!, {s13}
 80077e8:	ecb5 7a01 	vldmia	r5!, {s14}
 80077ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 80077f0:	3001      	adds	r0, #1
 80077f2:	4550      	cmp	r0, sl
 80077f4:	dc01      	bgt.n	80077fa <__kernel_rem_pio2f+0x38e>
 80077f6:	4290      	cmp	r0, r2
 80077f8:	ddf4      	ble.n	80077e4 <__kernel_rem_pio2f+0x378>
 80077fa:	a858      	add	r0, sp, #352	@ 0x160
 80077fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007800:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8007804:	3b01      	subs	r3, #1
 8007806:	e735      	b.n	8007674 <__kernel_rem_pio2f+0x208>
 8007808:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800780a:	2b02      	cmp	r3, #2
 800780c:	dc09      	bgt.n	8007822 <__kernel_rem_pio2f+0x3b6>
 800780e:	2b00      	cmp	r3, #0
 8007810:	dc27      	bgt.n	8007862 <__kernel_rem_pio2f+0x3f6>
 8007812:	d040      	beq.n	8007896 <__kernel_rem_pio2f+0x42a>
 8007814:	f009 0007 	and.w	r0, r9, #7
 8007818:	b059      	add	sp, #356	@ 0x164
 800781a:	ecbd 8b04 	vpop	{d8-d9}
 800781e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007822:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007824:	2b03      	cmp	r3, #3
 8007826:	d1f5      	bne.n	8007814 <__kernel_rem_pio2f+0x3a8>
 8007828:	aa30      	add	r2, sp, #192	@ 0xc0
 800782a:	1f0b      	subs	r3, r1, #4
 800782c:	4413      	add	r3, r2
 800782e:	461a      	mov	r2, r3
 8007830:	4620      	mov	r0, r4
 8007832:	2800      	cmp	r0, #0
 8007834:	dc50      	bgt.n	80078d8 <__kernel_rem_pio2f+0x46c>
 8007836:	4622      	mov	r2, r4
 8007838:	2a01      	cmp	r2, #1
 800783a:	dc5d      	bgt.n	80078f8 <__kernel_rem_pio2f+0x48c>
 800783c:	ab30      	add	r3, sp, #192	@ 0xc0
 800783e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 8007842:	440b      	add	r3, r1
 8007844:	2c01      	cmp	r4, #1
 8007846:	dc67      	bgt.n	8007918 <__kernel_rem_pio2f+0x4ac>
 8007848:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800784c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8007850:	2e00      	cmp	r6, #0
 8007852:	d167      	bne.n	8007924 <__kernel_rem_pio2f+0x4b8>
 8007854:	edc7 6a00 	vstr	s13, [r7]
 8007858:	ed87 7a01 	vstr	s14, [r7, #4]
 800785c:	edc7 7a02 	vstr	s15, [r7, #8]
 8007860:	e7d8      	b.n	8007814 <__kernel_rem_pio2f+0x3a8>
 8007862:	ab30      	add	r3, sp, #192	@ 0xc0
 8007864:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 8007868:	440b      	add	r3, r1
 800786a:	4622      	mov	r2, r4
 800786c:	2a00      	cmp	r2, #0
 800786e:	da24      	bge.n	80078ba <__kernel_rem_pio2f+0x44e>
 8007870:	b34e      	cbz	r6, 80078c6 <__kernel_rem_pio2f+0x45a>
 8007872:	eef1 7a47 	vneg.f32	s15, s14
 8007876:	edc7 7a00 	vstr	s15, [r7]
 800787a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800787e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007882:	aa31      	add	r2, sp, #196	@ 0xc4
 8007884:	2301      	movs	r3, #1
 8007886:	429c      	cmp	r4, r3
 8007888:	da20      	bge.n	80078cc <__kernel_rem_pio2f+0x460>
 800788a:	b10e      	cbz	r6, 8007890 <__kernel_rem_pio2f+0x424>
 800788c:	eef1 7a67 	vneg.f32	s15, s15
 8007890:	edc7 7a01 	vstr	s15, [r7, #4]
 8007894:	e7be      	b.n	8007814 <__kernel_rem_pio2f+0x3a8>
 8007896:	ab30      	add	r3, sp, #192	@ 0xc0
 8007898:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8007764 <__kernel_rem_pio2f+0x2f8>
 800789c:	440b      	add	r3, r1
 800789e:	2c00      	cmp	r4, #0
 80078a0:	da05      	bge.n	80078ae <__kernel_rem_pio2f+0x442>
 80078a2:	b10e      	cbz	r6, 80078a8 <__kernel_rem_pio2f+0x43c>
 80078a4:	eef1 7a67 	vneg.f32	s15, s15
 80078a8:	edc7 7a00 	vstr	s15, [r7]
 80078ac:	e7b2      	b.n	8007814 <__kernel_rem_pio2f+0x3a8>
 80078ae:	ed33 7a01 	vldmdb	r3!, {s14}
 80078b2:	3c01      	subs	r4, #1
 80078b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078b8:	e7f1      	b.n	800789e <__kernel_rem_pio2f+0x432>
 80078ba:	ed73 7a01 	vldmdb	r3!, {s15}
 80078be:	3a01      	subs	r2, #1
 80078c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078c4:	e7d2      	b.n	800786c <__kernel_rem_pio2f+0x400>
 80078c6:	eef0 7a47 	vmov.f32	s15, s14
 80078ca:	e7d4      	b.n	8007876 <__kernel_rem_pio2f+0x40a>
 80078cc:	ecb2 7a01 	vldmia	r2!, {s14}
 80078d0:	3301      	adds	r3, #1
 80078d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078d6:	e7d6      	b.n	8007886 <__kernel_rem_pio2f+0x41a>
 80078d8:	ed72 7a01 	vldmdb	r2!, {s15}
 80078dc:	edd2 6a01 	vldr	s13, [r2, #4]
 80078e0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80078e4:	3801      	subs	r0, #1
 80078e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078ea:	ed82 7a00 	vstr	s14, [r2]
 80078ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078f2:	edc2 7a01 	vstr	s15, [r2, #4]
 80078f6:	e79c      	b.n	8007832 <__kernel_rem_pio2f+0x3c6>
 80078f8:	ed73 7a01 	vldmdb	r3!, {s15}
 80078fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8007900:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007904:	3a01      	subs	r2, #1
 8007906:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800790a:	ed83 7a00 	vstr	s14, [r3]
 800790e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007912:	edc3 7a01 	vstr	s15, [r3, #4]
 8007916:	e78f      	b.n	8007838 <__kernel_rem_pio2f+0x3cc>
 8007918:	ed33 7a01 	vldmdb	r3!, {s14}
 800791c:	3c01      	subs	r4, #1
 800791e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007922:	e78f      	b.n	8007844 <__kernel_rem_pio2f+0x3d8>
 8007924:	eef1 6a66 	vneg.f32	s13, s13
 8007928:	eeb1 7a47 	vneg.f32	s14, s14
 800792c:	edc7 6a00 	vstr	s13, [r7]
 8007930:	ed87 7a01 	vstr	s14, [r7, #4]
 8007934:	eef1 7a67 	vneg.f32	s15, s15
 8007938:	e790      	b.n	800785c <__kernel_rem_pio2f+0x3f0>
 800793a:	bf00      	nop

0800793c <scalbnf>:
 800793c:	ee10 3a10 	vmov	r3, s0
 8007940:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007944:	d02b      	beq.n	800799e <scalbnf+0x62>
 8007946:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800794a:	d302      	bcc.n	8007952 <scalbnf+0x16>
 800794c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007950:	4770      	bx	lr
 8007952:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007956:	d123      	bne.n	80079a0 <scalbnf+0x64>
 8007958:	4b24      	ldr	r3, [pc, #144]	@ (80079ec <scalbnf+0xb0>)
 800795a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80079f0 <scalbnf+0xb4>
 800795e:	4298      	cmp	r0, r3
 8007960:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007964:	db17      	blt.n	8007996 <scalbnf+0x5a>
 8007966:	ee10 3a10 	vmov	r3, s0
 800796a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800796e:	3a19      	subs	r2, #25
 8007970:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007974:	4288      	cmp	r0, r1
 8007976:	dd15      	ble.n	80079a4 <scalbnf+0x68>
 8007978:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80079f4 <scalbnf+0xb8>
 800797c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80079f8 <scalbnf+0xbc>
 8007980:	ee10 3a10 	vmov	r3, s0
 8007984:	eeb0 7a67 	vmov.f32	s14, s15
 8007988:	2b00      	cmp	r3, #0
 800798a:	bfb8      	it	lt
 800798c:	eef0 7a66 	vmovlt.f32	s15, s13
 8007990:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007994:	4770      	bx	lr
 8007996:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80079fc <scalbnf+0xc0>
 800799a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800799e:	4770      	bx	lr
 80079a0:	0dd2      	lsrs	r2, r2, #23
 80079a2:	e7e5      	b.n	8007970 <scalbnf+0x34>
 80079a4:	4410      	add	r0, r2
 80079a6:	28fe      	cmp	r0, #254	@ 0xfe
 80079a8:	dce6      	bgt.n	8007978 <scalbnf+0x3c>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	dd06      	ble.n	80079bc <scalbnf+0x80>
 80079ae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80079b2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80079b6:	ee00 3a10 	vmov	s0, r3
 80079ba:	4770      	bx	lr
 80079bc:	f110 0f16 	cmn.w	r0, #22
 80079c0:	da09      	bge.n	80079d6 <scalbnf+0x9a>
 80079c2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80079fc <scalbnf+0xc0>
 80079c6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007a00 <scalbnf+0xc4>
 80079ca:	ee10 3a10 	vmov	r3, s0
 80079ce:	eeb0 7a67 	vmov.f32	s14, s15
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	e7d9      	b.n	800798a <scalbnf+0x4e>
 80079d6:	3019      	adds	r0, #25
 80079d8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80079dc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80079e0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007a04 <scalbnf+0xc8>
 80079e4:	ee07 3a90 	vmov	s15, r3
 80079e8:	e7d7      	b.n	800799a <scalbnf+0x5e>
 80079ea:	bf00      	nop
 80079ec:	ffff3cb0 	.word	0xffff3cb0
 80079f0:	4c000000 	.word	0x4c000000
 80079f4:	7149f2ca 	.word	0x7149f2ca
 80079f8:	f149f2ca 	.word	0xf149f2ca
 80079fc:	0da24260 	.word	0x0da24260
 8007a00:	8da24260 	.word	0x8da24260
 8007a04:	33000000 	.word	0x33000000

08007a08 <floorf>:
 8007a08:	ee10 3a10 	vmov	r3, s0
 8007a0c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007a10:	3a7f      	subs	r2, #127	@ 0x7f
 8007a12:	2a16      	cmp	r2, #22
 8007a14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007a18:	dc2b      	bgt.n	8007a72 <floorf+0x6a>
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	da12      	bge.n	8007a44 <floorf+0x3c>
 8007a1e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007a84 <floorf+0x7c>
 8007a22:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007a26:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a2e:	dd06      	ble.n	8007a3e <floorf+0x36>
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	da24      	bge.n	8007a7e <floorf+0x76>
 8007a34:	2900      	cmp	r1, #0
 8007a36:	4b14      	ldr	r3, [pc, #80]	@ (8007a88 <floorf+0x80>)
 8007a38:	bf08      	it	eq
 8007a3a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007a3e:	ee00 3a10 	vmov	s0, r3
 8007a42:	4770      	bx	lr
 8007a44:	4911      	ldr	r1, [pc, #68]	@ (8007a8c <floorf+0x84>)
 8007a46:	4111      	asrs	r1, r2
 8007a48:	420b      	tst	r3, r1
 8007a4a:	d0fa      	beq.n	8007a42 <floorf+0x3a>
 8007a4c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8007a84 <floorf+0x7c>
 8007a50:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007a54:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a5c:	ddef      	ble.n	8007a3e <floorf+0x36>
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	bfbe      	ittt	lt
 8007a62:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8007a66:	fa40 f202 	asrlt.w	r2, r0, r2
 8007a6a:	189b      	addlt	r3, r3, r2
 8007a6c:	ea23 0301 	bic.w	r3, r3, r1
 8007a70:	e7e5      	b.n	8007a3e <floorf+0x36>
 8007a72:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007a76:	d3e4      	bcc.n	8007a42 <floorf+0x3a>
 8007a78:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007a7c:	4770      	bx	lr
 8007a7e:	2300      	movs	r3, #0
 8007a80:	e7dd      	b.n	8007a3e <floorf+0x36>
 8007a82:	bf00      	nop
 8007a84:	7149f2ca 	.word	0x7149f2ca
 8007a88:	bf800000 	.word	0xbf800000
 8007a8c:	007fffff 	.word	0x007fffff

08007a90 <_init>:
 8007a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a92:	bf00      	nop
 8007a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a96:	bc08      	pop	{r3}
 8007a98:	469e      	mov	lr, r3
 8007a9a:	4770      	bx	lr

08007a9c <_fini>:
 8007a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9e:	bf00      	nop
 8007aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aa2:	bc08      	pop	{r3}
 8007aa4:	469e      	mov	lr, r3
 8007aa6:	4770      	bx	lr
