// Seed: 4190319579
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9,
    input tri id_10
);
  module_0 modCall_1 (
      id_2,
      id_7
  );
  logic id_12;
  ;
  assign id_0 = -1;
  assign id_0 = id_12 == id_1;
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
endmodule
