# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do phase_to_amplitude_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {phase_to_amplitude.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:00 on Jul 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." phase_to_amplitude.vo 
# -- Compiling module phase_to_amplitude
# 
# Top level modules:
# 	phase_to_amplitude
# End time: 11:05:00 on Jul 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/my_designs/cordic_2 {C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:01 on Jul 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/my_designs/cordic_2" C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:05:01 on Jul 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb 
# Start time: 11:05:02 on Jul 05,2023
# Loading work.tb
# Loading work.phase_to_amplitude
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting simCLK_100MHZ started
# angle =                    60, 2aaaaaaa
# Simulation has finished** Note: $stop    : C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v(48)
#    Time: 1510 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v line 48
# End time: 11:12:42 on Jul 05,2023, Elapsed time: 0:07:40
# Errors: 0, Warnings: 0
