module vsin (p,n);
  .parameter ampl 
  .parameter dc 
  vsource #(sin.offset(NA( 0.)), .amplitude(ampl), .frequency( 1.), .delay(NA( 0.)), .damping(NA( 0.))  DC dc) V1 (.p(p),.n(n));
endmodule // vsin

parameter r=1 
parameter v=0 
test_xdt2 #() dut (.p(1),.n(0));
vsin #(.ampl(1),.dc(v)) v1 (.p(1),.n(0));
#Time       v(1)       idtddt(dut) ddtidt(dut) i(dut._b_ddt_0_p_ddt_0_n) i(dut._b_ddt_1_p_ddt_1_n) i(dut._b_idt_2_p_idt_2_n) iter(0)   
 0.         0.         0.         ??         0.         0.         0.         2.        
 0.1        0.58779    0.58779    ??         5.1531     5.1531     0.58779    46.       
 0.2        0.95106    0.95106    ??         1.9854     1.9854     0.95106    6.        
 0.3        0.95106    0.95106    ??        -1.9301    -1.9301     0.95106    6.        
 0.4        0.58779    0.58779    ??        -5.3354    -5.3354     0.58779    4.        
 0.5        0.         111.E-18   ??        -6.4203    -6.4203     111.E-18   4.        
 0.6       -0.58779   -0.58779    ??        -5.2104    -5.2104    -0.58779    6.        
 0.7       -0.95106   -0.95106    ??        -2.0427    -2.0427    -0.95106    6.        
 0.8       -0.95106   -0.95106    ??         1.8728     1.8728    -0.95106    6.        
 0.9       -0.58779   -0.58779    ??         5.3926     5.3926    -0.58779    3.        
 1.         0.         0.         ??         6.3631     6.3631     0.         3.        
Gnucap   System status
iterations: op=0, dc=0, tran=92, fourier=0, total=122
transient timesteps: accepted=23, rejected=7, total=30
nodes: user=1, subckt=0, model=1, total=2
dctran density=100.0%, ac density=100.0%
