-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pool_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv_1_out_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    conv_1_out_ce0 : OUT STD_LOGIC;
    conv_1_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_1_out_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    conv_1_out_ce1 : OUT STD_LOGIC;
    conv_1_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_pool_1_out_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    max_pool_1_out_ce0 : OUT STD_LOGIC;
    max_pool_1_out_we0 : OUT STD_LOGIC;
    max_pool_1_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of max_pool_1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "max_pool_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=20.184000,HLS_SYN_LAT=27937,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=243,HLS_SYN_LUT=1017,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_800000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_1A : STD_LOGIC_VECTOR (9 downto 0) := "0000011010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal max_0_reg_185 : STD_LOGIC_VECTOR (31 downto 0);
    signal mpr_0_reg_198 : STD_LOGIC_VECTOR (1 downto 0);
    signal f_fu_226_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal f_reg_624 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln13_fu_232_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln13_reg_629 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln10_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln13_1_fu_236_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln13_1_reg_634 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln13_fu_240_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln13_reg_639 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal r_fu_252_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_reg_647 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_258_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_reg_652 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln13_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal c_fu_272_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_reg_661 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln26_fu_286_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln26_reg_666 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln20_1_fu_296_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln20_1_reg_671 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln20_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_676 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal mpr_fu_306_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln28_1_fu_581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal f_0_reg_138 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_0_reg_150 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul_reg_161 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_0_reg_173 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln28_1_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_3_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_2_fu_616_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln28_fu_488_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_278_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln26_fu_290_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln20_fu_312_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_316_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln28_fu_325_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln28_fu_325_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln28_fu_331_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln28_fu_336_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_340_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_354_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln28_4_fu_348_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_364_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln28_1_fu_377_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_382_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln28_2_fu_390_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln28_2_fu_394_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln28_fu_404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln28_1_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln28_1_fu_418_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln28_1_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_426_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln28_2_fu_436_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln28_3_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_1_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_1_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln28_2_fu_497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln28_3_fu_515_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_501_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln28_3_fu_511_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln28_5_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_4_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_519_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln28_4_fu_529_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln28_7_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_6_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_2_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_3_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_2_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_3_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln35_fu_589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln35_fu_593_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_599_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln35_1_fu_607_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln35_1_fu_611_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln28_fu_325_p10 : STD_LOGIC_VECTOR (9 downto 0);

    component max_pool_1_fcmp_3bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    max_pool_1_fcmp_3bkb_U1 : component max_pool_1_fcmp_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => conv_1_out_q0,
        din1 => max_0_reg_185,
        opcode => ap_const_lv5_2,
        dout => tmp_6_fu_209_p2);

    max_pool_1_fcmp_3bkb_U2 : component max_pool_1_fcmp_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => conv_1_out_q1,
        din1 => select_ln28_fu_488_p3,
        opcode => ap_const_lv5_2,
        dout => tmp_9_fu_215_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln16_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln16_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_0_reg_173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                c_0_reg_173 <= c_reg_661;
            elsif (((icmp_ln13_fu_246_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c_0_reg_173 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    f_0_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                f_0_reg_138 <= f_reg_624;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                f_0_reg_138 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    max_0_reg_185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln20_reg_676 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                max_0_reg_185 <= select_ln28_1_fu_581_p3;
            elsif (((icmp_ln16_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max_0_reg_185 <= ap_const_lv32_800000;
            end if; 
        end if;
    end process;

    mpr_0_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln20_fu_300_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                mpr_0_reg_198 <= mpr_fu_306_p2;
            elsif (((icmp_ln16_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mpr_0_reg_198 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_mul_reg_161 <= add_ln13_reg_639;
            elsif (((icmp_ln10_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_reg_161 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    r_0_reg_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                r_0_reg_150 <= r_reg_647;
            elsif (((icmp_ln10_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_0_reg_150 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln13_reg_639 <= add_ln13_fu_240_p2;
                r_reg_647 <= r_fu_252_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c_reg_661 <= c_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                f_reg_624 <= f_fu_226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln20_reg_676 <= icmp_ln20_fu_300_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_246_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    shl_ln_reg_652(4 downto 1) <= shl_ln_fu_258_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln13_1_reg_634(5 downto 0) <= zext_ln13_1_fu_236_p1(5 downto 0);
                    zext_ln13_reg_629(5 downto 0) <= zext_ln13_fu_232_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    zext_ln20_1_reg_671(4 downto 1) <= zext_ln20_1_fu_296_p1(4 downto 1);
                    zext_ln26_reg_666(4 downto 1) <= zext_ln26_fu_286_p1(4 downto 1);
            end if;
        end if;
    end process;
    zext_ln13_reg_629(15 downto 6) <= "0000000000";
    zext_ln13_1_reg_634(13 downto 6) <= "00000000";
    shl_ln_reg_652(0) <= '0';
    zext_ln26_reg_666(0) <= '0';
    zext_ln26_reg_666(9 downto 5) <= "00000";
    zext_ln20_1_reg_671(0) <= '1';
    zext_ln20_1_reg_671(9 downto 5) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln10_fu_220_p2, ap_CS_fsm_state3, icmp_ln13_fu_246_p2, icmp_ln16_fu_266_p2, ap_CS_fsm_state4, icmp_ln20_fu_300_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln10_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln13_fu_246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln16_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln20_fu_300_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln20_fu_300_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln13_fu_240_p2 <= std_logic_vector(unsigned(phi_mul_reg_161) + unsigned(ap_const_lv8_D));
    add_ln28_1_fu_377_p2 <= std_logic_vector(unsigned(zext_ln20_1_reg_671) + unsigned(mul_ln28_fu_325_p2));
    add_ln28_2_fu_394_p2 <= std_logic_vector(unsigned(zext_ln13_reg_629) + unsigned(zext_ln28_2_fu_390_p1));
    add_ln28_fu_331_p2 <= std_logic_vector(unsigned(zext_ln26_reg_666) + unsigned(mul_ln28_fu_325_p2));
    add_ln35_1_fu_611_p2 <= std_logic_vector(unsigned(zext_ln35_1_fu_607_p1) + unsigned(zext_ln13_1_reg_634));
    add_ln35_fu_593_p2 <= std_logic_vector(unsigned(phi_mul_reg_161) + unsigned(zext_ln35_fu_589_p1));
    and_ln28_1_fu_482_p2 <= (tmp_6_fu_209_p2 and and_ln28_fu_476_p2);
    and_ln28_2_fu_569_p2 <= (or_ln28_3_fu_563_p2 and or_ln28_2_fu_545_p2);
    and_ln28_3_fu_575_p2 <= (tmp_9_fu_215_p2 and and_ln28_2_fu_569_p2);
    and_ln28_fu_476_p2 <= (or_ln28_fu_452_p2 and or_ln28_1_fu_470_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state5_assign_proc : process(icmp_ln20_fu_300_p2)
    begin
        if ((icmp_ln20_fu_300_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln10_fu_220_p2)
    begin
        if (((icmp_ln10_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln10_fu_220_p2)
    begin
        if (((icmp_ln10_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln28_1_fu_422_p1 <= max_0_reg_185;
    bitcast_ln28_2_fu_497_p1 <= conv_1_out_q1;
    bitcast_ln28_3_fu_515_p1 <= select_ln28_fu_488_p3;
    bitcast_ln28_fu_404_p1 <= conv_1_out_q0;
    c_fu_272_p2 <= std_logic_vector(unsigned(c_0_reg_173) + unsigned(ap_const_lv4_1));
    conv_1_out_address0 <= zext_ln28_1_fu_372_p1(15 - 1 downto 0);
    conv_1_out_address1 <= zext_ln28_3_fu_399_p1(15 - 1 downto 0);

    conv_1_out_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_1_out_ce0 <= ap_const_logic_1;
        else 
            conv_1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_1_out_ce1 <= ap_const_logic_1;
        else 
            conv_1_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_226_p2 <= std_logic_vector(unsigned(f_0_reg_138) + unsigned(ap_const_lv6_1));
    i_fu_316_p2 <= std_logic_vector(unsigned(shl_ln_reg_652) + unsigned(zext_ln20_fu_312_p1));
    icmp_ln10_fu_220_p2 <= "1" when (f_0_reg_138 = ap_const_lv6_20) else "0";
    icmp_ln13_fu_246_p2 <= "1" when (r_0_reg_150 = ap_const_lv4_D) else "0";
    icmp_ln16_fu_266_p2 <= "1" when (c_0_reg_173 = ap_const_lv4_D) else "0";
    icmp_ln20_fu_300_p2 <= "1" when (mpr_0_reg_198 = ap_const_lv2_2) else "0";
    icmp_ln28_1_fu_446_p2 <= "1" when (trunc_ln28_1_fu_418_p1 = ap_const_lv23_0) else "0";
    icmp_ln28_2_fu_458_p2 <= "0" when (tmp_5_fu_426_p4 = ap_const_lv8_FF) else "1";
    icmp_ln28_3_fu_464_p2 <= "1" when (trunc_ln28_2_fu_436_p1 = ap_const_lv23_0) else "0";
    icmp_ln28_4_fu_533_p2 <= "0" when (tmp_7_fu_501_p4 = ap_const_lv8_FF) else "1";
    icmp_ln28_5_fu_539_p2 <= "1" when (trunc_ln28_3_fu_511_p1 = ap_const_lv23_0) else "0";
    icmp_ln28_6_fu_551_p2 <= "0" when (tmp_8_fu_519_p4 = ap_const_lv8_FF) else "1";
    icmp_ln28_7_fu_557_p2 <= "1" when (trunc_ln28_4_fu_529_p1 = ap_const_lv23_0) else "0";
    icmp_ln28_fu_440_p2 <= "0" when (tmp_1_fu_408_p4 = ap_const_lv8_FF) else "1";
    max_pool_1_out_address0 <= zext_ln35_2_fu_616_p1(13 - 1 downto 0);

    max_pool_1_out_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_ce0 <= ap_const_logic_1;
        else 
            max_pool_1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_1_out_d0 <= max_0_reg_185;

    max_pool_1_out_we0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mpr_fu_306_p2 <= std_logic_vector(unsigned(mpr_0_reg_198) + unsigned(ap_const_lv2_1));
    mul_ln28_fu_325_p1 <= mul_ln28_fu_325_p10(5 - 1 downto 0);
    mul_ln28_fu_325_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_316_p2),10));
    mul_ln28_fu_325_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_1A) * unsigned(mul_ln28_fu_325_p1), 10));
    or_ln26_fu_290_p2 <= (shl_ln1_fu_278_p3 or ap_const_lv5_1);
    or_ln28_1_fu_470_p2 <= (icmp_ln28_3_fu_464_p2 or icmp_ln28_2_fu_458_p2);
    or_ln28_2_fu_545_p2 <= (icmp_ln28_5_fu_539_p2 or icmp_ln28_4_fu_533_p2);
    or_ln28_3_fu_563_p2 <= (icmp_ln28_7_fu_557_p2 or icmp_ln28_6_fu_551_p2);
    or_ln28_4_fu_348_p2 <= (tmp_s_fu_340_p3 or f_0_reg_138);
    or_ln28_fu_452_p2 <= (icmp_ln28_fu_440_p2 or icmp_ln28_1_fu_446_p2);
    r_fu_252_p2 <= std_logic_vector(unsigned(r_0_reg_150) + unsigned(ap_const_lv4_1));
    select_ln28_1_fu_581_p3 <= 
        conv_1_out_q1 when (and_ln28_3_fu_575_p2(0) = '1') else 
        select_ln28_fu_488_p3;
    select_ln28_fu_488_p3 <= 
        conv_1_out_q0 when (and_ln28_1_fu_482_p2(0) = '1') else 
        max_0_reg_185;
    shl_ln1_fu_278_p3 <= (c_0_reg_173 & ap_const_lv1_0);
    shl_ln_fu_258_p3 <= (r_0_reg_150 & ap_const_lv1_0);
    tmp_10_fu_599_p3 <= (add_ln35_fu_593_p2 & ap_const_lv5_0);
    tmp_11_fu_354_p4 <= add_ln28_fu_331_p2(9 downto 1);
    tmp_12_fu_364_p3 <= (tmp_11_fu_354_p4 & or_ln28_4_fu_348_p2);
    tmp_13_fu_382_p3 <= (add_ln28_1_fu_377_p2 & ap_const_lv5_0);
    tmp_1_fu_408_p4 <= bitcast_ln28_fu_404_p1(30 downto 23);
    tmp_5_fu_426_p4 <= bitcast_ln28_1_fu_422_p1(30 downto 23);
    tmp_7_fu_501_p4 <= bitcast_ln28_2_fu_497_p1(30 downto 23);
    tmp_8_fu_519_p4 <= bitcast_ln28_3_fu_515_p1(30 downto 23);
    tmp_s_fu_340_p3 <= (trunc_ln28_fu_336_p1 & ap_const_lv5_0);
    trunc_ln28_1_fu_418_p1 <= bitcast_ln28_fu_404_p1(23 - 1 downto 0);
    trunc_ln28_2_fu_436_p1 <= bitcast_ln28_1_fu_422_p1(23 - 1 downto 0);
    trunc_ln28_3_fu_511_p1 <= bitcast_ln28_2_fu_497_p1(23 - 1 downto 0);
    trunc_ln28_4_fu_529_p1 <= bitcast_ln28_3_fu_515_p1(23 - 1 downto 0);
    trunc_ln28_fu_336_p1 <= add_ln28_fu_331_p2(1 - 1 downto 0);
    zext_ln13_1_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_138),14));
    zext_ln13_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_138),16));
    zext_ln20_1_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln26_fu_290_p2),10));
    zext_ln20_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mpr_0_reg_198),5));
    zext_ln26_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_278_p3),10));
    zext_ln28_1_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_364_p3),64));
    zext_ln28_2_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_382_p3),16));
    zext_ln28_3_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln28_2_fu_394_p2),64));
    zext_ln35_1_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_599_p3),14));
    zext_ln35_2_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln35_1_fu_611_p2),64));
    zext_ln35_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_173),8));
end behav;
