var pipelineJSON='{"4173453952":{"nodes":[{"name":"Ptr. Comp.", "id":4243589568, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]], "type":"inst"}, {"name":"f", "id":4243592160, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4243594960, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]], "type":"inst"}, {"name":"FFwd Dest", "id":4243597632, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"And", "id":4243600224, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Feedback", "id":4243600528, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'x_edge,x,x,x_edge,x\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Loop Orch", "id":4243603120, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Exit", "id":4243672112, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":4250824416, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":4251997152, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Select", "id":4252002544, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"FFwd Dest", "id":4252002848, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":203}]], "type":"inst"}, {"name":"+", "id":4252005024, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"Compare", "id":4252005328, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"FFwd Dest", "id":4252005632, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"*", "id":4252007808, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"FFwd Dest", "id":4252008416, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":4252011120, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]], "type":"inst"}, {"name":"FFwd Dest", "id":4252012880, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "type":"inst"}, {"name":"*", "id":4252015056, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"FFwd Dest", "id":4252015360, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"And", "id":4252017952, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"\'x_edge,x,x,x_edge,x\'", "id":4252018560, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'x_edge,x,x,x_edge,x\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"+", "id":4252020944, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"<<", "id":4252021248, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"+", "id":4252022384, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"+", "id":4252022688, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"<<", "id":4252022992, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4252024128, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"f", "id":4252024736, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}], "links":[{"from":4243589568, "to":4243672112, "details":[{"type":"table", "Width":"64"}]}, {"from":4243592160, "to":4243594960, "details":[{"type":"table", "Width":"64"}]}, {"from":4243594960, "to":4243672112, "details":[{"type":"table", "Width":"64"}]}, {"from":4243597632, "to":4243600224, "details":[{"type":"table", "Width":"1"}]}, {"from":4243600224, "to":4243600528, "details":[{"type":"table", "Width":"1"}]}, {"from":4243600224, "to":4243603120, "details":[{"type":"table", "Width":"1"}]}, {"from":4243600224, "to":4243672112, "details":[{"type":"table", "Width":"1"}]}, {"from":4243600224, "to":4252002544, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":4243600528, "to":4252018560, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":4243603120, "to":4243672112, "details":[{"type":"table", "Width":"1"}]}, {"from":4250824416, "to":4243672112, "details":[{"type":"table", "Width":"16"}]}, {"from":4250824416, "to":4252002544, "details":[{"type":"table", "Width":"16"}]}, {"from":4250824416, "to":4252018560, "details":[{"type":"table", "Width":"16"}]}, {"from":4251997152, "to":4252002544, "details":[{"type":"table", "Width":"33"}]}, {"from":4252002544, "to":4243600224, "details":[{"type":"table", "Width":"33"}]}, {"from":4252002544, "to":4252002544, "details":[{"type":"table", "Width":"33"}]}, {"from":4252002848, "to":4252005024, "details":[{"type":"table", "Width":"32"}]}, {"from":4252005024, "to":4243672112, "details":[{"type":"table", "Width":"32"}]}, {"from":4252005024, "to":4252005328, "details":[{"type":"table", "Width":"32"}]}, {"from":4252005024, "to":4252007808, "details":[{"type":"table", "Width":"32"}]}, {"from":4252005024, "to":4252015056, "details":[{"type":"table", "Width":"32"}]}, {"from":4252005328, "to":4252017952, "details":[{"type":"table", "Width":"1"}]}, {"from":4252005632, "to":4252007808, "details":[{"type":"table", "Width":"32"}]}, {"from":4252007808, "to":4252011120, "details":[{"type":"table", "Width":"32"}]}, {"from":4252008416, "to":4252011120, "details":[{"type":"table", "Width":"64"}]}, {"from":4252011120, "to":4243672112, "details":[{"type":"table", "Width":"64"}]}, {"from":4252012880, "to":4252015056, "details":[{"type":"table", "Width":"32"}]}, {"from":4252015056, "to":4252022688, "details":[{"type":"table", "Width":"32"}]}, {"from":4252015360, "to":4252017952, "details":[{"type":"table", "Width":"1"}]}, {"from":4252017952, "to":4243672112, "details":[{"type":"table", "Width":"1"}]}, {"from":4252018560, "to":4243672112, "details":[{"type":"table", "Width":"32"}]}, {"from":4252018560, "to":4252020944, "details":[{"type":"table", "Width":"32"}]}, {"from":4252020944, "to":4243600528, "details":[{"type":"table", "Width":"32"}]}, {"from":4252020944, "to":4243672112, "details":[{"type":"table", "Width":"32"}]}, {"from":4252020944, "to":4252021248, "details":[{"type":"table", "Width":"32"}]}, {"from":4252020944, "to":4252022384, "details":[{"type":"table", "Width":"32"}]}, {"from":4252020944, "to":4252022688, "details":[{"type":"table", "Width":"32"}]}, {"from":4252021248, "to":4252022384, "details":[{"type":"table", "Width":"32"}]}, {"from":4252022384, "to":4243594960, "details":[{"type":"table", "Width":"32"}]}, {"from":4252022688, "to":4252022992, "details":[{"type":"table", "Width":"32"}]}, {"from":4252022688, "to":4252024128, "details":[{"type":"table", "Width":"32"}]}, {"from":4252022992, "to":4252024128, "details":[{"type":"table", "Width":"32"}]}, {"from":4252024128, "to":4243589568, "details":[{"type":"table", "Width":"32"}]}, {"from":4252024736, "to":4243589568, "details":[{"type":"table", "Width":"64"}]}]}, "4174203808":{"nodes":[{"name":"Entry", "id":4243668320, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":4251944784, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}], "links":[]}, "4176141392":{"nodes":[{"name":"Entry", "id":4237548064, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Or", "id":4251920336, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"Hard FP +", "id":4251923376, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add", "Constant Operand":"0"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP *+", "id":4251923680, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Multiply-Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP +", "id":4251923984, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP *+", "id":4251924288, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Multiply-Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"Hard FP +", "id":4251924592, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4251925504, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP +", "id":4251926352, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP -", "id":4251926656, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4251927568, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"Hard FP +", "id":4251928496, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP *+", "id":4251928800, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Multiply-Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP -", "id":4251929104, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"Hard FP +", "id":4251929408, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP +", "id":4251929712, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP +", "id":4251930016, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"Hard FP +", "id":4251930320, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP -", "id":4251930624, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP +", "id":4251930928, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"Hard FP +", "id":4251931232, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP -", "id":4251931536, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP -", "id":4251931840, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"Hard FP +", "id":4251932144, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "type":"inst"}, {"name":"Hard FP +", "id":4251932448, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "type":"inst"}, {"name":"Hard FP -", "id":4251932752, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "type":"inst"}, {"name":"FP /", "id":4251933056, "details":[{"type":"table", "Instruction":"Floating-point Divide"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":122}]], "type":"inst"}, {"name":"FP /", "id":4251933360, "details":[{"type":"table", "Instruction":"Floating-point Divide"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":123}]], "type":"inst"}, {"name":"Exit", "id":4253759760, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"64", "Exit FIFO Width":"1824", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":4237548064, "to":4251920336, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251923376, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251923680, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251923984, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251924288, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251924592, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251925504, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251926352, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251926656, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251927568, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251928496, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251928800, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251929104, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251929408, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251929712, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251930016, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251930320, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251930624, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251930928, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251931232, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251931536, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251931840, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251932144, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251932448, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4251932752, "details":[{"type":"table", "Width":"704"}]}, {"from":4237548064, "to":4253759760, "details":[{"type":"table", "Width":"704"}]}, {"from":4251920336, "to":4253759760, "details":[{"type":"table", "Width":"1"}]}, {"from":4251923376, "to":4251923984, "details":[{"type":"table", "Width":"32"}]}, {"from":4251923680, "to":4251924288, "details":[{"type":"table", "Width":"32"}]}, {"from":4251923680, "to":4251925504, "details":[{"type":"table", "Width":"32"}]}, {"from":4251923984, "to":4251924592, "details":[{"type":"table", "Width":"32"}]}, {"from":4251924288, "to":4251927568, "details":[{"type":"table", "Width":"32"}]}, {"from":4251924592, "to":4251926352, "details":[{"type":"table", "Width":"32"}]}, {"from":4251925504, "to":4251926656, "details":[{"type":"table", "Width":"32"}]}, {"from":4251926352, "to":4251928496, "details":[{"type":"table", "Width":"32"}]}, {"from":4251926656, "to":4251928800, "details":[{"type":"table", "Width":"32"}]}, {"from":4251927568, "to":4251929104, "details":[{"type":"table", "Width":"32"}]}, {"from":4251928496, "to":4251929408, "details":[{"type":"table", "Width":"32"}]}, {"from":4251928800, "to":4251929712, "details":[{"type":"table", "Width":"32"}]}, {"from":4251929104, "to":4251930016, "details":[{"type":"table", "Width":"32"}]}, {"from":4251929408, "to":4251930320, "details":[{"type":"table", "Width":"32"}]}, {"from":4251929712, "to":4251930624, "details":[{"type":"table", "Width":"32"}]}, {"from":4251930016, "to":4251930928, "details":[{"type":"table", "Width":"32"}]}, {"from":4251930320, "to":4251931232, "details":[{"type":"table", "Width":"32"}]}, {"from":4251930624, "to":4251931536, "details":[{"type":"table", "Width":"32"}]}, {"from":4251930928, "to":4251931840, "details":[{"type":"table", "Width":"32"}]}, {"from":4251931232, "to":4251932144, "details":[{"type":"table", "Width":"32"}]}, {"from":4251931536, "to":4251932448, "details":[{"type":"table", "Width":"32"}]}, {"from":4251931840, "to":4251932752, "details":[{"type":"table", "Width":"32"}]}, {"from":4251932144, "to":4251933056, "details":[{"type":"table", "Width":"32"}]}, {"from":4251932144, "to":4251933360, "details":[{"type":"table", "Width":"32"}]}, {"from":4251932144, "to":4253759760, "details":[{"type":"table", "Width":"32"}]}, {"from":4251932448, "to":4251933056, "details":[{"type":"table", "Width":"32"}]}, {"from":4251932752, "to":4251933360, "details":[{"type":"table", "Width":"32"}]}, {"from":4251933056, "to":4253759760, "details":[{"type":"table", "Width":"32"}]}, {"from":4251933360, "to":4253759760, "details":[{"type":"table", "Width":"32"}]}]}, "4206784976":{"nodes":[{"name":"Entry", "id":4181511248, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"nx", "id":4181512464, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":94}]], "type":"inst"}, {"name":"*", "id":4181514640, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":95}]], "type":"inst"}, {"name":"+", "id":4181514944, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":95}]], "type":"inst"}, {"name":"u", "id":4181515552, "details":[{"type":"table", "Instruction":"Input Synchronization for \'u\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4181518352, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":380}]], "type":"inst"}, {"name":"Exit", "id":4251989184, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":4181511248, "to":4181514640, "details":[{"type":"table", "Width":"160"}]}, {"from":4181511248, "to":4181514944, "details":[{"type":"table", "Width":"160"}]}, {"from":4181512464, "to":4181514640, "details":[{"type":"table", "Width":"32"}]}, {"from":4181514640, "to":4181514944, "details":[{"type":"table", "Width":"32"}]}, {"from":4181514944, "to":4181518352, "details":[{"type":"table", "Width":"32"}]}, {"from":4181515552, "to":4181518352, "details":[{"type":"table", "Width":"64"}]}, {"from":4181518352, "to":4251989184, "details":[{"type":"table", "Width":"64"}]}]}, "4209354816":{"nodes":[{"name":"Loop Orch", "id":4181496928, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Entry", "id":4249853328, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Xor", "id":4249857040, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"FFwd Dest", "id":4249872064, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "type":"inst"}, {"name":"FFwd Dest", "id":4249874240, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Select", "id":4249879632, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":381}]], "type":"inst"}, {"name":"FFwd Dest", "id":4249879936, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Or", "id":4249882528, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"FFwd Dest", "id":4249886976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"And", "id":4249889568, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Xor", "id":4252137744, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Exit", "id":4252162368, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"4", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":4181496928, "to":4249857040, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":4181496928, "to":4249879632, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":4181496928, "to":4252162368, "details":[{"type":"table", "Width":"1"}]}, {"from":4249853328, "to":4181496928, "details":[{"type":"table", "Width":"16"}]}, {"from":4249853328, "to":4249879632, "details":[{"type":"table", "Width":"16"}]}, {"from":4249853328, "to":4252162368, "details":[{"type":"table", "Width":"16"}]}, {"from":4249857040, "to":4181496928, "details":[{"type":"table", "Width":"1"}]}, {"from":4249857040, "to":4249882528, "details":[{"type":"table", "Width":"1"}]}, {"from":4249874240, "to":4249879632, "details":[{"type":"table", "Width":"33"}]}, {"from":4249879632, "to":4249879632, "details":[{"type":"table", "Width":"33"}]}, {"from":4249879632, "to":4249889568, "details":[{"type":"table", "Width":"33"}]}, {"from":4249879936, "to":4252137744, "details":[{"type":"table", "Width":"1"}]}, {"from":4249882528, "to":4252162368, "details":[{"type":"table", "Width":"1"}]}, {"from":4249886976, "to":4249889568, "details":[{"type":"table", "Width":"1"}]}, {"from":4249889568, "to":4181496928, "details":[{"type":"table", "Width":"1"}]}, {"from":4249889568, "to":4249879632, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":4249889568, "to":4252162368, "details":[{"type":"table", "Width":"1"}]}, {"from":4252137744, "to":4249882528, "details":[{"type":"table", "Width":"1"}]}]}, "4224704048":{"nodes":[{"name":"+", "id":4180400896, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"Compare", "id":4180401200, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"nx", "id":4180401504, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":97}]], "type":"inst"}, {"name":"*", "id":4180403680, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4180403984, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"<<", "id":4180404288, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4180405424, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4180405728, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4180406032, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"And", "id":4180408416, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"And", "id":4180408720, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"And", "id":4180409024, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"Xor", "id":4180409328, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"LD", "id":4180409632, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"32", "Latency":"3", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4180415040, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"LD", "id":4180416800, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"32", "Latency":"3", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4180421680, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4180423440, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"ROM Lookup", "id":4180425504, "details":[{"type":"table", "Instruction":"On-chip Read-Only Memory Lookup"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"LD", "id":4180427568, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"32", "Latency":"3", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4180432976, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"LD", "id":4180434736, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"32", "Latency":"3", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4180439616, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Hard FP *", "id":4180441376, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4180442896, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "type":"inst"}, {"name":"Hard FP *", "id":4180443824, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply", "Constant Operand":"4.5"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4180445344, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4180447488, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "type":"inst"}, {"name":"Hard FP *", "id":4180448416, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply", "Constant Operand":"1.5"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "type":"inst"}, {"name":"Hard FP *", "id":4180448720, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}]], "type":"inst"}, {"name":"Hard FP -", "id":4180449024, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}]], "type":"inst"}, {"name":"tau", "id":4180449328, "details":[{"type":"table", "Instruction":"Input Synchronization for \'tau\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":75}]], "type":"inst"}, {"name":"LD", "id":4239750800, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"15", "Latency":"3", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4239756336, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"Convert", "id":4239758096, "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4239758704, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"ROM Lookup", "id":4239760464, "details":[{"type":"table", "Instruction":"On-chip Read-Only Memory Lookup"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"Hard FP +", "id":4239761808, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"Convert", "id":4239762112, "details":[{"type":"table", "Instruction":"32-bit Floating-point to Integer Conversion"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"LD", "id":4239762416, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"15", "Latency":"3", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4239767504, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Convert", "id":4239769264, "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4239769568, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"ROM Lookup", "id":4239771952, "details":[{"type":"table", "Instruction":"On-chip Read-Only Memory Lookup"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Hard FP +", "id":4239773824, "details":[{"type":"table", "Instruction":"Hardened Floating-point Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Convert", "id":4239774128, "details":[{"type":"table", "Instruction":"32-bit Floating-point to Integer Conversion"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Compare", "id":4239774432, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"nx", "id":4239774736, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":97}]], "type":"inst"}, {"name":"+", "id":4239776912, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"Compare", "id":4239777216, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}, {"name":"ny", "id":4239777520, "details":[{"type":"table", "Instruction":"Input Synchronization for \'ny\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":335}]], "type":"inst"}, {"name":"Hard FP *", "id":4249491088, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}]], "type":"inst"}, {"name":"Hard FP -", "id":4249491392, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}]], "type":"inst"}, {"name":"f_next", "id":4249492000, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f_next\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":334}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4249494800, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Exit", "id":4249907312, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"64", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Hard FP -", "id":4251292208, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "type":"inst"}, {"name":"Entry", "id":4253751168, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Compare", "id":4253763328, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "type":"inst"}], "links":[{"from":4180400896, "to":4180401200, "details":[{"type":"table", "Width":"32"}]}, {"from":4180401200, "to":4180408416, "details":[{"type":"table", "Width":"1"}]}, {"from":4180401504, "to":4180403680, "details":[{"type":"table", "Width":"32"}]}, {"from":4180403680, "to":4180403984, "details":[{"type":"table", "Width":"32"}]}, {"from":4180403984, "to":4180404288, "details":[{"type":"table", "Width":"32"}]}, {"from":4180403984, "to":4180405424, "details":[{"type":"table", "Width":"32"}]}, {"from":4180404288, "to":4180405424, "details":[{"type":"table", "Width":"32"}]}, {"from":4180405424, "to":4180405728, "details":[{"type":"table", "Width":"32"}]}, {"from":4180405728, "to":4249494800, "details":[{"type":"table", "Width":"32"}]}, {"from":4180406032, "to":4180409632, "details":[{"type":"table", "Width":"64"}]}, {"from":4180408416, "to":4180409024, "details":[{"type":"table", "Width":"1"}]}, {"from":4180408720, "to":4180409024, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409024, "to":4180409328, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409328, "to":4180409632, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409328, "to":4180416800, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409328, "to":4180427568, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409328, "to":4180434736, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409328, "to":4249907312, "details":[{"type":"table", "Width":"1"}]}, {"from":4180409632, "to":4180449024, "details":[{"type":"table", "Width":"32"}]}, {"from":4180409632, "to":4249491392, "details":[{"type":"table", "Width":"32"}]}, {"from":4180416800, "to":4180441376, "details":[{"type":"table", "Width":"32"}]}, {"from":4180423440, "to":4180425504, "details":[{"type":"table", "Width":"64"}]}, {"from":4180425504, "to":4180441376, "details":[{"type":"table", "Width":"32"}]}, {"from":4180427568, "to":4180442896, "details":[{"type":"table", "Width":"32"}]}, {"from":4180427568, "to":4180447488, "details":[{"type":"table", "Width":"32"}]}, {"from":4180434736, "to":4180442896, "details":[{"type":"table", "Width":"32"}]}, {"from":4180434736, "to":4180447488, "details":[{"type":"table", "Width":"32"}]}, {"from":4180441376, "to":4180448720, "details":[{"type":"table", "Width":"32"}]}, {"from":4180442896, "to":4180443824, "details":[{"type":"table", "Width":"32"}]}, {"from":4180442896, "to":4180445344, "details":[{"type":"table", "Width":"32"}]}, {"from":4180443824, "to":4180445344, "details":[{"type":"table", "Width":"32"}]}, {"from":4180445344, "to":4251292208, "details":[{"type":"table", "Width":"32"}]}, {"from":4180447488, "to":4180448416, "details":[{"type":"table", "Width":"32"}]}, {"from":4180448416, "to":4251292208, "details":[{"type":"table", "Width":"32"}]}, {"from":4180448720, "to":4180449024, "details":[{"type":"table", "Width":"32"}]}, {"from":4180449024, "to":4249491088, "details":[{"type":"table", "Width":"32"}]}, {"from":4180449328, "to":4249491088, "details":[{"type":"table", "Width":"32"}]}, {"from":4239750800, "to":4239758096, "details":[{"type":"table", "Width":"32"}]}, {"from":4239758096, "to":4239761808, "details":[{"type":"table", "Width":"32"}]}, {"from":4239758704, "to":4239760464, "details":[{"type":"table", "Width":"64"}]}, {"from":4239760464, "to":4180442896, "details":[{"type":"table", "Width":"32"}]}, {"from":4239760464, "to":4239761808, "details":[{"type":"table", "Width":"32"}]}, {"from":4239761808, "to":4239762112, "details":[{"type":"table", "Width":"32"}]}, {"from":4239762112, "to":4180403984, "details":[{"type":"table", "Width":"32"}]}, {"from":4239762112, "to":4239774432, "details":[{"type":"table", "Width":"32"}]}, {"from":4239762112, "to":4253763328, "details":[{"type":"table", "Width":"32"}]}, {"from":4239762416, "to":4239769264, "details":[{"type":"table", "Width":"32"}]}, {"from":4239769264, "to":4239773824, "details":[{"type":"table", "Width":"32"}]}, {"from":4239769568, "to":4239771952, "details":[{"type":"table", "Width":"64"}]}, {"from":4239771952, "to":4180442896, "details":[{"type":"table", "Width":"32"}]}, {"from":4239771952, "to":4239773824, "details":[{"type":"table", "Width":"32"}]}, {"from":4239773824, "to":4239774128, "details":[{"type":"table", "Width":"32"}]}, {"from":4239774128, "to":4180401200, "details":[{"type":"table", "Width":"32"}]}, {"from":4239774128, "to":4180403680, "details":[{"type":"table", "Width":"32"}]}, {"from":4239774128, "to":4239777216, "details":[{"type":"table", "Width":"32"}]}, {"from":4239774432, "to":4180408416, "details":[{"type":"table", "Width":"1"}]}, {"from":4239774736, "to":4239776912, "details":[{"type":"table", "Width":"32"}]}, {"from":4239776912, "to":4253763328, "details":[{"type":"table", "Width":"32"}]}, {"from":4239777216, "to":4180408720, "details":[{"type":"table", "Width":"1"}]}, {"from":4239777520, "to":4180400896, "details":[{"type":"table", "Width":"32"}]}, {"from":4249491088, "to":4249491392, "details":[{"type":"table", "Width":"32"}]}, {"from":4249491392, "to":4249907312, "details":[{"type":"table", "Width":"32"}]}, {"from":4249492000, "to":4249494800, "details":[{"type":"table", "Width":"64"}]}, {"from":4249494800, "to":4249907312, "details":[{"type":"table", "Width":"64"}]}, {"from":4251292208, "to":4180448720, "details":[{"type":"table", "Width":"32"}]}, {"from":4253751168, "to":4180405728, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180406032, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180409632, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180415040, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180416800, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180421680, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180423440, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180427568, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180432976, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180434736, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4180439616, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4239750800, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4239756336, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4239758704, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4239762416, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4239767504, "details":[{"type":"table", "Width":"832"}]}, {"from":4253751168, "to":4239769568, "details":[{"type":"table", "Width":"832"}]}, {"from":4253763328, "to":4180408720, "details":[{"type":"table", "Width":"1"}]}]}, "4232715920":{"nodes":[{"name":"Entry", "id":4249503120, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":4249504640, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"LD", "id":4249507024, "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"15", "Latency":"4", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"LD", "id":4249512640, "details":[{"type":"table", "Instruction":"Load", "Width":"256 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"15", "Latency":"4", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":4249521056, "details":[{"type":"table", "Instruction":"wg.limiter.exit"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4249525552, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"ROM Lookup", "id":4249527232, "details":[{"type":"table", "Instruction":"On-chip Read-Only Memory Lookup"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4249528576, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"ROM Lookup", "id":4249530336, "details":[{"type":"table", "Instruction":"On-chip Read-Only Memory Lookup"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4249531680, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"ROM Lookup", "id":4249534064, "details":[{"type":"table", "Instruction":"On-chip Read-Only Memory Lookup"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Hard FP *", "id":4249535408, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4249536928, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "type":"inst"}, {"name":"Hard FP *", "id":4249537856, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply", "Constant Operand":"4.5"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4249539376, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4249541520, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "type":"inst"}, {"name":"Hard FP *", "id":4249542448, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply", "Constant Operand":"1.5"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "type":"inst"}, {"name":"Hard FP -", "id":4249542752, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4249544272, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "type":"inst"}, {"name":"Hard FP *", "id":4249545200, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply", "Constant Operand":"4.5"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4249830480, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "type":"inst"}, {"name":"Hard FP Dot-2", "id":4249832320, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Dot Product of Size 2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "type":"inst"}, {"name":"Hard FP *", "id":4249833248, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply", "Constant Operand":"1.5"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "type":"inst"}, {"name":"Hard FP -", "id":4249833552, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "type":"inst"}, {"name":"Hard FP *", "id":4249833856, "details":[{"type":"table", "Instruction":"Hardened Floating-point Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}]], "type":"inst"}, {"name":"Hard FP -", "id":4249834160, "details":[{"type":"table", "Instruction":"Hardened Floating-point Sub"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}]], "type":"inst"}, {"name":"Hard FP *+", "id":4249834464, "details":[{"type":"table", "Instruction":"Hardened Floating-Point Multiply-Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}]], "type":"inst"}, {"name":"nx", "id":4249834768, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":97}]], "type":"inst"}, {"name":"*", "id":4249837472, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4249837776, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"<<", "id":4249838080, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4249839216, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4249839520, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"f_next", "id":4249840128, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f_next\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":363}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4249842928, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"__acl_local_size_0", "id":4249844688, "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_local_size_0\'"}], "type":"inst"}, {"name":"Exit", "id":4252142496, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"64", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":4249503120, "to":4249504640, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249507024, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249512640, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249521056, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249525552, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249528576, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249531680, "details":[{"type":"table", "Width":"256"}]}, {"from":4249503120, "to":4249839520, "details":[{"type":"table", "Width":"256"}]}, {"from":4249504640, "to":4249507024, "details":[{"type":"table", "Width":"64"}]}, {"from":4249507024, "to":4249834160, "details":[{"type":"table", "Width":"32"}]}, {"from":4249512640, "to":4249535408, "details":[{"type":"table", "Width":"256"}]}, {"from":4249512640, "to":4249536928, "details":[{"type":"table", "Width":"256"}]}, {"from":4249512640, "to":4249541520, "details":[{"type":"table", "Width":"256"}]}, {"from":4249512640, "to":4249544272, "details":[{"type":"table", "Width":"256"}]}, {"from":4249512640, "to":4249832320, "details":[{"type":"table", "Width":"256"}]}, {"from":4249512640, "to":4249837472, "details":[{"type":"table", "Width":"256"}]}, {"from":4249512640, "to":4249837776, "details":[{"type":"table", "Width":"256"}]}, {"from":4249525552, "to":4249527232, "details":[{"type":"table", "Width":"64"}]}, {"from":4249527232, "to":4249535408, "details":[{"type":"table", "Width":"32"}]}, {"from":4249528576, "to":4249530336, "details":[{"type":"table", "Width":"64"}]}, {"from":4249530336, "to":4249536928, "details":[{"type":"table", "Width":"32"}]}, {"from":4249530336, "to":4249544272, "details":[{"type":"table", "Width":"32"}]}, {"from":4249531680, "to":4249534064, "details":[{"type":"table", "Width":"64"}]}, {"from":4249534064, "to":4249536928, "details":[{"type":"table", "Width":"32"}]}, {"from":4249534064, "to":4249544272, "details":[{"type":"table", "Width":"32"}]}, {"from":4249535408, "to":4249833856, "details":[{"type":"table", "Width":"32"}]}, {"from":4249535408, "to":4249834464, "details":[{"type":"table", "Width":"32"}]}, {"from":4249536928, "to":4249537856, "details":[{"type":"table", "Width":"32"}]}, {"from":4249536928, "to":4249539376, "details":[{"type":"table", "Width":"32"}]}, {"from":4249537856, "to":4249539376, "details":[{"type":"table", "Width":"32"}]}, {"from":4249539376, "to":4249542752, "details":[{"type":"table", "Width":"32"}]}, {"from":4249541520, "to":4249542448, "details":[{"type":"table", "Width":"32"}]}, {"from":4249542448, "to":4249542752, "details":[{"type":"table", "Width":"32"}]}, {"from":4249542752, "to":4249834464, "details":[{"type":"table", "Width":"32"}]}, {"from":4249544272, "to":4249545200, "details":[{"type":"table", "Width":"32"}]}, {"from":4249544272, "to":4249830480, "details":[{"type":"table", "Width":"32"}]}, {"from":4249545200, "to":4249830480, "details":[{"type":"table", "Width":"32"}]}, {"from":4249830480, "to":4249833552, "details":[{"type":"table", "Width":"32"}]}, {"from":4249832320, "to":4249833248, "details":[{"type":"table", "Width":"32"}]}, {"from":4249833248, "to":4249833552, "details":[{"type":"table", "Width":"32"}]}, {"from":4249833552, "to":4249833856, "details":[{"type":"table", "Width":"32"}]}, {"from":4249833856, "to":4249834160, "details":[{"type":"table", "Width":"32"}]}, {"from":4249834160, "to":4249834464, "details":[{"type":"table", "Width":"32"}]}, {"from":4249834464, "to":4252142496, "details":[{"type":"table", "Width":"32"}]}, {"from":4249834768, "to":4249837472, "details":[{"type":"table", "Width":"32"}]}, {"from":4249837472, "to":4249837776, "details":[{"type":"table", "Width":"32"}]}, {"from":4249837776, "to":4249838080, "details":[{"type":"table", "Width":"32"}]}, {"from":4249837776, "to":4249839216, "details":[{"type":"table", "Width":"32"}]}, {"from":4249838080, "to":4249839216, "details":[{"type":"table", "Width":"32"}]}, {"from":4249839216, "to":4249839520, "details":[{"type":"table", "Width":"32"}]}, {"from":4249839520, "to":4249842928, "details":[{"type":"table", "Width":"32"}]}, {"from":4249840128, "to":4249842928, "details":[{"type":"table", "Width":"64"}]}, {"from":4249842928, "to":4252142496, "details":[{"type":"table", "Width":"64"}]}, {"from":4249844688, "to":4252142496, "details":[{"type":"table", "Width":"32"}]}]}}';
var treeJSON='{"nodes":[{"name":"edge", "id":4167827752, "type":"kernel", "children":[{"name":"edge.B0", "id":4168304752, "type":"bb", "children":[{"name":"Cluster 4", "id":4232715920, "type":"cluster"}]}]}, {"name":"lbm", "id":4167781624, "type":"kernel", "children":[{"name":"lbm.B3", "id":4167861088, "type":"bb"}, {"name":"lbm.B1", "id":4167860064, "type":"bb", "children":[{"name":"Cluster 0", "id":4173453952, "type":"cluster"}]}, {"name":"lbm.B4", "id":4167775264, "type":"bb", "children":[{"name":"Cluster 1", "id":4174203808, "type":"cluster"}, {"name":"Cluster 2", "id":4176141392, "type":"cluster"}]}, {"name":"lbm.B0", "id":4167874336, "type":"bb"}, {"name":"lbm.B2", "id":4167861008, "type":"bb"}]}, {"name":"writeU", "id":4167832504, "type":"kernel", "children":[{"name":"writeU.B0", "id":4168389296, "type":"bb"}, {"name":"writeU.B2", "id":4168399472, "type":"bb"}, {"name":"writeU.B1", "id":4168399392, "type":"bb", "children":[{"name":"Cluster 5", "id":4209354816, "type":"cluster"}, {"name":"Cluster 6", "id":4206784976, "type":"cluster"}]}]}, {"name":"collision", "id":4167820600, "type":"kernel", "children":[{"name":"collision.B0", "id":4168163856, "type":"bb", "children":[{"name":"Cluster 3", "id":4224704048, "type":"cluster"}]}]}], "links":[]}';
var new_lmvJSON='{"nodes":[{"name":"lbm", "id":4167781624, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"cell", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"109"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":109}]], "type":"reg"}, {"name":"edge_cell", "id":3, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"135"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":135}]], "type":"unsynth"}, {"name":"cell_edge", "id":4, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"149"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":149}]], "type":"unsynth"}, {"name":"edge_cell", "id":5, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"173"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":173}]], "type":"unsynth"}, {"name":"cell_edge", "id":6, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"187"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":187}]], "type":"unsynth"}, {"name":"edge_cell", "id":7, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"206"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":206}]], "type":"unsynth"}, {"name":"cell_edge", "id":8, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"220"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":220}]], "type":"unsynth"}, {"name":"edge_cell", "id":9, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"238"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":238}]], "type":"unsynth"}, {"name":"cell_edge", "id":10, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"252"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":252}]], "type":"unsynth"}, {"name":"edge_cell", "id":11, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"270"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":270}]], "type":"unsynth"}, {"name":"cell_edge", "id":12, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"284"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":284}]], "type":"unsynth"}, {"name":"edge_cell", "id":13, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"302"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":302}]], "type":"unsynth"}, {"name":"cell_edge", "id":14, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"316"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":316}]], "type":"unsynth"}]}]}, {"name":"collision", "id":4167820600, "type":"kernel", "children":[{"name":"Local Memory", "id":15, "type":"memtype", "children":[{"name":"local_cell", "id":16, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"338"}]}], "Requested size":"56 bytes", "Implemented size":"320 bytes = 5 private copies x 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"16 (2 banks are unused and will be optimized away)", "Bank width (word size)":"32 bits", "Bank depth":"1 word", "Implemented bank depth":"5 words = 5 private copies x bank depth", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"memsys", "children":[{"name":"Bank 0", "id":17, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":18, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":19, "type":"port"}, {"name":"W", "id":20, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 1", "id":21, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":22, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":23, "type":"port"}, {"name":"W", "id":24, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 2", "id":25, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":26, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":27, "type":"port"}, {"name":"W", "id":28, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 3", "id":29, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":30, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":31, "type":"port"}, {"name":"W", "id":32, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 4", "id":33, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":34, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":35, "type":"port"}, {"name":"W", "id":36, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 5", "id":37, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":38, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":39, "type":"port"}, {"name":"W", "id":40, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 6", "id":41, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":42, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":43, "type":"port"}, {"name":"W", "id":44, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 7", "id":45, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":46, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":47, "type":"port"}, {"name":"W", "id":48, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 8", "id":49, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":50, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":51, "type":"port"}, {"name":"W", "id":52, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 9", "id":53, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":54, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":55, "type":"port"}, {"name":"W", "id":56, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 10", "id":57, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":58, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":59, "type":"port"}, {"name":"W", "id":60, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 11", "id":61, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":62, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":63, "type":"port"}, {"name":"W", "id":64, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 12", "id":65, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":66, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":67, "type":"port"}, {"name":"W", "id":68, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 13", "id":69, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"5 words", "Implemented bank size":"20 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"bank", "children":[{"name":"Replicate 0", "id":70, "details":[{"type":"table", "Implemented size":"20 bytes (5 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "type":"replicate", "children":[{"name":"R", "id":71, "type":"port"}, {"name":"W", "id":72, "type":"port"}], "copies":{"num":5, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"1 word", "Number of private copies":"5", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell\' occupies memory words [0-13].\\n  Memory words [14-15] are unused padding, since private copies are sized to be power-of-2 deep."}, {"type":"text", "text":"For each replicate, 5 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 3: </td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"}]}}]}]}, {"name":"e", "id":73, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"6"}]}], "Requested size":"72 bytes", "Implemented size":"144 bytes", "Number of banks":"1", "Number of replicates":"2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"romsys", "children":[{"name":"Bank 0", "id":74, "details":[{"type":"table", "Bank width":"32 bits", "Implemented size":"144 bytes", "Number of replicates":"2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"bank", "children":[{"name":"Replicate 0", "id":75, "details":[{"type":"table", "Width":"32 bits", "Depth":"18 words", "Size":"72 bytes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"replicate", "children":[{"name":"R", "id":76, "type":"port"}]}, {"name":"Replicate 1", "id":77, "details":[{"type":"table", "Width":"32 bits", "Depth":"18 words", "Size":"72 bytes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"replicate", "children":[{"name":"R", "id":78, "type":"port"}]}]}]}, {"name":"w", "id":79, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"16"}]}], "Requested size":"36 bytes", "Implemented size":"36 bytes", "Number of banks":"1", "Number of replicates":"1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":16}]], "type":"romsys", "children":[{"name":"Bank 0", "id":80, "details":[{"type":"table", "Bank width":"32 bits", "Implemented size":"36 bytes", "Number of replicates":"1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":16}]], "type":"bank", "children":[{"name":"Replicate 0", "id":81, "details":[{"type":"table", "Width":"32 bits", "Depth":"9 words", "Size":"36 bytes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":16}]], "type":"replicate", "children":[{"name":"R", "id":82, "type":"port"}]}]}]}]}, {"name":"Load", "id":4168273856, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell", "Start cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"Load", "id":4168275408, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell", "Start cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Load", "id":4168280384, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell", "Start cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Load", "id":4168280912, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell", "Start cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Load", "id":4168282016, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell", "Start cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Load", "id":4168282544, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell", "Start cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"Store", "id":4168261232, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168261776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168262160, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168262544, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168262928, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168263312, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168263696, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168264080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168264464, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168264848, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168265232, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168265616, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168266000, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Store", "id":4168266384, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Load", "id":4168274824, "details":[{"type":"table", "Data width":"32 bits", "Type":"ROM lookup", "Loads from":"e"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "type":"inst"}, {"name":"Load", "id":4168276264, "details":[{"type":"table", "Data width":"32 bits", "Type":"ROM lookup", "Loads from":"e"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "type":"inst"}, {"name":"Load", "id":4168281544, "details":[{"type":"table", "Data width":"32 bits", "Type":"ROM lookup", "Loads from":"w"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}]}, {"name":"edge", "id":4167827752, "type":"kernel", "children":[{"name":"Local Memory", "id":83, "type":"memtype", "children":[{"name":"local_cell_edge", "id":84, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"366"}]}], "Requested size":"64 bytes", "Implemented size":"192 bytes = 3 private copies x  requested size", "Number of banks":"1", "Bank width (word size)":"256 bits", "Bank depth":"2 words", "Implemented bank depth":"6 words = 3 private copies x bank depth", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell_edge\' occupies memory words [0-1]."}, {"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Additional information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":366}]], "type":"memsys", "children":[{"name":"Bank 0", "id":85, "details":[{"type":"table", "Bank width":"256 bits", "Implemented bank depth":"6 words", "Implemented bank size":"192 bytes =  bank width x implemented bank depth", "Number of active ports":"4", "Number of read ports":"2", "Number of write ports":"2", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell_edge\' occupies memory words [0-1]."}, {"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":366}]], "type":"bank", "children":[{"name":"Replicate 0", "id":86, "details":[{"type":"table", "Implemented size":"192 bytes (6 words deep x 256 bits wide)", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"2", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell_edge\' occupies memory words [0-1]."}, {"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":366}]], "type":"replicate", "children":[{"name":"R", "id":87, "type":"port"}, {"name":"R", "id":88, "type":"port"}, {"name":"W", "id":89, "type":"port"}, {"name":"W", "id":90, "type":"port"}], "copies":{"num":3, "details":[{"type":"table", "Width":"256 bits", "Depth per copy":"2 words", "Number of private copies":"3", "Memory layout information":[{"type":"text", "text":"In each private copy:\\n  Variable \'local_cell_edge\' occupies memory words [0-1]."}, {"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups.\\n"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td></td><td></td><td>b<sub>5</sub></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>5</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>5</sub></td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>5</sub></td></tr></table>"}]}}]}]}, {"name":"w", "id":91, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"16"}]}], "Requested size":"36 bytes", "Implemented size":"36 bytes", "Number of banks":"1", "Number of replicates":"1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":16}]], "type":"romsys", "children":[{"name":"Bank 0", "id":92, "details":[{"type":"table", "Bank width":"32 bits", "Implemented size":"36 bytes", "Number of replicates":"1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":16}]], "type":"bank", "children":[{"name":"Replicate 0", "id":93, "details":[{"type":"table", "Width":"32 bits", "Depth":"9 words", "Size":"36 bytes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":16}]], "type":"replicate", "children":[{"name":"R", "id":94, "type":"port"}]}]}]}, {"name":"e", "id":95, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"6"}]}], "Requested size":"72 bytes", "Implemented size":"144 bytes", "Number of banks":"1", "Number of replicates":"2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"romsys", "children":[{"name":"Bank 0", "id":96, "details":[{"type":"table", "Bank width":"32 bits", "Implemented size":"144 bytes", "Number of replicates":"2"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"bank", "children":[{"name":"Replicate 0", "id":97, "details":[{"type":"table", "Width":"32 bits", "Depth":"18 words", "Size":"72 bytes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"replicate", "children":[{"name":"R", "id":98, "type":"port"}]}, {"name":"Replicate 1", "id":99, "details":[{"type":"table", "Width":"32 bits", "Depth":"18 words", "Size":"72 bytes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":6}]], "type":"replicate", "children":[{"name":"R", "id":100, "type":"port"}]}]}]}]}, {"name":"Load", "id":4168358432, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell_edge", "Start cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Load", "id":4168358768, "details":[{"type":"table", "Width":"256 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"local_cell_edge", "Start cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Store", "id":4168355568, "details":[{"type":"table", "Width":"256 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell_edge", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "type":"inst"}, {"name":"Store", "id":4168355952, "details":[{"type":"table", "Width":"256 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"local_cell_edge", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "type":"inst"}, {"name":"Load", "id":4168359832, "details":[{"type":"table", "Data width":"32 bits", "Type":"ROM lookup", "Loads from":"w"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Load", "id":4168360872, "details":[{"type":"table", "Data width":"32 bits", "Type":"ROM lookup", "Loads from":"e"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"Load", "id":4168361336, "details":[{"type":"table", "Data width":"32 bits", "Type":"ROM lookup", "Loads from":"e"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}]}], "links":[{"from":19, "to":4168273856}, {"from":4168261232, "to":20}, {"from":23, "to":4168275408}, {"from":4168261776, "to":24}, {"from":27, "to":4168280912}, {"from":4168262160, "to":28}, {"from":31, "to":4168282016}, {"from":4168262544, "to":32}, {"from":35, "to":4168282544}, {"from":4168262928, "to":36}, {"from":39, "to":4168280384}, {"from":4168263312, "to":40}, {"from":43, "to":4168280384}, {"from":4168263696, "to":44}, {"from":47, "to":4168280384}, {"from":4168264080, "to":48}, {"from":51, "to":4168280384}, {"from":4168264464, "to":52}, {"from":55, "to":4168280384}, {"from":4168264848, "to":56}, {"from":59, "to":4168280384}, {"from":4168265232, "to":60}, {"from":63, "to":4168280384}, {"from":4168265616, "to":64}, {"from":67, "to":4168280384}, {"from":4168266000, "to":68}, {"from":71, "to":4168280384}, {"from":4168266384, "to":72}, {"from":4168274824, "to":76}, {"from":4168276264, "to":78}, {"from":4168281544, "to":82}, {"from":87, "to":4168358432}, {"from":88, "to":4168358768}, {"from":4168355568, "to":89}, {"from":4168355952, "to":90}, {"from":4168359832, "to":94}, {"from":4168360872, "to":98}, {"from":4168361336, "to":100}]}';
var systemJSON='{}';
var blockJSON='{"4167775264":{"nodes":[{"name":"Cluster 1", "id":4174203808, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body5_lbms_c0_enter814_lbm185", "Cluster Type":"Stall-Free", "Cluster Latency":"7"}], "type":"bb", "children":[{"name":"Logic", "id":4174210080, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body5_lbms_c0_enter814_lbm185", "Cluster Type":"Stall-Free", "Cluster Latency":"7"}], "type":"inst"}, {"name":"Exit", "id":4174581312, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 2", "id":4176141392, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body5_lbms_c1_enter_lbm451", "Cluster Type":"Stall-Free", "Cluster Latency":"56"}], "type":"bb", "children":[{"name":"Logic", "id":4176147408, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body5_lbms_c1_enter_lbm451", "Cluster Type":"Stall-Free", "Cluster Latency":"56"}], "type":"inst"}, {"name":"Exit", "id":4176611184, "details":[{"type":"table", "Exit FIFO Depth":"64", "Exit FIFO Width":"1824", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Feedback", "id":4173788720, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"64"}], "type":"inst"}, {"name":"vx", "id":4174240192, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":4174442992, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"64"}], "type":"inst"}, {"name":"WR", "id":4174463840, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"306", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":295}]], "type":"inst"}, {"name":"Loop Input", "id":4174494752, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"lbm.B4, lbm.B1"}], "type":"inst"}, {"name":"Compare", "id":4174620944, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"+", "id":4174621248, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"Feedback", "id":4175352192, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Feedback", "id":4175469424, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"64"}], "type":"inst"}, {"name":"nx", "id":4175583936, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":97}]], "type":"inst"}, {"name":"Xor", "id":4176403280, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":201}]], "type":"inst"}, {"name":"And", "id":4176403584, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":279}]], "type":"inst"}, {"name":"Xor", "id":4176403888, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":266}]], "type":"inst"}, {"name":"+", "id":4176404192, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"Xor", "id":4176404496, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]], "type":"inst"}, {"name":"Or", "id":4176404800, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"*", "id":4176405104, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"f", "id":4176683760, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}, {"name":"vy", "id":4176858112, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vy\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"?", "id":4176872800, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "type":"inst"}, {"name":"Select", "id":4176979904, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":132}]], "type":"inst"}, {"name":"And", "id":4176980208, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":234}]], "type":"inst"}, {"name":"And", "id":4176980512, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":298}]], "type":"inst"}, {"name":"Or", "id":4176980816, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"And", "id":4176981120, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":201}]], "type":"inst"}, {"name":"And", "id":4176981424, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":266}]], "type":"inst"}, {"name":"And", "id":4177003840, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]], "type":"inst"}, {"name":"Xor", "id":4177004144, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"+", "id":4177004448, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":167}]], "type":"inst"}, {"name":"+", "id":4177004752, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":132}]], "type":"inst"}, {"name":"And", "id":4177005056, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]], "type":"inst"}, {"name":"Xor", "id":4177005360, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":234}]], "type":"inst"}, {"name":"And", "id":4177005664, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]], "type":"inst"}, {"name":"Xor", "id":4177005968, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":298}]], "type":"inst"}, {"name":"And", "id":4177006272, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]], "type":"inst"}, {"name":"And", "id":4177006576, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]], "type":"inst"}, {"name":"vy", "id":4177068672, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vy\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"<<", "id":4177094080, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"?", "id":4177107744, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"+", "id":4177599840, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"Or", "id":4177600144, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"vy", "id":4179613696, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vy\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":4180250336, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"?", "id":4180322880, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"FFwd Dest", "id":4180840000, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"Feedback", "id":4181365776, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"vx", "id":4181903232, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"Xor", "id":4184032976, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"*", "id":4184468880, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"LD", "id":4185452336, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Start Cycle":"80", "Latency":"224", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]], "type":"inst"}, {"name":"Xor", "id":4187267936, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"vx", "id":4194834912, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"vx", "id":4195569024, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"?", "id":4196467920, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "type":"inst"}, {"name":"vx", "id":4196683968, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"\'y\'", "id":4196702384, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'y\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"f", "id":4197337776, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}, {"name":"nx", "id":4204732976, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":97}]], "type":"inst"}, {"name":"vy", "id":4205927376, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vy\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"WR", "id":4217997264, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"308", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]], "type":"inst"}, {"name":"WR", "id":4221438000, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"305", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":263}]], "type":"inst"}, {"name":"LD", "id":4239235504, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Start Cycle":"78", "Latency":"224", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]], "type":"inst"}, {"name":"Compare", "id":4239629168, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"Compare", "id":4239629472, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"FFwd Dest", "id":4239644704, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "type":"inst"}, {"name":"f", "id":4240363776, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}, {"name":"vy", "id":4240393360, "details":[{"type":"table", "Instruction":"Input Synchronization for \'vy\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":237}]], "type":"inst"}, {"name":"LD", "id":4241345904, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Start Cycle":"81", "Latency":"224", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]], "type":"inst"}, {"name":"Select", "id":4241992576, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":167}]], "type":"inst"}, {"name":"Select", "id":4241992880, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":167}]], "type":"inst"}, {"name":"Select", "id":4241993184, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":167}]], "type":"inst"}, {"name":"Feedback", "id":4241993488, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'y\'", "Feedback FIFO Depth":"10", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "type":"inst"}, {"name":"WR", "id":4243650064, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"303", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":147}]], "type":"inst"}, {"name":"?", "id":4243976032, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"LD", "id":4244005536, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Semi-streaming", "Start Cycle":"304", "Latency":"2", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":4244035008, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4244046240, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]], "type":"inst"}, {"name":"LD", "id":4248297840, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Start Cycle":"83", "Latency":"224", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]], "type":"inst"}, {"name":"WR", "id":4249028768, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"306", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":250}]], "type":"inst"}, {"name":"WR", "id":4249037344, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"304", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":231}]], "type":"inst"}, {"name":"WR", "id":4249605120, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"307", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":282}]], "type":"inst"}, {"name":"WR", "id":4249611456, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"307", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":327}]], "type":"inst"}, {"name":"LD", "id":4250445104, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Start Cycle":"79", "Latency":"224", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4250461728, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":117}]], "type":"inst"}, {"name":"<<", "id":4250463264, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4250464800, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"Compare", "id":4250570816, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4250649168, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]], "type":"inst"}, {"name":"WR", "id":4250672224, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"305", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":218}]], "type":"inst"}, {"name":"WR", "id":4250681328, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"303", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":198}]], "type":"inst"}, {"name":"?", "id":4250732464, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "type":"inst"}, {"name":"+", "id":4250733616, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"Xor", "id":4250733920, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]], "type":"inst"}, {"name":"Or", "id":4250734224, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":234}]], "type":"inst"}, {"name":"Xor", "id":4250734528, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]], "type":"inst"}, {"name":"Or", "id":4250734832, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":298}]], "type":"inst"}, {"name":"Xor", "id":4250735136, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]], "type":"inst"}, {"name":"Xor", "id":4250735440, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]], "type":"inst"}, {"name":"Or", "id":4250735744, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":201}]], "type":"inst"}, {"name":"Xor", "id":4250736048, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":279}]], "type":"inst"}, {"name":"Or", "id":4250736352, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":266}]], "type":"inst"}, {"name":"+", "id":4250736960, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"<<", "id":4250737264, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4250844752, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"LD", "id":4250845360, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Start Cycle":"18", "Latency":"224", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":117}]], "type":"inst"}, {"name":"WR", "id":4251218688, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"304", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":185}]], "type":"inst"}, {"name":"WR", "id":4251864400, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"302", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":125}]], "type":"inst"}, {"name":"WR", "id":4251873504, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"302", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":160}]], "type":"inst"}], "links":[{"from":4174210080, "to":4174581312}, {"from":4176147408, "to":4176611184}, {"from":4173788720, "to":4250732464, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":4174210080, "to":4173788720, "details":[{"type":"table", "Width":"384"}]}, {"from":4174240192, "to":4249037344, "details":[{"type":"table", "Width":"32"}]}, {"from":4174442992, "to":4176872800, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":4174210080, "to":4174442992, "details":[{"type":"table", "Width":"384"}]}, {"from":4174463840, "to":4249611456, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4174463840, "details":[{"type":"table", "Width":"1824"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"64"}]}, {"from":4174620944, "to":4176980208, "details":[{"type":"table", "Width":"1"}]}, {"from":4174620944, "to":4176981120, "details":[{"type":"table", "Width":"1"}]}, {"from":4174620944, "to":4177600144, "details":[{"type":"table", "Width":"1"}]}, {"from":4174620944, "to":4241992576, "details":[{"type":"table", "Width":"1"}]}, {"from":4174620944, "to":4241992880, "details":[{"type":"table", "Width":"1"}]}, {"from":4174620944, "to":4241993184, "details":[{"type":"table", "Width":"1"}]}, {"from":4174621248, "to":4241993488, "details":[{"type":"table", "Width":"32"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"1"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"64"}]}, {"from":4175352192, "to":4180322880, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4175352192, "details":[{"type":"table", "Width":"384"}]}, {"from":4175469424, "to":4196467920, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":4174210080, "to":4175469424, "details":[{"type":"table", "Width":"384"}]}, {"from":4175583936, "to":4176405104, "details":[{"type":"table", "Width":"32"}]}, {"from":4176403280, "to":4250735744, "details":[{"type":"table", "Width":"1"}]}, {"from":4176403584, "to":4250736048, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4176403584, "details":[{"type":"table", "Width":"384"}]}, {"from":4176403888, "to":4250736352, "details":[{"type":"table", "Width":"1"}]}, {"from":4176404192, "to":4250461728, "details":[{"type":"table", "Width":"32"}]}, {"from":4176404496, "to":4250445104, "details":[{"type":"table", "Width":"1"}]}, {"from":4176404800, "to":4250681328, "details":[{"type":"table", "Width":"1"}]}, {"from":4176404800, "to":4251218688, "details":[{"type":"table", "Width":"1"}]}, {"from":4176405104, "to":4250736960, "details":[{"type":"table", "Width":"32"}]}, {"from":4176683760, "to":4244046240, "details":[{"type":"table", "Width":"64"}]}, {"from":4176858112, "to":4249037344, "details":[{"type":"table", "Width":"32"}]}, {"from":4176872800, "to":4174442992, "details":[{"type":"table", "Width":"64"}]}, {"from":4176872800, "to":4185452336, "details":[{"type":"table", "Width":"64"}]}, {"from":4174210080, "to":4176872800, "details":[{"type":"table", "Width":"384"}]}, {"from":4176979904, "to":4177004752, "details":[{"type":"table", "Width":"32"}]}, {"from":4176980208, "to":4177005056, "details":[{"type":"table", "Width":"1"}]}, {"from":4176980208, "to":4177005360, "details":[{"type":"table", "Width":"1"}]}, {"from":4176980512, "to":4177005664, "details":[{"type":"table", "Width":"1"}]}, {"from":4176980512, "to":4177005968, "details":[{"type":"table", "Width":"1"}]}, {"from":4176980816, "to":4177006272, "details":[{"type":"table", "Width":"1"}]}, {"from":4176980816, "to":4184032976, "details":[{"type":"table", "Width":"1"}]}, {"from":4176981120, "to":4176403280, "details":[{"type":"table", "Width":"1"}]}, {"from":4176981120, "to":4177006576, "details":[{"type":"table", "Width":"1"}]}, {"from":4176981424, "to":4176403584, "details":[{"type":"table", "Width":"1"}]}, {"from":4176981424, "to":4176403888, "details":[{"type":"table", "Width":"1"}]}, {"from":4177003840, "to":4176404496, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4177003840, "details":[{"type":"table", "Width":"384"}]}, {"from":4177004144, "to":4176404800, "details":[{"type":"table", "Width":"1"}]}, {"from":4177004448, "to":4176405104, "details":[{"type":"table", "Width":"32"}]}, {"from":4177004448, "to":4176147408, "details":[{"type":"table", "Width":"32"}]}, {"from":4177004448, "to":4250681328, "details":[{"type":"table", "Width":"32"}]}, {"from":4177004752, "to":4176147408, "details":[{"type":"table", "Width":"32"}]}, {"from":4177004752, "to":4243650064, "details":[{"type":"table", "Width":"32"}]}, {"from":4177004752, "to":4250733616, "details":[{"type":"table", "Width":"32"}]}, {"from":4177005056, "to":4250733920, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4177005056, "details":[{"type":"table", "Width":"384"}]}, {"from":4177005360, "to":4250734224, "details":[{"type":"table", "Width":"1"}]}, {"from":4177005664, "to":4250734528, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4177005664, "details":[{"type":"table", "Width":"384"}]}, {"from":4177005968, "to":4250734832, "details":[{"type":"table", "Width":"1"}]}, {"from":4177006272, "to":4250735136, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4177006272, "details":[{"type":"table", "Width":"384"}]}, {"from":4177006576, "to":4250735440, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4177006576, "details":[{"type":"table", "Width":"384"}]}, {"from":4177068672, "to":4249028768, "details":[{"type":"table", "Width":"32"}]}, {"from":4177094080, "to":4176404192, "details":[{"type":"table", "Width":"32"}]}, {"from":4177107744, "to":4181365776, "details":[{"type":"table", "Width":"32"}]}, {"from":4177107744, "to":4221438000, "details":[{"type":"table", "Width":"32"}]}, {"from":4177107744, "to":4249028768, "details":[{"type":"table", "Width":"32"}]}, {"from":4177107744, "to":4249037344, "details":[{"type":"table", "Width":"32"}]}, {"from":4177107744, "to":4250672224, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4177107744, "details":[{"type":"table", "Width":"384"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"32"}]}, {"from":4177599840, "to":4176404192, "details":[{"type":"table", "Width":"32"}]}, {"from":4177599840, "to":4177094080, "details":[{"type":"table", "Width":"32"}]}, {"from":4177600144, "to":4177003840, "details":[{"type":"table", "Width":"1"}]}, {"from":4177600144, "to":4177004144, "details":[{"type":"table", "Width":"1"}]}, {"from":4179613696, "to":4250672224, "details":[{"type":"table", "Width":"32"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"64"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"32"}]}, {"from":4180250336, "to":4243976032, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4180250336, "details":[{"type":"table", "Width":"384"}]}, {"from":4180322880, "to":4175352192, "details":[{"type":"table", "Width":"32"}]}, {"from":4180322880, "to":4217997264, "details":[{"type":"table", "Width":"32"}]}, {"from":4180322880, "to":4221438000, "details":[{"type":"table", "Width":"32"}]}, {"from":4180322880, "to":4249028768, "details":[{"type":"table", "Width":"32"}]}, {"from":4180322880, "to":4249611456, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4180322880, "details":[{"type":"table", "Width":"384"}]}, {"from":4180840000, "to":4239629168, "details":[{"type":"table", "Width":"32"}]}, {"from":4181365776, "to":4177107744, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4181365776, "details":[{"type":"table", "Width":"384"}]}, {"from":4181903232, "to":4249028768, "details":[{"type":"table", "Width":"32"}]}, {"from":4184032976, "to":4176147408, "details":[{"type":"table", "Width":"1"}]}, {"from":4184468880, "to":4177599840, "details":[{"type":"table", "Width":"32"}]}, {"from":4184468880, "to":4250733616, "details":[{"type":"table", "Width":"32"}]}, {"from":4185452336, "to":4250672224, "details":[{"type":"table", "Width":"512"}]}, {"from":4187267936, "to":4176404800, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4176147408, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4250734224, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4250734832, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4250735744, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4250736352, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4250845360, "details":[{"type":"table", "Width":"1"}]}, {"from":4187267936, "to":4251864400, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4187267936, "details":[{"type":"table", "Width":"384"}]}, {"from":4194834912, "to":4250672224, "details":[{"type":"table", "Width":"32"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"1"}]}, {"from":4195569024, "to":4221438000, "details":[{"type":"table", "Width":"32"}]}, {"from":4196467920, "to":4175469424, "details":[{"type":"table", "Width":"64"}]}, {"from":4196467920, "to":4241345904, "details":[{"type":"table", "Width":"64"}]}, {"from":4174210080, "to":4196467920, "details":[{"type":"table", "Width":"384"}]}, {"from":4196683968, "to":4241993184, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4174620944, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4174621248, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4177004448, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4184468880, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4176147408, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4243650064, "details":[{"type":"table", "Width":"32"}]}, {"from":4196702384, "to":4250570816, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4196702384, "details":[{"type":"table", "Width":"384"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"32"}]}, {"from":4197337776, "to":4250461728, "details":[{"type":"table", "Width":"64"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"1"}]}, {"from":4204732976, "to":4184468880, "details":[{"type":"table", "Width":"32"}]}, {"from":4205927376, "to":4241992880, "details":[{"type":"table", "Width":"32"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"1"}]}, {"from":4217997264, "to":4251864400, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4217997264, "details":[{"type":"table", "Width":"1824"}]}, {"from":4221438000, "to":4174463840, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4221438000, "details":[{"type":"table", "Width":"1824"}]}, {"from":4239235504, "to":4243650064, "details":[{"type":"table", "Width":"512"}]}, {"from":4239629168, "to":4176979904, "details":[{"type":"table", "Width":"1"}]}, {"from":4239629168, "to":4176980208, "details":[{"type":"table", "Width":"1"}]}, {"from":4239629168, "to":4176980512, "details":[{"type":"table", "Width":"1"}]}, {"from":4239629168, "to":4176980816, "details":[{"type":"table", "Width":"1"}]}, {"from":4239629472, "to":4176980816, "details":[{"type":"table", "Width":"1"}]}, {"from":4239629472, "to":4176981120, "details":[{"type":"table", "Width":"1"}]}, {"from":4239629472, "to":4176981424, "details":[{"type":"table", "Width":"1"}]}, {"from":4239644704, "to":4244005536, "details":[{"type":"table", "Width":"64"}]}, {"from":4240363776, "to":4250649168, "details":[{"type":"table", "Width":"64"}]}, {"from":4240393360, "to":4221438000, "details":[{"type":"table", "Width":"32"}]}, {"from":4241345904, "to":4249028768, "details":[{"type":"table", "Width":"512"}]}, {"from":4241992576, "to":4177004448, "details":[{"type":"table", "Width":"32"}]}, {"from":4241992880, "to":4250681328, "details":[{"type":"table", "Width":"32"}]}, {"from":4241992880, "to":4251218688, "details":[{"type":"table", "Width":"32"}]}, {"from":4241993184, "to":4250681328, "details":[{"type":"table", "Width":"32"}]}, {"from":4241993184, "to":4251218688, "details":[{"type":"table", "Width":"32"}]}, {"from":4241993488, "to":4196702384, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4241993488, "details":[{"type":"table", "Width":"384"}]}, {"from":4243650064, "to":4251218688, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4243650064, "details":[{"type":"table", "Width":"1824"}]}, {"from":4243976032, "to":4177004752, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4177599840, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4180250336, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4176147408, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4239629168, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4239629472, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4250681328, "details":[{"type":"table", "Width":"32"}]}, {"from":4243976032, "to":4250736960, "details":[{"type":"table", "Width":"32"}]}, {"from":4174210080, "to":4243976032, "details":[{"type":"table", "Width":"384"}]}, {"from":4244005536, "to":4249605120, "details":[{"type":"table", "Width":"512"}]}, {"from":4244035008, "to":4174620944, "details":[{"type":"table", "Width":"32"}]}, {"from":4244046240, "to":4250445104, "details":[{"type":"table", "Width":"64"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"1"}]}, {"from":4248297840, "to":4217997264, "details":[{"type":"table", "Width":"512"}]}, {"from":4249028768, "to":4249605120, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4249028768, "details":[{"type":"table", "Width":"1824"}]}, {"from":4249037344, "to":4221438000, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4249037344, "details":[{"type":"table", "Width":"1824"}]}, {"from":4174494752, "to":4174210080, "details":[{"type":"table", "Width":"1"}]}, {"from":4249605120, "to":4217997264, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4249605120, "details":[{"type":"table", "Width":"1824"}]}, {"from":4249611456, "to":4251873504, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4249611456, "details":[{"type":"table", "Width":"1824"}]}, {"from":4250445104, "to":4251218688, "details":[{"type":"table", "Width":"512"}]}, {"from":4250461728, "to":4250845360, "details":[{"type":"table", "Width":"64"}]}, {"from":4250463264, "to":4250844752, "details":[{"type":"table", "Width":"32"}]}, {"from":4250464800, "to":4250649168, "details":[{"type":"table", "Width":"32"}]}, {"from":4250570816, "to":4176980512, "details":[{"type":"table", "Width":"1"}]}, {"from":4250570816, "to":4176981424, "details":[{"type":"table", "Width":"1"}]}, {"from":4250570816, "to":4177600144, "details":[{"type":"table", "Width":"1"}]}, {"from":4250649168, "to":4239235504, "details":[{"type":"table", "Width":"64"}]}, {"from":4250672224, "to":4249028768, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4250672224, "details":[{"type":"table", "Width":"1824"}]}, {"from":4250681328, "to":4249037344, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4250681328, "details":[{"type":"table", "Width":"1824"}]}, {"from":4250732464, "to":4173788720, "details":[{"type":"table", "Width":"64"}]}, {"from":4250732464, "to":4248297840, "details":[{"type":"table", "Width":"64"}]}, {"from":4174210080, "to":4250732464, "details":[{"type":"table", "Width":"384"}]}, {"from":4250733616, "to":4250464800, "details":[{"type":"table", "Width":"32"}]}, {"from":4250733616, "to":4250737264, "details":[{"type":"table", "Width":"32"}]}, {"from":4250733920, "to":4241345904, "details":[{"type":"table", "Width":"1"}]}, {"from":4250734224, "to":4221438000, "details":[{"type":"table", "Width":"1"}]}, {"from":4250734224, "to":4249028768, "details":[{"type":"table", "Width":"1"}]}, {"from":4250734528, "to":4248297840, "details":[{"type":"table", "Width":"1"}]}, {"from":4250734832, "to":4217997264, "details":[{"type":"table", "Width":"1"}]}, {"from":4250734832, "to":4249611456, "details":[{"type":"table", "Width":"1"}]}, {"from":4250735136, "to":4239235504, "details":[{"type":"table", "Width":"1"}]}, {"from":4250735440, "to":4185452336, "details":[{"type":"table", "Width":"1"}]}, {"from":4250735744, "to":4249037344, "details":[{"type":"table", "Width":"1"}]}, {"from":4250735744, "to":4250672224, "details":[{"type":"table", "Width":"1"}]}, {"from":4250736048, "to":4244005536, "details":[{"type":"table", "Width":"1"}]}, {"from":4250736352, "to":4174463840, "details":[{"type":"table", "Width":"1"}]}, {"from":4250736352, "to":4249605120, "details":[{"type":"table", "Width":"1"}]}, {"from":4250736960, "to":4250463264, "details":[{"type":"table", "Width":"32"}]}, {"from":4250736960, "to":4250844752, "details":[{"type":"table", "Width":"32"}]}, {"from":4250737264, "to":4250464800, "details":[{"type":"table", "Width":"32"}]}, {"from":4250844752, "to":4244046240, "details":[{"type":"table", "Width":"32"}]}, {"from":4250845360, "to":4176147408, "details":[{"type":"table", "Width":"512"}]}, {"from":4251218688, "to":4250672224, "details":[{"type":"table", "Width":"1"}]}, {"from":4176611184, "to":4251218688, "details":[{"type":"table", "Width":"1824"}]}, {"from":4251864400, "to":4243650064, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4251864400, "details":[{"type":"table", "Width":"384"}]}, {"from":4176611184, "to":4251864400, "details":[{"type":"table", "Width":"1824"}]}, {"from":4251873504, "to":4250681328, "details":[{"type":"table", "Width":"1"}]}, {"from":4174210080, "to":4251873504, "details":[{"type":"table", "Width":"384"}]}, {"from":4176611184, "to":4251873504, "details":[{"type":"table", "Width":"1824"}]}]}, "4167860064":{"nodes":[{"name":"Cluster 0", "id":4173453952, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_lbms_c0_enter3_lbm90", "Cluster Type":"Stall-Free", "Cluster Latency":"5"}], "type":"bb", "children":[{"name":"Logic", "id":4173460064, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_lbms_c0_enter3_lbm90", "Cluster Type":"Stall-Free", "Cluster Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":4173809216, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"?", "id":4180237232, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]], "type":"inst"}, {"name":"Loop Orch", "id":4204982656, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}], "links":[{"from":4173460064, "to":4173809216}, {"from":4173809216, "to":4180237232, "details":[{"type":"table", "Width":"448"}]}, {"from":4204982656, "to":4173460064, "details":[{"type":"table", "Width":"1"}]}]}, "4167861008":{"nodes":[{"name":"Input", "id":4195328352, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"lbm.B4"}], "type":"inst"}, {"name":"Feedback", "id":4201666896, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]], "type":"inst"}], "links":[{"from":4195328352, "to":4201666896, "details":[{"type":"table", "Width":"1"}]}, {"from":4195328352, "to":4201666896, "details":[{"type":"table", "Width":"1"}]}]}, "4167861088":{"nodes":[], "links":[]}, "4167874336":{"nodes":[{"name":"+", "id":4174627360, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"nx", "id":4175357408, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"FFwd Src", "id":4175971856, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4176644608, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Select", "id":4176675344, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"FFwd Src", "id":4178553024, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"FFwd Src", "id":4178729392, "details":[{"type":"table", "Instruction":"FFwd Source"}], "type":"inst"}, {"name":"FFwd Src", "id":4179136688, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"FFwd Src", "id":4179184912, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"nx", "id":4179201952, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"+", "id":4179671648, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-2 (0xFFFFFFFE)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"nx", "id":4179746368, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"+", "id":4179954016, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-2 (0xFFFFFFFE)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"FFwd Src", "id":4180040960, "details":[{"type":"table", "Instruction":"FFwd Source"}], "type":"inst"}, {"name":"+", "id":4181791424, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"+", "id":4182755504, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"+", "id":4184691744, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"+", "id":4185466624, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-2 (0xFFFFFFFE)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "type":"inst"}, {"name":"ny", "id":4187459264, "details":[{"type":"table", "Instruction":"Input Synchronization for \'ny\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"FFwd Src", "id":4187912640, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Select", "id":4194743840, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Compare", "id":4195481104, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"Compare", "id":4195483600, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"f", "id":4197585120, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}, {"name":"Compare", "id":4198410208, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"ny", "id":4202360608, "details":[{"type":"table", "Instruction":"Input Synchronization for \'ny\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"f", "id":4202561696, "details":[{"type":"table", "Instruction":"Input Synchronization for \'f\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "type":"inst"}, {"name":"<<", "id":4204091920, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "type":"inst"}, {"name":"ny", "id":4212319808, "details":[{"type":"table", "Instruction":"Input Synchronization for \'ny\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"nx", "id":4213821344, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"+", "id":4227169184, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-2 (0xFFFFFFFE)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"FFwd Src", "id":4230256656, "details":[{"type":"table", "Instruction":"FFwd Source"}], "type":"inst"}, {"name":"FFwd Src", "id":4237454304, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "type":"inst"}, {"name":"FFwd Src", "id":4242446864, "details":[{"type":"table", "Instruction":"FFwd Source"}], "type":"inst"}, {"name":"+", "id":4247065936, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "type":"inst"}, {"name":"nx", "id":4247095600, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}, {"name":"nx", "id":4250572192, "details":[{"type":"table", "Instruction":"Input Synchronization for \'nx\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":103}]], "type":"inst"}], "links":[{"from":4174627360, "to":4176675344, "details":[{"type":"table", "Width":"32"}]}, {"from":4174627360, "to":4195481104, "details":[{"type":"table", "Width":"32"}]}, {"from":4175357408, "to":4180040960, "details":[{"type":"table", "Width":"32"}]}, {"from":4176644608, "to":4179184912, "details":[{"type":"table", "Width":"33"}]}, {"from":4176675344, "to":4179671648, "details":[{"type":"table", "Width":"32"}]}, {"from":4179201952, "to":4204091920, "details":[{"type":"table", "Width":"32"}]}, {"from":4179671648, "to":4181791424, "details":[{"type":"table", "Width":"32"}]}, {"from":4179746368, "to":4174627360, "details":[{"type":"table", "Width":"32"}]}, {"from":4179954016, "to":4176644608, "details":[{"type":"table", "Width":"32"}]}, {"from":4181791424, "to":4178553024, "details":[{"type":"table", "Width":"33"}]}, {"from":4182755504, "to":4194743840, "details":[{"type":"table", "Width":"32"}]}, {"from":4182755504, "to":4198410208, "details":[{"type":"table", "Width":"32"}]}, {"from":4184691744, "to":4175971856, "details":[{"type":"table", "Width":"32"}]}, {"from":4185466624, "to":4179136688, "details":[{"type":"table", "Width":"32"}]}, {"from":4187459264, "to":4182755504, "details":[{"type":"table", "Width":"32"}]}, {"from":4194743840, "to":4179954016, "details":[{"type":"table", "Width":"32"}]}, {"from":4195481104, "to":4176675344, "details":[{"type":"table", "Width":"1"}]}, {"from":4195483600, "to":4187912640, "details":[{"type":"table", "Width":"1"}]}, {"from":4197585120, "to":4242446864, "details":[{"type":"table", "Width":"64"}]}, {"from":4198410208, "to":4194743840, "details":[{"type":"table", "Width":"1"}]}, {"from":4202360608, "to":4185466624, "details":[{"type":"table", "Width":"32"}]}, {"from":4202561696, "to":4178729392, "details":[{"type":"table", "Width":"64"}]}, {"from":4204091920, "to":4184691744, "details":[{"type":"table", "Width":"32"}]}, {"from":4212319808, "to":4230256656, "details":[{"type":"table", "Width":"32"}]}, {"from":4213821344, "to":4227169184, "details":[{"type":"table", "Width":"32"}]}, {"from":4227169184, "to":4237454304, "details":[{"type":"table", "Width":"32"}]}, {"from":4247065936, "to":4195483600, "details":[{"type":"table", "Width":"32"}]}, {"from":4247095600, "to":4247065936, "details":[{"type":"table", "Width":"32"}]}, {"from":4250572192, "to":4184691744, "details":[{"type":"table", "Width":"32"}]}]}, "4168163856":{"nodes":[{"name":"Cluster 3", "id":4224704048, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_collisions_c0_enter_collision139", "Cluster Type":"Stall-Free", "Cluster Latency":"54"}], "type":"bb", "children":[{"name":"Logic", "id":4207136224, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_collisions_c0_enter_collision139", "Cluster Type":"Stall-Free", "Cluster Latency":"54"}], "type":"inst"}, {"name":"Exit", "id":4187608976, "details":[{"type":"table", "Exit FIFO Depth":"64", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Xor", "id":4171143360, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":343}]], "type":"inst"}, {"name":"ST", "id":4173682896, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Compare", "id":4173732800, "details":[{"type":"table", "Instruction":"8-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":343}]], "type":"inst"}, {"name":"simple.barrier", "id":4174365600, "details":[{"type":"table", "Instruction":"simple.barrier"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":351}]], "type":"inst"}, {"name":"Xor", "id":4174389648, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":339}]], "type":"inst"}, {"name":"And", "id":4174861184, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":343}]], "type":"inst"}, {"name":"ST", "id":4175988496, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":4180239728, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4181018240, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"WR", "id":4181691232, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"128 bits", "Depth":"1024", "Channel Name":"CELL_U_CHANNEL", "Start Cycle":"2", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":345}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":4184535888, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"Compare", "id":4184622128, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":339}]], "type":"inst"}, {"name":"ST", "id":4185922848, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":4186427184, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"flag", "id":4195787616, "details":[{"type":"table", "Instruction":"Input Synchronization for \'flag\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":335}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":4197107632, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"<<", "id":4202383040, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}, {"name":"ST", "id":4207784240, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4209573488, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"<<", "id":4210712704, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}, {"name":"wg.limiter.enter", "id":4211835392, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4217674640, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":4220629248, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"<<", "id":4222008992, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}, {"name":"ST", "id":4225109136, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"RD", "id":4234012352, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"448 bits", "Depth":"1024", "Channel Name":"CELL_ENTRY_CHANNEL", "Start Cycle":"2", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"<<", "id":4237930848, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}, {"name":"<<", "id":4238057840, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}, {"name":"<<", "id":4239930672, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}, {"name":"ST", "id":4243920448, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4243926032, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4246995200, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4251285488, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Start Cycle":"71", "Latency":"2", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "type":"inst"}, {"name":"ST", "id":4251298368, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4251303952, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}, {"name":"ST", "id":4251310064, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "type":"inst"}], "links":[{"from":4207136224, "to":4187608976}, {"from":4171143360, "to":4181691232, "details":[{"type":"table", "Width":"1"}]}, {"from":4173682896, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4173732800, "to":4174861184, "details":[{"type":"table", "Width":"1"}]}, {"from":4174365600, "to":4207136224, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4173682896, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4175988496, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4181018240, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4185922848, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4207784240, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4209573488, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4217674640, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4225109136, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4234012352, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4243920448, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4243926032, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4246995200, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4251298368, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4251303952, "details":[{"type":"table", "Width":"1"}]}, {"from":4174389648, "to":4251310064, "details":[{"type":"table", "Width":"1"}]}, {"from":4174861184, "to":4171143360, "details":[{"type":"table", "Width":"1"}]}, {"from":4175988496, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4180239728, "to":4202383040, "details":[{"type":"table", "Width":"32"}]}, {"from":4180239728, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4181018240, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4184535888, "to":4210712704, "details":[{"type":"table", "Width":"32"}]}, {"from":4184535888, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4184622128, "to":4174389648, "details":[{"type":"table", "Width":"1"}]}, {"from":4184622128, "to":4174861184, "details":[{"type":"table", "Width":"1"}]}, {"from":4185922848, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4186427184, "to":4238057840, "details":[{"type":"table", "Width":"32"}]}, {"from":4186427184, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4195787616, "to":4173732800, "details":[{"type":"table", "Width":"8"}]}, {"from":4197107632, "to":4237930848, "details":[{"type":"table", "Width":"32"}]}, {"from":4197107632, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4202383040, "to":4207784240, "details":[{"type":"table", "Width":"32"}]}, {"from":4202383040, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4207784240, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4209573488, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4210712704, "to":4181018240, "details":[{"type":"table", "Width":"32"}]}, {"from":4210712704, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4211835392, "to":4222008992, "details":[{"type":"table", "Width":"32"}]}, {"from":4211835392, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4217674640, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4220629248, "to":4239930672, "details":[{"type":"table", "Width":"32"}]}, {"from":4220629248, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4173682896, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4175988496, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4209573488, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4225109136, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4243920448, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4243926032, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4251298368, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4251303952, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4251310064, "details":[{"type":"table", "Width":"32"}]}, {"from":4222008992, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4225109136, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4234012352, "to":4173682896, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4175988496, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4181018240, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4181691232, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4185922848, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4207784240, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4209573488, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4217674640, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4225109136, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4243920448, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4243926032, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4246995200, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4251298368, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4251303952, "details":[{"type":"table", "Width":"448"}]}, {"from":4234012352, "to":4251310064, "details":[{"type":"table", "Width":"448"}]}, {"from":4237930848, "to":4185922848, "details":[{"type":"table", "Width":"32"}]}, {"from":4237930848, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4238057840, "to":4246995200, "details":[{"type":"table", "Width":"32"}]}, {"from":4238057840, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4239930672, "to":4217674640, "details":[{"type":"table", "Width":"32"}]}, {"from":4239930672, "to":4207136224, "details":[{"type":"table", "Width":"32"}]}, {"from":4243920448, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4243926032, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4246995200, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4187608976, "to":4251285488, "details":[{"type":"table", "Width":"128"}]}, {"from":4251298368, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4251303952, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}, {"from":4251310064, "to":4174365600, "details":[{"type":"table", "Width":"1"}]}]}, "4168304752":{"nodes":[{"name":"Cluster 4", "id":4232715920, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_edges_c0_enter_edge52", "Cluster Type":"Stall-Free", "Cluster Latency":"37"}], "type":"bb", "children":[{"name":"Logic", "id":4197616832, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_edges_c0_enter_edge52", "Cluster Type":"Stall-Free", "Cluster Latency":"37"}], "type":"inst"}, {"name":"Exit", "id":4195893408, "details":[{"type":"table", "Exit FIFO Depth":"64", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Compare", "id":4200197648, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":367}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":4207621792, "details":[{"type":"table", "Instruction":"wg.limiter.enter"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "type":"inst"}, {"name":"simple.barrier", "id":4237494560, "details":[{"type":"table", "Instruction":"simple.barrier"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":371}]], "type":"inst"}, {"name":"RD", "id":4239507952, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"1024", "Channel Name":"CELL_EDGE_ENTRY_CHANNEL", "Start Cycle":"2", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "type":"inst"}, {"name":"ST", "id":4250290736, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Streaming", "Start Cycle":"54", "Latency":"1", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "type":"inst"}, {"name":"ST", "id":4251822512, "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "type":"inst"}, {"name":"ST", "id":4251830832, "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Local-pipelined never-stall", "Start Cycle":"2", "Latency":"1", "Stall-free":"Yes", "Global Memory":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "type":"inst"}, {"name":"<<", "id":4253486368, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)"}], "type":"inst"}], "links":[{"from":4197616832, "to":4195893408}, {"from":4200197648, "to":4239507952, "details":[{"type":"table", "Width":"1"}]}, {"from":4200197648, "to":4251822512, "details":[{"type":"table", "Width":"1"}]}, {"from":4200197648, "to":4251830832, "details":[{"type":"table", "Width":"1"}]}, {"from":4207621792, "to":4197616832, "details":[{"type":"table", "Width":"32"}]}, {"from":4207621792, "to":4253486368, "details":[{"type":"table", "Width":"32"}]}, {"from":4237494560, "to":4197616832, "details":[{"type":"table", "Width":"1"}]}, {"from":4239507952, "to":4251822512, "details":[{"type":"table", "Width":"512"}]}, {"from":4239507952, "to":4251830832, "details":[{"type":"table", "Width":"512"}]}, {"from":4195893408, "to":4250290736, "details":[{"type":"table", "Width":"192"}]}, {"from":4251822512, "to":4237494560, "details":[{"type":"table", "Width":"1"}]}, {"from":4251830832, "to":4237494560, "details":[{"type":"table", "Width":"1"}]}, {"from":4253486368, "to":4197616832, "details":[{"type":"table", "Width":"32"}]}, {"from":4253486368, "to":4251822512, "details":[{"type":"table", "Width":"32"}]}, {"from":4253486368, "to":4251830832, "details":[{"type":"table", "Width":"32"}]}]}, "4168389296":{"nodes":[{"name":"cell_num", "id":4250301072, "details":[{"type":"table", "Instruction":"Input Synchronization for \'cell_num\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "type":"inst"}, {"name":"Compare", "id":4250303488, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"cell_num", "id":4250303792, "details":[{"type":"table", "Instruction":"Input Synchronization for \'cell_num\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "type":"inst"}, {"name":"-", "id":4250305680, "details":[{"type":"table", "Instruction":"32-bit Integer Subtract"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Compare", "id":4250305984, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"Select", "id":4250306288, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"cell_num", "id":4250306592, "details":[{"type":"table", "Instruction":"Input Synchronization for \'cell_num\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "type":"inst"}, {"name":"+", "id":4250308480, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"+", "id":4250309088, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"cell_num", "id":4250309392, "details":[{"type":"table", "Instruction":"Input Synchronization for \'cell_num\'"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "type":"inst"}, {"name":"FFwd Src", "id":4250311280, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"FFwd Src", "id":4250806112, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"FFwd Src", "id":4250808352, "details":[{"type":"table", "Instruction":"FFwd Source"}], "type":"inst"}], "links":[{"from":4250301072, "to":4250303488, "details":[{"type":"table", "Width":"32"}]}, {"from":4250303488, "to":4250311280, "details":[{"type":"table", "Width":"1"}]}, {"from":4250303792, "to":4250305680, "details":[{"type":"table", "Width":"32"}]}, {"from":4250305680, "to":4250305984, "details":[{"type":"table", "Width":"32"}]}, {"from":4250305680, "to":4250306288, "details":[{"type":"table", "Width":"32"}]}, {"from":4250305984, "to":4250306288, "details":[{"type":"table", "Width":"1"}]}, {"from":4250306288, "to":4250308480, "details":[{"type":"table", "Width":"32"}]}, {"from":4250306592, "to":4250308480, "details":[{"type":"table", "Width":"32"}]}, {"from":4250308480, "to":4250309088, "details":[{"type":"table", "Width":"32"}]}, {"from":4250309088, "to":4250806112, "details":[{"type":"table", "Width":"33"}]}, {"from":4250309392, "to":4250808352, "details":[{"type":"table", "Width":"32"}]}]}, "4168399392":{"nodes":[{"name":"Cluster 5", "id":4209354816, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_writeus_c0_enter1_writeu34", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":4203030384, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_writeus_c0_enter1_writeu34", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":4204784736, "details":[{"type":"table", "Exit FIFO Depth":"4", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 6", "id":4206784976, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_body_writeus_c1_enter_writeu102", "Cluster Type":"Stall-Free", "Cluster Latency":"6"}], "type":"bb", "children":[{"name":"Logic", "id":4206185536, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_body_writeus_c1_enter_writeu102", "Cluster Type":"Stall-Free", "Cluster Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":4204326640, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Orch", "id":4195593088, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "type":"inst"}, {"name":"RD", "id":4250817040, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"128 bits", "Depth":"1024", "Channel Name":"CELL_U_CHANNEL", "Start Cycle":"4", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":379}]], "type":"inst"}, {"name":"ST", "id":4250828400, "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced", "Start Cycle":"13", "Latency":"2", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":380}]], "type":"inst"}], "links":[{"from":4203030384, "to":4204784736}, {"from":4206185536, "to":4204326640}, {"from":4195593088, "to":4203030384, "details":[{"type":"table", "Width":"1"}]}, {"from":4250817040, "to":4206185536, "details":[{"type":"table", "Width":"128"}]}, {"from":4250817040, "to":4250828400, "details":[{"type":"table", "Width":"128"}]}, {"from":4204784736, "to":4250817040, "details":[{"type":"table", "Width":"32"}]}, {"from":4204326640, "to":4250828400, "details":[{"type":"table", "Width":"128"}]}, {"from":4204784736, "to":4250828400, "details":[{"type":"table", "Width":"32"}]}]}, "4168399472":{"nodes":[], "links":[]}}';
