// Seed: 3046748747
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = id_1;
  logic id_3;
  assign id_2 = 1;
  type_6(
      id_4, 1'b0, 1'h0
  );
  always @(1);
endmodule
