$date
	Sun Oct 23 02:42:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#114513
b11010 !
1"
#114514
b11010 &
b11010 %
1$
#114515
0"
#114518
b1101 &
b1101 %
#114522
b101000 &
b101000 %
#114526
b10100 &
b10100 %
#114530
b1010 &
b1010 %
#114534
b101 &
b101 %
#114538
b10000 &
b10000 %
#114542
b1000 &
b1000 %
#114546
b100 &
b100 %
#114550
b10 &
b10 %
#114554
b1 &
b1 %
1#
#114558
b0 &
0#
b0 %
0$
#1183929
b1100 !
1"
#1183930
b1100 &
b1100 %
1$
#1183931
0"
#1183934
b110 &
b110 %
#1183938
b11 &
b11 %
#1183942
b1010 &
b1010 %
#1183946
b101 &
b101 %
#1183950
b10000 &
b10000 %
#1183954
b1000 &
b1000 %
#1183958
b100 &
b100 %
#1183962
b10 &
b10 %
#1183966
b1 &
1#
b1 %
#1183970
b0 &
b0 %
0#
0$
#2171639
b110 !
1"
#2171642
b110 &
b110 %
1$
#2171643
0"
#2171646
b11 &
b11 %
#2171650
b1010 &
b1010 %
#2171654
b101 &
b101 %
#2171658
b10000 &
b10000 %
#2171662
b1000 &
b1000 %
#2171666
b100 &
b100 %
#2171670
b10 &
b10 %
#2171674
b1 &
b1 %
1#
#2171678
b0 &
0#
b0 %
0$
#4500012
