<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v</a>
defines: 
time_elapsed: 0.028s
ram usage: 9952 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/sram.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/sram.v</a>
module sram (
	i_clk,
	i_addr,
	i_write,
	i_data,
	o_data
);
	parameter ADDR_WIDTH = 8;
	parameter DATA_WIDTH = 8;
	parameter DEPTH = 256;
	input wire i_clk;
	input wire [ADDR_WIDTH - 1:0] i_addr;
	input wire i_write;
	input wire [DATA_WIDTH - 1:0] i_data;
	output reg [DATA_WIDTH - 1:0] o_data;
	reg [DATA_WIDTH - 1:0] memory_array [0:DEPTH - 1];
	always @(posedge i_clk)
		if (i_write)
			memory_array[i_addr] &lt;= i_data;
		else
			o_data &lt;= memory_array[i_addr];
endmodule

</pre>
</body>