# compile vhdl design source files
vhdl xil_defaultlib  "../../../VHDL_Variable_Examples.srcs/sources_1/new/var_example.vhd"

# Do not sort compile order
nosort
