 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[11]                      Rise  0.2000 0.0000 0.0000 0.437062 0.894119 1.33118           1       100      c             | 
|    inRegA/D[11]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_13/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_13/ZN   AND2_X1 Rise  0.2350 0.0350 0.0140 3.20783  1.06234  4.27017           1       100                    | 
|    inRegA/Q_reg[11]/D DFF_X1  Rise  0.2350 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0150 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2350        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0140        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_53/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_53/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.595001 1.06234  1.65734           1       100                    | 
|    outReg/Q_reg[51]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[51]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0230        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_54/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_54/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.277997 1.06234  1.34034           1       100                    | 
|    outReg/Q_reg[52]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0230        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[25]                      Rise  0.2000 0.0000 0.0000 1.6478   0.894119 2.54192           1       100      c             | 
|    inRegB/D[25]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_27/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_27/ZN   AND2_X1 Rise  0.2300 0.0300 0.0100 1.4543   1.06234  2.51664           1       100                    | 
|    inRegB/Q_reg[25]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[25]/CK        DFF_X1        Rise  0.1850 0.0110 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                      Rise  0.2000 0.0000 0.0000             32.9036  0.894119 33.7977           1       100      c             | 
|    inRegA/D[4]               Rise  0.2000 0.0000                                                                                       | 
|    inRegA/i_0_6/A2   AND2_X1 Rise  0.2060 0.0060 0.0000                      0.97463                                                   | 
|    inRegA/i_0_6/ZN   AND2_X1 Rise  0.2540 0.0480 0.0260             8.30344  1.06234  9.36578           1       100                    | 
|    inRegA/Q_reg[4]/D DFF_X1  Rise  0.2540 0.0000 0.0260    -0.0020           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[4]/CK                 DFF_X1        Rise  0.2090 0.0030 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0180 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    b[0]                      Rise  0.2000  0.0000 0.0000             0.688856 0.894119 1.58298           1       100      c             | 
|    inRegB/D[0]               Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_2/A2   AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_2/ZN   AND2_X1 Rise  0.2630  0.0630 0.0390             14.4167  1.06234  15.479            1       100                    | 
|    inRegB/Q_reg[0]/D DFF_X1  Rise  0.2590 -0.0040 0.0390    -0.0060           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[0]/CK         DFF_X1        Rise  0.2020 0.0280 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0290 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_55/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_55/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.396215 1.06234  1.45856           1       100                    | 
|    outReg/Q_reg[53]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[53]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_57/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_57/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.389317 1.06234  1.45166           1       100                    | 
|    outReg/Q_reg[55]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[55]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_58/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_58/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.265034 1.06234  1.32738           1       100                    | 
|    outReg/Q_reg[56]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[56]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_59/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_59/ZN   AND2_X1 Fall  0.2360 0.0260 0.0050 0.226808 1.06234  1.28915           1       100                    | 
|    outReg/Q_reg[57]/D DFF_X1  Fall  0.2360 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[58]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_60/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_60/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.326221 1.06234  1.38856           1       100                    | 
|    outReg/Q_reg[58]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[58]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[58]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_62/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_62/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.382787 1.06234  1.44513           1       100                    | 
|    outReg/Q_reg[60]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[60]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_63/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_63/ZN   AND2_X1 Fall  0.2360 0.0260 0.0050 0.207135 1.06234  1.26948           1       100                    | 
|    outReg/Q_reg[61]/D DFF_X1  Fall  0.2360 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[61]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[62]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_64/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_64/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.347496 1.06234  1.40984           1       100                    | 
|    outReg/Q_reg[62]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[62]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[62]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_51/A1   AND2_X1 Fall  0.2110 0.0020 0.0050          0.874832                                                  | 
|    outReg/i_0_51/ZN   AND2_X1 Fall  0.2360 0.0250 0.0050 0.148276 1.06234  1.21062           1       100                    | 
|    outReg/Q_reg[49]/D DFF_X1  Fall  0.2360 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[49]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[50]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_52/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_52/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.412239 1.06234  1.47458           1       100                    | 
|    outReg/Q_reg[50]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[50]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[50]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[54]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_56/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_56/ZN   AND2_X1 Fall  0.2360 0.0260 0.0060 0.311937 1.06234  1.37428           1       100                    | 
|    outReg/Q_reg[54]/D DFF_X1  Fall  0.2360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[54]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[54]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_61/A1   AND2_X1 Fall  0.2100 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_61/ZN   AND2_X1 Fall  0.2360 0.0260 0.0050 0.189328 1.06234  1.25167           1       100                    | 
|    outReg/Q_reg[59]/D DFF_X1  Fall  0.2360 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[59]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2360        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_49/A1   AND2_X1 Fall  0.2110 0.0020 0.0050          0.874832                                                  | 
|    outReg/i_0_49/ZN   AND2_X1 Fall  0.2370 0.0260 0.0060 0.533468 1.06234  1.59581           1       100                    | 
|    outReg/Q_reg[47]/D DFF_X1  Fall  0.2370 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[47]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2370        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[63]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_65/A2   AND2_X1 Fall  0.2100 0.0010 0.0050          0.894119                                                  | 
|    outReg/i_0_65/ZN   AND2_X1 Fall  0.2380 0.0280 0.0060 0.259984 1.06234  1.32233           1       100                    | 
|    outReg/Q_reg[63]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[63]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[63]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0060 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[46]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_48/A1   AND2_X1 Fall  0.2120 0.0030 0.0050          0.874832                                                  | 
|    outReg/i_0_48/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.554674 1.06234  1.61702           1       100                    | 
|    outReg/Q_reg[46]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[46]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_50/A1   AND2_X1 Fall  0.2120 0.0030 0.0050          0.874832                                                  | 
|    outReg/i_0_50/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.38749  1.06234  1.44983           1       100                    | 
|    outReg/Q_reg[48]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
|    outReg/Q_reg[48]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                             Rise  0.2000 0.0000 0.0000 6.82361    0.894119 7.71773           1       100      c             | 
|    inRegA/D[15]                      Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    inRegA/i_0_17/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.712152   1.06234  1.77449           1       100                    | 
|    inRegA/Q_reg[15]/D      DFF_X1    Rise  0.2530 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[15]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                             Rise  0.2000 0.0000 0.0000 5.1958     0.894119 6.08992           1       100      c             | 
|    inRegA/D[16]                      Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    inRegA/i_0_18/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.579914   1.06234  1.64226           1       100                    | 
|    inRegA/Q_reg[16]/D      DFF_X1    Rise  0.2530 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[16]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                             Rise  0.2000 0.0000 0.0000 8.03968    0.894119 8.9338            1       100      c             | 
|    inRegA/D[13]                      Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_15/A2        AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    inRegA/i_0_15/ZN        AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0090 1.12373    1.06234  2.18607           1       100                    | 
|    inRegA/Q_reg[13]/D      DFF_X1    Rise  0.2550 0.0000 0.0090            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[13]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[45]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_47/A1   AND2_X1 Fall  0.2170 0.0080 0.0050          0.874832                                                  | 
|    outReg/i_0_47/ZN   AND2_X1 Fall  0.2430 0.0260 0.0060 0.284342 1.06234  1.34668           1       100                    | 
|    outReg/Q_reg[45]/D DFF_X1  Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1970 0.0470 0.0260             13.4105  5.69792  19.1085           6       100      F    K        | 
|    outReg/Q_reg[45]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0070 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2430        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[44]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/i_0_46/A1   AND2_X1 Fall  0.2170 0.0080 0.0050          0.874832                                                  | 
|    outReg/i_0_46/ZN   AND2_X1 Fall  0.2440 0.0270 0.0060 0.787836 1.06234  1.85018           1       100                    | 
|    outReg/Q_reg[44]/D DFF_X1  Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1970 0.0470 0.0260             13.4105  5.69792  19.1085           6       100      F    K        | 
|    outReg/Q_reg[44]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0070 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[14]/D 
  
 Path Start Point : a[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                             Rise  0.2000 0.0000 0.0000 7.17814  0.894119 8.07226           1       100      c             | 
|    inRegA/D[14]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_16/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.208918 0.699202 0.90812           1       100                    | 
|    inRegA/CLOCK_slh__c83/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c83/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.49419  1.06234  2.55653           1       100                    | 
|    inRegA/Q_reg[14]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[14]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                             Rise  0.2000 0.0000 0.0000 4.6609   0.894119 5.55502           1       100      c             | 
|    inRegA/D[17]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_19/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.322036 0.699202 1.02124           1       100                    | 
|    inRegA/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.68233  1.06234  2.74467           1       100                    | 
|    inRegA/Q_reg[17]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[17]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                               Rise  0.2000  0.0000 0.0000             1.20638  0.894119 2.1005            1       100      c             | 
|    inRegA/D[2]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_4/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_4/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.18862  0.699202 0.887822          1       100                    | 
|    inRegA/CLOCK_slh__c111/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c111/Z CLKBUF_X1 Rise  0.2640  0.0390 0.0170             4.7773   1.06234  5.83965           1       100                    | 
|    inRegA/Q_reg[2]/D        DFF_X1    Rise  0.2610 -0.0030 0.0170    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0150 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                               Rise  0.2000  0.0000 0.0000             0.795918 0.894119 1.69004           1       100      c             | 
|    inRegA/D[1]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_3/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_3/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.286903 0.699202 0.986105          1       100                    | 
|    inRegA/CLOCK_slh__c115/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c115/Z CLKBUF_X1 Rise  0.2680  0.0420 0.0190             6.08874  1.06234  7.15108           1       100                    | 
|    inRegA/Q_reg[1]/D        DFF_X1    Rise  0.2620 -0.0060 0.0190    -0.0060           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[1]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0160 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : b[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                             Rise  0.2000 0.0000 0.0000 0.637771 0.894119 1.53189           1       100      c             | 
|    inRegB/D[30]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_32/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.137352 0.699202 0.836555          1       100                    | 
|    inRegB/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.231164 1.06234  1.29351           1       100                    | 
|    inRegB/Q_reg[30]/D      DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[30]/CK        DFF_X1        Rise  0.1960 0.0220 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0190 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[24]/D 
  
 Path Start Point : a[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                              Rise  0.2000 0.0000 0.0000 0.955552 0.894119 1.84967           1       100      c             | 
|    inRegA/D[24]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_26/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_26/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.149667 0.699202 0.848869          1       100                    | 
|    inRegA/CLOCK_slh__c105/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c105/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.406418 1.06234  1.46876           1       100                    | 
|    inRegA/Q_reg[24]/D       DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[24]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                             Rise  0.2000 0.0000 0.0000 1.11686  0.894119 2.01098           1       100      c             | 
|    inRegB/D[17]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_19/ZN        AND2_X1   Rise  0.2270 0.0270 0.0080 0.53204  0.699202 1.23124           1       100                    | 
|    inRegB/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2270 0.0000 0.0080          0.77983                                                   | 
|    inRegB/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2550 0.0280 0.0080 0.364835 1.06234  1.42718           1       100                    | 
|    inRegB/Q_reg[17]/D      DFF_X1    Rise  0.2550 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[17]/CK        DFF_X1        Rise  0.1990 0.0250 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0190 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                             Rise  0.2000  0.0000 0.0000             1.17105  0.894119 2.06517           1       100      c             | 
|    inRegA/D[29]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_31/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_31/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.199928 0.699202 0.89913           1       100                    | 
|    inRegA/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2560  0.0300 0.0090             1.31359  1.06234  2.37594           1       100                    | 
|    inRegA/Q_reg[29]/D      DFF_X1    Rise  0.2550 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[29]/CK                DFF_X1        Rise  0.2050 0.0000 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0130 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                             Rise  0.2000  0.0000 0.0000             2.0979   0.894119 2.99202           1       100      c             | 
|    inRegB/D[11]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_13/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_13/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.172584 0.699202 0.871786          1       100                    | 
|    inRegB/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2570  0.0320 0.0110             2.15064  1.06234  3.21298           1       100                    | 
|    inRegB/Q_reg[11]/D      DFF_X1    Rise  0.2560 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[11]/CK        DFF_X1        Rise  0.1990 0.0250 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                             Rise  0.2000 0.0000 0.0000 0.724761 0.894119 1.61888           1       100      c             | 
|    inRegB/D[16]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_18/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.224308 0.699202 0.92351           1       100                    | 
|    inRegB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2560 0.0300 0.0090 1.32933  1.06234  2.39167           1       100                    | 
|    inRegB/Q_reg[16]/D      DFF_X1    Rise  0.2560 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[16]/CK        DFF_X1        Rise  0.1990 0.0250 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                             Rise  0.2000  0.0000 0.0000             1.40613  0.894119 2.30025           1       100      c             | 
|    inRegB/D[10]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_12/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_12/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.289673 0.699202 0.988875          1       100                    | 
|    inRegB/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2600  0.0340 0.0120             2.78929  1.06234  3.85163           1       100                    | 
|    inRegB/Q_reg[10]/D      DFF_X1    Rise  0.2590 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[10]/CK        DFF_X1        Rise  0.2010 0.0270 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0210 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : b[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[31]                             Rise  0.2000 0.0000 0.0000 1.301    0.894119 2.19512           1       100      c             | 
|    inRegB/D[31]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_33/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_33/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.183561 0.699202 0.882763          1       100                    | 
|    inRegB/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.444582 1.06234  1.50692           1       100                    | 
|    inRegB/Q_reg[31]/D      DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[31]/CK        DFF_X1        Rise  0.1950 0.0210 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0190 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : a[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                              Rise  0.2000  0.0000 0.0000             0.981913 0.894119 1.87603           1       100      c             | 
|    inRegA/D[23]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_25/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_25/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.185852 0.699202 0.885054          1       100                    | 
|    inRegA/CLOCK_slh__c113/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c113/Z CLKBUF_X1 Rise  0.2540  0.0290 0.0090             0.937421 1.06234  1.99976           1       100                    | 
|    inRegA/Q_reg[23]/D       DFF_X1    Rise  0.2520 -0.0020 0.0090    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[23]/CK                DFF_X1        Rise  0.2030 0.0000 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0110 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : b[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                             Rise  0.2000 0.0000 0.0000 1.58555  0.894119 2.47967           1       100      c             | 
|    inRegB/D[26]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_28/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.296472 0.699202 0.995674          1       100                    | 
|    inRegB/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.306965 1.06234  1.36931           1       100                    | 
|    inRegB/Q_reg[26]/D      DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[26]/CK        DFF_X1        Rise  0.1960 0.0220 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0190 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : b[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                             Rise  0.2000 0.0000 0.0000 1.06534  0.894119 1.95946           1       100      c             | 
|    inRegB/D[28]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_30/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.193902 0.699202 0.893104          1       100                    | 
|    inRegB/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.373968 1.06234  1.43631           1       100                    | 
|    inRegB/Q_reg[28]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[28]/CK        DFF_X1        Rise  0.1960 0.0220 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0190 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[22]/D 
  
 Path Start Point : a[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                             Rise  0.2000 0.0000 0.0000 1.01122  0.894119 1.90533           1       100      c             | 
|    inRegA/D[22]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_24/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.165359 0.699202 0.864561          1       100                    | 
|    inRegA/CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.637553 1.06234  1.6999            1       100                    | 
|    inRegA/Q_reg[22]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[22]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[30]/D 
  
 Path Start Point : a[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                              Rise  0.2000  0.0000 0.0000             1.02292  0.894119 1.91704           1       100      c             | 
|    inRegA/D[30]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_32/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_32/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.133    0.699202 0.832202          1       100                    | 
|    inRegA/CLOCK_slh__c103/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.2540  0.0290 0.0090             0.95936  1.06234  2.0217            1       100                    | 
|    inRegA/Q_reg[30]/D       DFF_X1    Rise  0.2530 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[30]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                             Rise  0.2000 0.0000 0.0000 1.95012  0.894119 2.84424           1       100      c             | 
|    inRegA/D[21]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_23/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.117785 0.699202 0.816987          1       100                    | 
|    inRegA/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2560 0.0310 0.0100 1.59684  1.06234  2.65918           1       100                    | 
|    inRegA/Q_reg[21]/D      DFF_X1    Rise  0.2560 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[21]/CK                DFF_X1        Rise  0.2050 0.0000 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0130 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[2]/D 
  
 Path Start Point : b[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                              Rise  0.2000  0.0000 0.0000             2.14098  0.894119 3.0351            1       100      c             | 
|    inRegB/D[2]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_4/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_4/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.147498 0.699202 0.8467            1       100                    | 
|    inRegB/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2610  0.0360 0.0140             3.37427  1.06234  4.43662           1       100                    | 
|    inRegB/Q_reg[2]/D       DFF_X1    Rise  0.2600 -0.0010 0.0140    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[2]/CK         DFF_X1        Rise  0.2010 0.0270 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0210 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                              Rise  0.2000  0.0000 0.0000             0.579128 0.894119 1.47325           1       100      c             | 
|    inRegA/D[0]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_2/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_2/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.272434 0.699202 0.971637          1       100                    | 
|    inRegA/CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2640  0.0380 0.0160             4.36866  1.06234  5.43101           1       100                    | 
|    inRegA/Q_reg[0]/D       DFF_X1    Rise  0.2620 -0.0020 0.0160    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[0]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0140 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                             Rise  0.2000 0.0000 0.0000 0.493732 0.894119 1.38785           1       100      c             | 
|    inRegB/D[13]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_15/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.227954 0.699202 0.927156          1       100                    | 
|    inRegB/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.325121 1.06234  1.38746           1       100                    | 
|    inRegB/Q_reg[13]/D      DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[13]/CK        DFF_X1        Rise  0.1950 0.0210 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0190 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : b[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                             Rise  0.2000  0.0000 0.0000             0.971839   0.894119 1.86596           1       100      c             | 
|    inRegB/D[15]                      Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_17/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_17/ZN        AND2_X1   Rise  0.2250  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2250  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2540  0.0290 0.0090             1.16972    1.06234  2.23206           1       100                    | 
|    inRegB/Q_reg[15]/D      DFF_X1    Rise  0.2530 -0.0010 0.0090    -0.0010             1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[15]/CK        DFF_X1        Rise  0.1950 0.0210 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0190 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                             Rise  0.2000 0.0000 0.0000 0.664288 0.894119 1.55841           1       100      c             | 
|    inRegA/D[27]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_29/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.154813 0.699202 0.854015          1       100                    | 
|    inRegA/CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.74925  1.06234  1.81159           1       100                    | 
|    inRegA/Q_reg[27]/D      DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[27]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[19]/D 
  
 Path Start Point : a[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                              Rise  0.2000 0.0000 0.0000 2.53759  0.894119 3.43171           1       100      c             | 
|    inRegA/D[19]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_21/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_21/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.242453 0.699202 0.941655          1       100                    | 
|    inRegA/CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2560 0.0300 0.0090 1.21795  1.06234  2.28029           1       100                    | 
|    inRegA/Q_reg[19]/D       DFF_X1    Rise  0.2560 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[19]/CK                DFF_X1        Rise  0.2060 0.0030 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0110 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                             Rise  0.2000  0.0000 0.0000             0.549142 0.894119 1.44326           1       100      c             | 
|    inRegB/D[12]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_14/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_14/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.169297 0.699202 0.868499          1       100                    | 
|    inRegB/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2580  0.0330 0.0120             2.55656  1.06234  3.6189            1       100                    | 
|    inRegB/Q_reg[12]/D      DFF_X1    Rise  0.2570 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[12]/CK        DFF_X1        Rise  0.1980 0.0240 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0200 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[20]/D 
  
 Path Start Point : a[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                             Rise  0.2000 0.0000 0.0000 3.7073   0.894119 4.60142           1       100      c             | 
|    inRegA/D[20]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_22/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.27537  0.699202 0.974572          1       100                    | 
|    inRegA/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.51047  1.06234  2.57282           1       100                    | 
|    inRegA/Q_reg[20]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[20]/CK                DFF_X1        Rise  0.2060 0.0030 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0120 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                              Rise  0.2000  0.0000 0.0000             1.21222  0.894119 2.10634           1       100      c             | 
|    inRegB/D[9]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_11/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_11/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.135324 0.699202 0.834526          1       100                    | 
|    inRegB/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2620  0.0370 0.0150             4.07079  1.06234  5.13314           1       100                    | 
|    inRegB/Q_reg[9]/D       DFF_X1    Rise  0.2600 -0.0020 0.0150    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[9]/CK         DFF_X1        Rise  0.2000 0.0260 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0210 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[4]/D 
  
 Path Start Point : b[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                              Rise  0.2000 0.0000 0.0000 2.12721  0.894119 3.02133           1       100      c             | 
|    inRegB/D[4]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_6/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.236366 0.699202 0.935568          1       100                    | 
|    inRegB/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2610 0.0350 0.0130 3.01254  1.06234  4.07488           1       100                    | 
|    inRegB/Q_reg[4]/D       DFF_X1    Rise  0.2610 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[4]/CK         DFF_X1        Rise  0.2010 0.0270 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0210 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[8]/D 
  
 Path Start Point : b[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                              Rise  0.2000  0.0000 0.0000             4.75093  0.894119 5.64505           1       100      c             | 
|    inRegB/D[8]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_10/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_10/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.206298 0.699202 0.9055            1       100                    | 
|    inRegB/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2640  0.0380 0.0160             4.41967  1.06234  5.48201           1       100                    | 
|    inRegB/Q_reg[8]/D       DFF_X1    Rise  0.2620 -0.0020 0.0160    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[8]/CK         DFF_X1        Rise  0.2010 0.0270 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0220 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[3]/D 
  
 Path Start Point : b[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                              Rise  0.2000  0.0000 0.0000             1.71078  0.894119 2.6049            1       100      c             | 
|    inRegB/D[3]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_5/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_5/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.163821 0.699202 0.863023          1       100                    | 
|    inRegB/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2670  0.0420 0.0190             5.74366  1.06234  6.80601           1       100                    | 
|    inRegB/Q_reg[3]/D       DFF_X1    Rise  0.2630 -0.0040 0.0190    -0.0040           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[3]/CK         DFF_X1        Rise  0.2020 0.0280 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0220 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2630        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                               Rise  0.2000  0.0000 0.0000             1.4555   0.894119 2.34961           1       100      c             | 
|    inRegA/D[3]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_5/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_5/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.36187  0.699202 1.06107           1       100                    | 
|    inRegA/CLOCK_slh__c107/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c107/Z CLKBUF_X1 Rise  0.2640  0.0380 0.0150             4.25088  1.06234  5.31322           1       100                    | 
|    inRegA/Q_reg[3]/D        DFF_X1    Rise  0.2630 -0.0010 0.0150    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[3]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0140 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2630        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : b[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                              Rise  0.2000 0.0000 0.0000 5.77686  0.894119 6.67098           1       100      c             | 
|    inRegB/D[22]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_24/A2         AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    inRegB/i_0_24/ZN         AND2_X1   Rise  0.2260 0.0250 0.0070 0.132128 0.699202 0.83133           1       100                    | 
|    inRegB/CLOCK_slh__c100/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c100/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.290985 1.06234  1.35333           1       100                    | 
|    inRegB/Q_reg[22]/D       DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[22]/CK        DFF_X1        Rise  0.1940 0.0200 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0190 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[28]/D 
  
 Path Start Point : a[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                              Rise  0.2000  0.0000 0.0000             1.23795  0.894119 2.13207           1       100      c             | 
|    inRegA/D[28]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_30/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_30/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.270349 0.699202 0.969551          1       100                    | 
|    inRegA/CLOCK_slh__c109/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.2560  0.0300 0.0090             1.22     1.06234  2.28234           1       100                    | 
|    inRegA/Q_reg[28]/D       DFF_X1    Rise  0.2550 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[28]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                             Rise  0.2000 0.0000 0.0000 0.933119 0.894119 1.82724           1       100      c             | 
|    inRegB/D[14]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_16/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.233751 0.699202 0.932953          1       100                    | 
|    inRegB/CLOCK_slh__c71/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c71/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.59173  1.06234  2.65407           1       100                    | 
|    inRegB/Q_reg[14]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[14]/CK        DFF_X1        Rise  0.1970 0.0230 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0200 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[26]/D 
  
 Path Start Point : a[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                             Rise  0.2000  0.0000 0.0000             0.875125 0.894119 1.76924           1       100      c             | 
|    inRegA/D[26]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_28/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_28/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.20447  0.699202 0.903672          1       100                    | 
|    inRegA/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2600  0.0340 0.0130             2.87899  1.06234  3.94133           1       100                    | 
|    inRegA/Q_reg[26]/D      DFF_X1    Rise  0.2580 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[26]/CK                DFF_X1        Rise  0.2050 0.0020 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0130 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[18]/D 
  
 Path Start Point : b[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                             Rise  0.2000 0.0000 0.0000 11.441   0.894119 12.3351           1       100      c             | 
|    inRegB/D[18]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_20/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_20/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.176105 0.699202 0.875307          1       100                    | 
|    inRegB/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.12857  1.06234  2.19091           1       100                    | 
|    inRegB/Q_reg[18]/D      DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[18]/CK        DFF_X1        Rise  0.1950 0.0210 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0190 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[25]/D 
  
 Path Start Point : a[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                             Rise  0.2000  0.0000 0.0000             0.691949 0.894119 1.58607           1       100      c             | 
|    inRegA/D[25]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_27/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_27/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.233437 0.699202 0.932639          1       100                    | 
|    inRegA/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2590  0.0330 0.0110             2.21766  1.06234  3.28001           1       100                    | 
|    inRegA/Q_reg[25]/D      DFF_X1    Rise  0.2580 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[25]/CK                DFF_X1        Rise  0.2050 0.0020 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0120 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[18]/D 
  
 Path Start Point : a[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                             Rise  0.2000  0.0000 0.0000             9.58673  0.894119 10.4808           1       100      c             | 
|    inRegA/D[18]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_20/A2        AND2_X1   Rise  0.2020  0.0020 0.0000                      0.97463                                                   | 
|    inRegA/i_0_20/ZN        AND2_X1   Rise  0.2280  0.0260 0.0070             0.24964  0.699202 0.948842          1       100                    | 
|    inRegA/CLOCK_slh__c99/A CLKBUF_X1 Rise  0.2280  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c99/Z CLKBUF_X1 Rise  0.2600  0.0320 0.0110             1.93228  1.06234  2.99462           1       100                    | 
|    inRegA/Q_reg[18]/D      DFF_X1    Rise  0.2590 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1570 0.0050 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0460 0.0200             10.2442  10.4462  20.6904           11      100      F    K        | 
|    inRegA/Q_reg[18]/CK                DFF_X1        Rise  0.2060 0.0030 0.0200                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0120 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[6]/D 
  
 Path Start Point : a[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                               Rise  0.2000  0.0000 0.0000             12.2848  0.894119 13.179            1       100      c             | 
|    inRegA/D[6]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_8/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_8/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.147339 0.699202 0.846541          1       100                    | 
|    inRegA/CLOCK_slh__c121/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.2640  0.0390 0.0160             4.69411  1.06234  5.75645           1       100                    | 
|    inRegA/Q_reg[6]/D        DFF_X1    Rise  0.2620 -0.0020 0.0160    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0150 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[31]/D 
  
 Path Start Point : a[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[31]                              Rise  0.2000  0.0000 0.0000             0.529801 0.894119 1.42392           1       100      c             | 
|    inRegA/D[31]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_33/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_33/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.134232 0.699202 0.833434          1       100                    | 
|    inRegA/CLOCK_slh__c117/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c117/Z CLKBUF_X1 Rise  0.2650  0.0400 0.0170             5.03484  1.06234  6.09718           1       100                    | 
|    inRegA/Q_reg[31]/D       DFF_X1    Rise  0.2640 -0.0010 0.0170    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0160 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[7]/D 
  
 Path Start Point : a[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                               Rise  0.2000  0.0000 0.0000             11.0163  0.894119 11.9104           1       100      c             | 
|    inRegA/D[7]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_9/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_9/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.152797 0.699202 0.851999          1       100                    | 
|    inRegA/CLOCK_slh__c119/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c119/Z CLKBUF_X1 Rise  0.2630  0.0380 0.0160             4.3398   1.06234  5.40214           1       100                    | 
|    inRegA/Q_reg[7]/D        DFF_X1    Rise  0.2620 -0.0010 0.0160    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[7]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0140 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[19]/D 
  
 Path Start Point : b[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                             Rise  0.2000 0.0000 0.0000 14.5456  0.894119 15.4397           1       100      c             | 
|    inRegB/D[19]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_21/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.24487  0.699202 0.944072          1       100                    | 
|    inRegB/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.51739  1.06234  2.57973           1       100                    | 
|    inRegB/Q_reg[19]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[19]/CK        DFF_X1        Rise  0.1940 0.0200 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                              Rise  0.2000  0.0000 0.0000             0.990918 0.894119 1.88504           1       100      c             | 
|    inRegB/D[5]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_7/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_7/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.209491 0.699202 0.908693          1       100                    | 
|    inRegB/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2710  0.0450 0.0220             7.32884  1.06234  8.39118           1       100                    | 
|    inRegB/Q_reg[5]/D       DFF_X1    Rise  0.2680 -0.0030 0.0220    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[5]/CK         DFF_X1        Rise  0.2020 0.0280 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0230 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[21]/D 
  
 Path Start Point : b[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                             Rise  0.2000 0.0000 0.0000 3.38131  0.894119 4.27543           1       100      c             | 
|    inRegB/D[21]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_23/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.185603 0.699202 0.884805          1       100                    | 
|    inRegB/CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2580 0.0330 0.0110 2.23439  1.06234  3.29673           1       100                    | 
|    inRegB/Q_reg[21]/D      DFF_X1    Rise  0.2580 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[21]/CK        DFF_X1        Rise  0.1940 0.0200 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[23]/D 
  
 Path Start Point : b[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                             Rise  0.2000 0.0000 0.0000 11.3877  0.894119 12.2818           1       100      c             | 
|    inRegB/D[23]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_25/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.138114 0.699202 0.837316          1       100                    | 
|    inRegB/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2580 0.0330 0.0110 2.34268  1.06234  3.40502           1       100                    | 
|    inRegB/Q_reg[23]/D      DFF_X1    Rise  0.2580 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[23]/CK        DFF_X1        Rise  0.1940 0.0200 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[24]/D 
  
 Path Start Point : b[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                             Rise  0.2000  0.0000 0.0000             7.89756  0.894119 8.79168           1       100      c             | 
|    inRegB/D[24]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_26/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_26/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.169551 0.699202 0.868753          1       100                    | 
|    inRegB/CLOCK_slh__c83/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c83/Z CLKBUF_X1 Rise  0.2590  0.0340 0.0130             2.86178  1.06234  3.92412           1       100                    | 
|    inRegB/Q_reg[24]/D      DFF_X1    Rise  0.2580 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[24]/CK        DFF_X1        Rise  0.1930 0.0190 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                              Rise  0.2000 0.0000 0.0000 2.87113  0.894119 3.76525           1       100      c             | 
|    inRegB/D[7]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_9/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.179127 0.699202 0.878329          1       100                    | 
|    inRegB/CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2590 0.0340 0.0120 2.68759  1.06234  3.74993           1       100                    | 
|    inRegB/Q_reg[7]/D       DFF_X1    Rise  0.2590 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[7]/CK         DFF_X1        Rise  0.1950 0.0210 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                              Rise  0.2000  0.0000 0.0000             11.8297  0.894119 12.7238           1       100      c             | 
|    inRegA/D[10]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_12/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_12/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.14816  0.699202 0.847362          1       100                    | 
|    inRegA/CLOCK_slh__c124/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c124/Z CLKBUF_X1 Rise  0.2670  0.0420 0.0190             5.77281  1.06234  6.83516           1       100                    | 
|    inRegA/Q_reg[10]/D       DFF_X1    Rise  0.2660 -0.0010 0.0190    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[10]/CK                DFF_X1        Rise  0.2070 0.0010 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0150 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[6]/D 
  
 Path Start Point : b[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                              Rise  0.2000  0.0000 0.0000             1.36821  0.894119 2.26233           1       100      c             | 
|    inRegB/D[6]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_8/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_8/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.218568 0.699202 0.91777           1       100                    | 
|    inRegB/CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.2700  0.0440 0.0210             6.76879  1.06234  7.83113           1       100                    | 
|    inRegB/Q_reg[6]/D       DFF_X1    Rise  0.2680 -0.0020 0.0210    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[6]/CK         DFF_X1        Rise  0.2010 0.0270 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2010 0.2010 | 
| library hold check                        |  0.0230 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                               Rise  0.2000  0.0000 0.0000             14.1422    0.894119 15.0363           1       100      c             | 
|    inRegA/D[8]                        Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_10/A2         AND2_X1   Rise  0.2010  0.0010 0.0000                        0.97463                                                   | 
|    inRegA/i_0_10/ZN         AND2_X1   Rise  0.2260  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c125/A CLKBUF_X1 Rise  0.2260  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c125/Z CLKBUF_X1 Rise  0.2710  0.0450 0.0230             7.51071    1.06234  8.57305           1       100                    | 
|    inRegA/Q_reg[8]/D        DFF_X1    Rise  0.2690 -0.0020 0.0230    -0.0030             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[8]/CK                 DFF_X1        Rise  0.2080 0.0020 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0170 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000  0.0000 0.0000             12.0819  0.894119 12.976            1       100      c             | 
|    inRegA/D[9]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_11/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_11/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.124167 0.699202 0.82337           1       100                    | 
|    inRegA/CLOCK_slh__c123/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c123/Z CLKBUF_X1 Rise  0.2690  0.0440 0.0210             6.81881  1.06234  7.88115           1       100                    | 
|    inRegA/Q_reg[9]/D        DFF_X1    Rise  0.2680 -0.0010 0.0210    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[9]/CK                 DFF_X1        Rise  0.2070 0.0010 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0160 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[12]/D 
  
 Path Start Point : a[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                      Rise  0.2000 0.0000 0.0000             0.504329 0.894119 1.39845           1       100      c             | 
|    inRegA/D[12]               Rise  0.2000 0.0000                                                                                       | 
|    inRegA/i_0_14/A2   AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_14/ZN   AND2_X1 Rise  0.2700 0.0700 0.0500             18.1667  1.06234  19.2291           1       100                    | 
|    inRegA/Q_reg[12]/D DFF_X1  Rise  0.2720 0.0020 0.0500    -0.0040           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_37/A          CLKBUF_X1     Rise  0.1570 0.0050 0.0140    0.0010            0.77983                                     F             | 
|    inRegA/CTS_L4_c_tid0_37/Z          CLKBUF_X1     Rise  0.2000 0.0430 0.0180             5.54223  0.949653 6.49188           1       100      F    K        | 
|    inRegA/Q_reg[12]/CK                DFF_X1        Rise  0.2020 0.0020 0.0180    0.0010            0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0250 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[20]/D 
  
 Path Start Point : b[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                             Rise  0.2000 0.0000 0.0000 2.88064  0.894119 3.77476           1       100      c             | 
|    inRegB/D[20]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_22/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.164465 0.699202 0.863667          1       100                    | 
|    inRegB/CLOCK_slh__c99/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c99/Z CLKBUF_X1 Rise  0.2570 0.0320 0.0110 1.88226  1.06234  2.9446            1       100                    | 
|    inRegB/Q_reg[20]/D      DFF_X1    Rise  0.2570 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[20]/CK        DFF_X1        Rise  0.1890 0.0150 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[27]/D 
  
 Path Start Point : b[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                             Rise  0.2000 0.0000 0.0000             2.68677    0.894119 3.58089           1       100      c             | 
|    inRegB/D[27]                      Rise  0.2000 0.0000                                                                                         | 
|    inRegB/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_29/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c98/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c98/Z CLKBUF_X1 Rise  0.2640 0.0390 0.0170             5.03926    1.06234  6.1016            1       100                    | 
|    inRegB/Q_reg[27]/D      DFF_X1    Rise  0.2640 0.0000 0.0170    -0.0010             1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[27]/CK        DFF_X1        Rise  0.1940 0.0200 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0220 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[29]/D 
  
 Path Start Point : b[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                             Rise  0.2000 0.0000 0.0000             1.73896  0.894119 2.63308           1       100      c             | 
|    inRegB/D[29]                      Rise  0.2000 0.0000                                                                                       | 
|    inRegB/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_31/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070             0.13501  0.699202 0.834213          1       100                    | 
|    inRegB/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2650 0.0400 0.0170             5.06582  1.06234  6.12817           1       100                    | 
|    inRegB/Q_reg[29]/D      DFF_X1    Rise  0.2650 0.0000 0.0170    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[29]/CK        DFF_X1        Rise  0.1940 0.0200 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0220 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[1]/D 
  
 Path Start Point : b[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                      Rise  0.2000 0.0000 0.0000             0.411856 0.894119 1.30597           1       100      c             | 
|    inRegB/D[1]               Rise  0.2000 0.0000                                                                                       | 
|    inRegB/i_0_3/A2   AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_3/ZN   AND2_X1 Rise  0.3000 0.1000 0.0810             31.1376  1.06234  32.1999           1       100                    | 
|    inRegB/Q_reg[1]/D DFF_X1  Rise  0.3050 0.0050 0.0810    -0.0060           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0540 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0020 0.0330    0.0010            7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0900 0.0340 0.0090             14.2036  1.42116  15.6247           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0910 0.0010 0.0090                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1740 0.0830 0.0730             51.7143  30.3889  82.1032           32      100      F    K        | 
|    inRegB/Q_reg[1]/CK         DFF_X1        Rise  0.2020 0.0280 0.0740    0.0030            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2020 0.2020 | 
| library hold check                        |  0.0510 0.2530 | 
| data required time                        |  0.2530        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[1]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_3/A1     AND2_X1 Fall  0.2390 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_3/ZN     AND2_X1 Fall  0.2670 0.0280 0.0060 0.34573  1.06234  1.40807           1       100                    | 
|    outReg/Q_reg[1]/D   DFF_X1  Fall  0.2670 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[1]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2670        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[2]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_4/A1     AND2_X1 Fall  0.2390 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_4/ZN     AND2_X1 Fall  0.2680 0.0290 0.0060 0.960076 1.06234  2.02242           1       100                    | 
|    outReg/Q_reg[2]/D   DFF_X1  Fall  0.2680 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[2]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[3]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_5/A1     AND2_X1 Fall  0.2390 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_5/ZN     AND2_X1 Fall  0.2680 0.0290 0.0060 0.642182 1.06234  1.70452           1       100                    | 
|    outReg/Q_reg[3]/D   DFF_X1  Fall  0.2680 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[3]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[4]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_6/A1     AND2_X1 Fall  0.2400 0.0020 0.0090          0.874832                                                  | 
|    outReg/i_0_6/ZN     AND2_X1 Fall  0.2680 0.0280 0.0060 0.555709 1.06234  1.61805           1       100                    | 
|    outReg/Q_reg[4]/D   DFF_X1  Fall  0.2680 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[4]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_2/A1     AND2_X1 Fall  0.2390 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_2/ZN     AND2_X1 Fall  0.2690 0.0300 0.0070 1.53191  1.06234  2.59425           1       100                    | 
|    outReg/Q_reg[0]/D   DFF_X1  Fall  0.2690 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[0]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[5]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_7/A1     AND2_X1 Fall  0.2410 0.0030 0.0090          0.874832                                                  | 
|    outReg/i_0_7/ZN     AND2_X1 Fall  0.2690 0.0280 0.0060 0.294048 1.06234  1.35639           1       100                    | 
|    outReg/Q_reg[5]/D   DFF_X1  Fall  0.2690 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[5]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[8]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_10/A1    AND2_X1 Fall  0.2410 0.0030 0.0090          0.874832                                                  | 
|    outReg/i_0_10/ZN    AND2_X1 Fall  0.2690 0.0280 0.0050 0.220475 1.06234  1.28282           1       100                    | 
|    outReg/Q_reg[8]/D   DFF_X1  Fall  0.2690 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[8]/CK         DFF_X1        Rise  0.2050 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0070 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[9]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020  0.0020 0.0000                      25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090  0.0070 0.0050             26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090  0.0000 0.0050                      10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380  0.0290 0.0090             40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_11/A1    AND2_X1 Fall  0.2420  0.0040 0.0090                      0.874832                                                  | 
|    outReg/i_0_11/ZN    AND2_X1 Fall  0.2710  0.0290 0.0060             0.966251 1.06234  2.02859           1       100                    | 
|    outReg/Q_reg[9]/D   DFF_X1  Fall  0.2700 -0.0010 0.0060    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[9]/CK         DFF_X1        Rise  0.2050 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0070 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[6]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_8/A1     AND2_X1 Fall  0.2420 0.0040 0.0090          0.874832                                                  | 
|    outReg/i_0_8/ZN     AND2_X1 Fall  0.2710 0.0290 0.0060 0.761336 1.06234  1.82368           1       100                    | 
|    outReg/Q_reg[6]/D   DFF_X1  Fall  0.2710 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[6]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[7]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_9/A1     AND2_X1 Fall  0.2440 0.0060 0.0090          0.874832                                                  | 
|    outReg/i_0_9/ZN     AND2_X1 Fall  0.2720 0.0280 0.0060 0.255196 1.06234  1.31754           1       100                    | 
|    outReg/Q_reg[7]/D   DFF_X1  Fall  0.2720 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[7]/CK         DFF_X1        Rise  0.2050 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0070 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[12]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_14/A1    AND2_X1 Fall  0.2440 0.0060 0.0090          0.874832                                                  | 
|    outReg/i_0_14/ZN    AND2_X1 Fall  0.2720 0.0280 0.0060 0.322832 1.06234  1.38517           1       100                    | 
|    outReg/Q_reg[12]/D  DFF_X1  Fall  0.2720 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[12]/CK        DFF_X1        Rise  0.2050 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0070 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                         Rise  0.2000 0.0000 0.0000             32.0467  0.894119 32.9408           1       100      c             | 
|    inRegA/D[5]                  Rise  0.2000 0.0000                                                                                       | 
|    inRegA/i_0_7/A2    AND2_X1   Rise  0.2070 0.0070 0.0000                      0.97463                                                   | 
|    inRegA/i_0_7/ZN    AND2_X1   Rise  0.2320 0.0250 0.0070             0.169141 0.699202 0.868343          1       100                    | 
|    inRegA/sph__c126/A CLKBUF_X1 Rise  0.2320 0.0000 0.0070                      0.77983                                                   | 
|    inRegA/sph__c126/Z CLKBUF_X1 Rise  0.2910 0.0590 0.0350             13.0782  1.06234  14.1406           1       100                    | 
|    inRegA/Q_reg[5]/D  DFF_X1    Rise  0.2910 0.0000 0.0350    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2910        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[10]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_12/A1    AND2_X1 Fall  0.2450 0.0070 0.0090          0.874832                                                  | 
|    outReg/i_0_12/ZN    AND2_X1 Fall  0.2750 0.0300 0.0070 1.34098  1.06234  2.40332           1       100                    | 
|    outReg/Q_reg[10]/D  DFF_X1  Fall  0.2750 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[10]/CK        DFF_X1        Rise  0.2050 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0070 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[11]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_13/A1    AND2_X1 Fall  0.2480 0.0100 0.0090          0.874832                                                  | 
|    outReg/i_0_13/ZN    AND2_X1 Fall  0.2790 0.0310 0.0070 1.63709  1.06234  2.69943           1       100                    | 
|    outReg/Q_reg[11]/D  DFF_X1  Fall  0.2790 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[11]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[13]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020  0.0020 0.0000                      25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090  0.0070 0.0050             26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090  0.0000 0.0050                      10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380  0.0290 0.0090             40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_15/A1    AND2_X1 Fall  0.2510  0.0130 0.0090                      0.874832                                                  | 
|    outReg/i_0_15/ZN    AND2_X1 Fall  0.2820  0.0310 0.0070             2.05955  1.06234  3.12189           1       100                    | 
|    outReg/Q_reg[13]/D  DFF_X1  Fall  0.2810 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[13]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2810        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[15]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_17/A1    AND2_X1 Fall  0.2520 0.0140 0.0090          0.874832                                                  | 
|    outReg/i_0_17/ZN    AND2_X1 Fall  0.2820 0.0300 0.0070 1.3163   1.06234  2.37864           1       100                    | 
|    outReg/Q_reg[15]/D  DFF_X1  Fall  0.2820 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[15]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[14]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 9.28249  30.1931  39.4756           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2020 0.0020 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2090 0.0070 0.0050 26.3006  28.5128  54.8134           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2090 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2380 0.0290 0.0090 40.9573  38.4926  79.4499           44      100                    | 
|    outReg/i_0_16/A1    AND2_X1 Fall  0.2520 0.0140 0.0090          0.874832                                                  | 
|    outReg/i_0_16/ZN    AND2_X1 Fall  0.2830 0.0310 0.0070 2.15501  1.06234  3.21736           1       100                    | 
|    outReg/Q_reg[14]/D  DFF_X1  Fall  0.2830 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
|    outReg/Q_reg[14]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0070 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 563M, CVMEM - 2128M, PVMEM - 2982M)
