

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Thu Aug  1 23:31:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min | max |   Type  |
    +---------+---------+----------+----------+------+-----+---------+
    |     2249|        ?|  6.747 us|         ?|  2249|    ?|     none|
    +---------+---------+----------+----------+------+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_wedgePatch_init_fu_406                 |wedgePatch_init                 |      243|      244|   0.729 us|  0.732 us|  243|  244|     none|
        |grp_makeSuperPoint_alignedToLine11_fu_416  |makeSuperPoint_alignedToLine11  |      306|        ?|   0.918 us|         ?|  306|    ?|     none|
        |grp_add_patch9_fu_435                      |add_patch9                      |       14|      490|  42.000 ns|  1.470 us|   14|  490|     none|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |     1540|        ?|   308 ~ ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |      120|      120|         2|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      478|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     0|     5875|     7891|    -|
|Memory               |        2|     -|       32|       65|    -|
|Multiplexer          |        -|     -|        -|      590|    -|
|Register             |        -|     -|      183|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|     6090|     9024|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_add_patch9_fu_435                      |add_patch9                      |        0|   0|   694|  1691|    0|
    |grp_makeSuperPoint_alignedToLine11_fu_416  |makeSuperPoint_alignedToLine11  |        1|   0|  1981|  2530|    0|
    |grp_wedgePatch_init_fu_406                 |wedgePatch_init                 |        0|   0|  3200|  3670|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        1|   0|  5875|  7891|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_U   |makePatch_alignedToLine_NPpatches_parameters_V   |        0|  32|  65|    0|   120|   32|     1|         3840|
    |NPpatches_superpoints_V_U  |makePatch_alignedToLine_NPpatches_superpoints_V  |        1|   0|   0|    0|   160|   32|     1|         5120|
    |init_patch_V_U             |makePatch_alignedToLine_init_patch_V             |        1|   0|   0|    0|   160|   32|     1|         5120|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                 |        2|  32|  65|    0|   440|   96|     3|        14080|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1434_1_fu_448_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1434_fu_460_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1440_1_fu_540_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1440_fu_506_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1446_fu_534_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1451_1_fu_583_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1451_fu_568_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1460_fu_593_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1477_1_fu_605_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1477_fu_617_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1483_1_fu_697_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1483_fu_663_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1489_fu_691_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1494_1_fu_740_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1494_fu_725_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1507_1_fu_750_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1507_fu_762_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1513_1_fu_842_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1513_fu_808_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1519_fu_836_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1524_1_fu_905_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln1524_fu_870_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln1524_fu_896_p2       |         -|   0|  0|  16|           7|           7|
    |and_ln1434_fu_500_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1477_fu_657_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1507_fu_802_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1434_fu_454_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1440_fu_466_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1446_fu_494_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1460_fu_599_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1477_fu_611_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1483_fu_623_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1489_fu_651_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1507_fu_756_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1513_fu_768_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1519_fu_796_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln1440_fu_512_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1483_fu_669_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1513_fu_814_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1434_1_fu_480_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1434_fu_472_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1440_1_fu_526_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1440_2_fu_546_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1440_fu_518_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1477_1_fu_637_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1477_fu_629_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1483_1_fu_683_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1483_2_fu_703_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1483_fu_675_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1507_1_fu_782_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1507_fu_774_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1513_1_fu_828_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1513_2_fu_848_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln1513_fu_820_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln1434_fu_488_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1477_fu_645_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1507_fu_790_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 478|         213|         170|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_address0   |  20|          4|    7|         28|
    |NPpatches_parameters_V_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_V_address0  |  20|          4|    8|         32|
    |NPpatches_superpoints_V_address1  |  14|          3|    8|         24|
    |NPpatches_superpoints_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_V_we0       |  14|          3|    1|          3|
    |a_reg_230                         |   9|          2|    3|          6|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |  14|          3|    1|          3|
    |ap_phi_mux_a_phi_fu_234_p4        |   9|          2|    3|          6|
    |ap_phi_mux_b_1_phi_fu_311_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_2_phi_fu_366_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_256_p4        |   9|          2|    5|         10|
    |ap_phi_mux_c_1_phi_fu_333_p4      |   9|          2|    5|         10|
    |ap_phi_mux_c_2_phi_fu_388_p4      |   9|          2|    3|          6|
    |b_1_reg_307                       |   9|          2|    3|          6|
    |b_2_reg_362                       |   9|          2|    3|          6|
    |b_reg_252                         |   9|          2|    5|         10|
    |c_1_reg_329                       |   9|          2|    5|         10|
    |c_2_reg_384                       |   9|          2|    3|          6|
    |c_reg_263                         |   9|          2|    2|          4|
    |d_1_reg_395                       |   9|          2|    3|          6|
    |d_reg_340                         |   9|          2|    2|          4|
    |i_reg_284                         |   9|          2|    3|          6|
    |indvar_flatten13_reg_219          |   9|          2|    8|         16|
    |indvar_flatten21_reg_318          |   9|          2|    7|         14|
    |indvar_flatten35_reg_296          |   9|          2|    8|         16|
    |indvar_flatten43_reg_373          |   9|          2|    6|         12|
    |indvar_flatten57_reg_351          |   9|          2|    7|         14|
    |indvar_flatten_reg_241            |   9|          2|    7|         14|
    |init_patch_V_address0             |  20|          4|    8|         32|
    |init_patch_V_ce0                  |  20|          4|    1|          4|
    |init_patch_V_d0                   |  14|          3|   32|         96|
    |init_patch_V_we0                  |  14|          3|    1|          3|
    |n_patches_o                       |   9|          2|    8|         16|
    |n_patches_o_ap_vld                |   9|          2|    1|          2|
    |ppl_0_reg_274                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 590|        126|  280|        732|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |a_reg_230                                               |   3|   0|    3|          0|
    |add_ln1451_1_reg_974                                    |   8|   0|    8|          0|
    |add_ln1460_reg_979                                      |   3|   0|    3|          0|
    |add_ln1494_1_reg_1029                                   |   8|   0|    8|          0|
    |ap_CS_fsm                                               |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |b_1_reg_307                                             |   3|   0|    3|          0|
    |b_2_reg_362                                             |   3|   0|    3|          0|
    |b_reg_252                                               |   5|   0|    5|          0|
    |c_1_reg_329                                             |   5|   0|    5|          0|
    |c_2_reg_384                                             |   3|   0|    3|          0|
    |c_reg_263                                               |   2|   0|    2|          0|
    |d_1_reg_395                                             |   3|   0|    3|          0|
    |d_reg_340                                               |   2|   0|    2|          0|
    |grp_add_patch9_fu_435_ap_start_reg                      |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine11_fu_416_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_406_ap_start_reg                 |   1|   0|    1|          0|
    |i_reg_284                                               |   3|   0|    3|          0|
    |icmp_ln1434_reg_943                                     |   1|   0|    1|          0|
    |icmp_ln1434_reg_943_pp0_iter1_reg                       |   1|   0|    1|          0|
    |icmp_ln1477_reg_998                                     |   1|   0|    1|          0|
    |icmp_ln1477_reg_998_pp1_iter1_reg                       |   1|   0|    1|          0|
    |icmp_ln1507_reg_1039                                    |   1|   0|    1|          0|
    |indvar_flatten13_reg_219                                |   8|   0|    8|          0|
    |indvar_flatten21_reg_318                                |   7|   0|    7|          0|
    |indvar_flatten35_reg_296                                |   8|   0|    8|          0|
    |indvar_flatten43_reg_373                                |   6|   0|    6|          0|
    |indvar_flatten57_reg_351                                |   7|   0|    7|          0|
    |indvar_flatten_reg_241                                  |   7|   0|    7|          0|
    |ppl_0_reg_274                                           |  32|   0|   32|          0|
    |select_ln1434_1_reg_947                                 |   3|   0|    3|          0|
    |select_ln1440_1_reg_958                                 |   5|   0|    5|          0|
    |select_ln1440_reg_953                                   |   2|   0|    2|          0|
    |select_ln1477_1_reg_1002                                |   3|   0|    3|          0|
    |select_ln1483_1_reg_1013                                |   5|   0|    5|          0|
    |select_ln1483_reg_1008                                  |   2|   0|    2|          0|
    |select_ln1507_1_reg_1043                                |   3|   0|    3|          0|
    |select_ln1513_1_reg_1054                                |   3|   0|    3|          0|
    |select_ln1513_reg_1049                                  |   3|   0|    3|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 183|   0|  183|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|apexZ0                        |   in|   32|     ap_none|                   apexZ0|        scalar|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|leftRight                     |   in|    1|     ap_none|                leftRight|        scalar|
|GDarrayDecoded_address0       |  out|   12|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|      patches_superpoints|         array|
|patches_parameters_address0   |  out|    9|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_address1   |  out|    9|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce1        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_q1         |   in|   32|   ap_memory|       patches_parameters|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_33, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 19 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read62 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 20 'read' 'p_read62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 21 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 22 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.19ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1426]   --->   Operation 23 'alloca' 'init_patch_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 24 [1/1] (1.19ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1469]   --->   Operation 24 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 25 [1/1] (0.60ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1499]   --->   Operation 25 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln1434 = br void" [patchMaker.cpp:1434]   --->   Operation 26 'br' 'br_ln1434' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1434_1, void %.split20" [patchMaker.cpp:1434]   --->   Operation 27 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1434_1, void %.split20" [patchMaker.cpp:1434]   --->   Operation 28 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1440_2, void %.split20" [patchMaker.cpp:1440]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1440_1, void %.split20" [patchMaker.cpp:1440]   --->   Operation 30 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1446, void %.split20" [patchMaker.cpp:1446]   --->   Operation 31 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln1434_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1434]   --->   Operation 32 'add' 'add_ln1434_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln1434 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1434]   --->   Operation 34 'icmp' 'icmp_ln1434' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1434 = br i1 %icmp_ln1434, void %.split20, void %.preheader2.preheader" [patchMaker.cpp:1434]   --->   Operation 35 'br' 'br_ln1434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln1434 = add i3 %a, i3 1" [patchMaker.cpp:1434]   --->   Operation 36 'add' 'add_ln1434' <Predicate = (!icmp_ln1434)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.59ns)   --->   "%icmp_ln1440 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1440]   --->   Operation 37 'icmp' 'icmp_ln1440' <Predicate = (!icmp_ln1434)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln1434 = select i1 %icmp_ln1440, i5 0, i5 %b" [patchMaker.cpp:1434]   --->   Operation 38 'select' 'select_ln1434' <Predicate = (!icmp_ln1434)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln1434_1 = select i1 %icmp_ln1440, i3 %add_ln1434, i3 %a" [patchMaker.cpp:1434]   --->   Operation 39 'select' 'select_ln1434_1' <Predicate = (!icmp_ln1434)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln1434)   --->   "%xor_ln1434 = xor i1 %icmp_ln1440, i1 1" [patchMaker.cpp:1434]   --->   Operation 40 'xor' 'xor_ln1434' <Predicate = (!icmp_ln1434)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.34ns)   --->   "%icmp_ln1446 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1446]   --->   Operation 41 'icmp' 'icmp_ln1446' <Predicate = (!icmp_ln1434)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1434 = and i1 %icmp_ln1446, i1 %xor_ln1434" [patchMaker.cpp:1434]   --->   Operation 42 'and' 'and_ln1434' <Predicate = (!icmp_ln1434)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln1440 = add i5 %select_ln1434, i5 1" [patchMaker.cpp:1440]   --->   Operation 43 'add' 'add_ln1440' <Predicate = (!icmp_ln1434)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln1440)   --->   "%or_ln1440 = or i1 %and_ln1434, i1 %icmp_ln1440" [patchMaker.cpp:1440]   --->   Operation 44 'or' 'or_ln1440' <Predicate = (!icmp_ln1434)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1440 = select i1 %or_ln1440, i2 0, i2 %c" [patchMaker.cpp:1440]   --->   Operation 45 'select' 'select_ln1440' <Predicate = (!icmp_ln1434)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln1440_1 = select i1 %and_ln1434, i5 %add_ln1440, i5 %select_ln1434" [patchMaker.cpp:1440]   --->   Operation 46 'select' 'select_ln1440_1' <Predicate = (!icmp_ln1434)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.43ns)   --->   "%add_ln1446 = add i2 %select_ln1440, i2 1" [patchMaker.cpp:1446]   --->   Operation 47 'add' 'add_ln1446' <Predicate = (!icmp_ln1434)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln1440_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1440]   --->   Operation 48 'add' 'add_ln1440_1' <Predicate = (!icmp_ln1434)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln1440_2 = select i1 %icmp_ln1440, i7 1, i7 %add_ln1440_1" [patchMaker.cpp:1440]   --->   Operation 49 'select' 'select_ln1440_2' <Predicate = (!icmp_ln1434)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1434_1, i4 0" [patchMaker.cpp:1451]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1440 = zext i7 %tmp" [patchMaker.cpp:1440]   --->   Operation 51 'zext' 'zext_ln1440' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1451 = zext i5 %select_ln1440_1" [patchMaker.cpp:1451]   --->   Operation 52 'zext' 'zext_ln1451' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln1451 = add i8 %zext_ln1440, i8 %zext_ln1451" [patchMaker.cpp:1451]   --->   Operation 53 'add' 'add_ln1451' <Predicate = (!icmp_ln1434)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln1451_1)   --->   "%empty_76 = shl i8 %add_ln1451, i8 1" [patchMaker.cpp:1451]   --->   Operation 54 'shl' 'empty_76' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln1451_1)   --->   "%zext_ln1451_1 = zext i2 %select_ln1440" [patchMaker.cpp:1451]   --->   Operation 55 'zext' 'zext_ln1451_1' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1451_1 = add i8 %empty_76, i8 %zext_ln1451_1" [patchMaker.cpp:1451]   --->   Operation 56 'add' 'add_ln1451_1' <Predicate = (!icmp_ln1434)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1451_2 = zext i8 %add_ln1451_1" [patchMaker.cpp:1451]   --->   Operation 62 'zext' 'zext_ln1451_2' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1451_2" [patchMaker.cpp:1451]   --->   Operation 63 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln1446 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:1446]   --->   Operation 64 'specloopname' 'specloopname_ln1446' <Predicate = (!icmp_ln1434)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.19ns)   --->   "%store_ln1451 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1451]   --->   Operation 65 'store' 'store_ln1451' <Predicate = (!icmp_ln1434)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln1434)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln1460 = br void %.preheader2" [patchMaker.cpp:1460]   --->   Operation 67 'br' 'br_ln1460' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.19>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %call_ret1, void %.split14, i32 %p_read62, void %.preheader2.preheader" [patchMaker.cpp:1465]   --->   Operation 68 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1460, void %.split14, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1460]   --->   Operation 69 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln1460 = add i3 %i, i3 1" [patchMaker.cpp:1460]   --->   Operation 70 'add' 'add_ln1460' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln1460 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1460]   --->   Operation 71 'icmp' 'icmp_ln1460' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 72 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1460 = br i1 %icmp_ln1460, void %.split14, void %.preheader1.preheader.preheader" [patchMaker.cpp:1460]   --->   Operation 73 'br' 'br_ln1460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (0.69ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1465]   --->   Operation 74 'call' 'call_ret1' <Predicate = (!icmp_ln1460)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln1477 = br void %.preheader1.preheader" [patchMaker.cpp:1477]   --->   Operation 75 'br' 'br_ln1477' <Predicate = (icmp_ln1460)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [patchMaker.cpp:1460]   --->   Operation 76 'specloopname' 'specloopname_ln1460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1465]   --->   Operation 77 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1477_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1477]   --->   Operation 79 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1477_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1477]   --->   Operation 80 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1483_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1483]   --->   Operation 81 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1483_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1483]   --->   Operation 82 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1489, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1489]   --->   Operation 83 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln1477_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1477]   --->   Operation 84 'add' 'add_ln1477_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln1477 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1477]   --->   Operation 86 'icmp' 'icmp_ln1477' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1477 = br i1 %icmp_ln1477, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1477]   --->   Operation 87 'br' 'br_ln1477' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.57ns)   --->   "%add_ln1477 = add i3 %b_1, i3 1" [patchMaker.cpp:1477]   --->   Operation 88 'add' 'add_ln1477' <Predicate = (!icmp_ln1477)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.59ns)   --->   "%icmp_ln1483 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1483]   --->   Operation 89 'icmp' 'icmp_ln1483' <Predicate = (!icmp_ln1477)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln1477 = select i1 %icmp_ln1483, i5 0, i5 %c_1" [patchMaker.cpp:1477]   --->   Operation 90 'select' 'select_ln1477' <Predicate = (!icmp_ln1477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.27ns)   --->   "%select_ln1477_1 = select i1 %icmp_ln1483, i3 %add_ln1477, i3 %b_1" [patchMaker.cpp:1477]   --->   Operation 91 'select' 'select_ln1477_1' <Predicate = (!icmp_ln1477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln1477)   --->   "%xor_ln1477 = xor i1 %icmp_ln1483, i1 1" [patchMaker.cpp:1477]   --->   Operation 92 'xor' 'xor_ln1477' <Predicate = (!icmp_ln1477)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.34ns)   --->   "%icmp_ln1489 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1489]   --->   Operation 93 'icmp' 'icmp_ln1489' <Predicate = (!icmp_ln1477)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1477 = and i1 %icmp_ln1489, i1 %xor_ln1477" [patchMaker.cpp:1477]   --->   Operation 94 'and' 'and_ln1477' <Predicate = (!icmp_ln1477)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln1483 = add i5 %select_ln1477, i5 1" [patchMaker.cpp:1483]   --->   Operation 95 'add' 'add_ln1483' <Predicate = (!icmp_ln1477)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1483)   --->   "%or_ln1483 = or i1 %and_ln1477, i1 %icmp_ln1483" [patchMaker.cpp:1483]   --->   Operation 96 'or' 'or_ln1483' <Predicate = (!icmp_ln1477)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1483 = select i1 %or_ln1483, i2 0, i2 %d" [patchMaker.cpp:1483]   --->   Operation 97 'select' 'select_ln1483' <Predicate = (!icmp_ln1477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.27ns)   --->   "%select_ln1483_1 = select i1 %and_ln1477, i5 %add_ln1483, i5 %select_ln1477" [patchMaker.cpp:1483]   --->   Operation 98 'select' 'select_ln1483_1' <Predicate = (!icmp_ln1477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.43ns)   --->   "%add_ln1489 = add i2 %select_ln1483, i2 1" [patchMaker.cpp:1489]   --->   Operation 99 'add' 'add_ln1489' <Predicate = (!icmp_ln1477)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln1483_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1483]   --->   Operation 100 'add' 'add_ln1483_1' <Predicate = (!icmp_ln1477)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.30ns)   --->   "%select_ln1483_2 = select i1 %icmp_ln1483, i7 1, i7 %add_ln1483_1" [patchMaker.cpp:1483]   --->   Operation 101 'select' 'select_ln1483_2' <Predicate = (!icmp_ln1477)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.41>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1477_1, i4 0" [patchMaker.cpp:1494]   --->   Operation 102 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1483 = zext i7 %tmp_s" [patchMaker.cpp:1483]   --->   Operation 103 'zext' 'zext_ln1483' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %select_ln1483_1" [patchMaker.cpp:1494]   --->   Operation 104 'zext' 'zext_ln1494' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln1494 = add i8 %zext_ln1483, i8 %zext_ln1494" [patchMaker.cpp:1494]   --->   Operation 105 'add' 'add_ln1494' <Predicate = (!icmp_ln1477)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_1)   --->   "%empty_79 = shl i8 %add_ln1494, i8 1" [patchMaker.cpp:1494]   --->   Operation 106 'shl' 'empty_79' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_1)   --->   "%zext_ln1494_1 = zext i2 %select_ln1483" [patchMaker.cpp:1494]   --->   Operation 107 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1494_1 = add i8 %empty_79, i8 %zext_ln1494_1" [patchMaker.cpp:1494]   --->   Operation 108 'add' 'add_ln1494_1' <Predicate = (!icmp_ln1477)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.19>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 110 'speclooptripcount' 'empty_78' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %add_ln1494_1" [patchMaker.cpp:1494]   --->   Operation 114 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1494_2" [patchMaker.cpp:1494]   --->   Operation 115 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln1489 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:1489]   --->   Operation 116 'specloopname' 'specloopname_ln1489' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.19ns)   --->   "%store_ln1494 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1494]   --->   Operation 117 'store' 'store_ln1494' <Predicate = (!icmp_ln1477)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln1477)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.38>
ST_11 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln1507 = br void %.preheader.preheader" [patchMaker.cpp:1507]   --->   Operation 119 'br' 'br_ln1507' <Predicate = true> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.74>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1507_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1507]   --->   Operation 120 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%b_2 = phi i3 %select_ln1507_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1507]   --->   Operation 121 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1513_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1513]   --->   Operation 122 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1513_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1513]   --->   Operation 123 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%d_1 = phi i3 %add_ln1519, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1519]   --->   Operation 124 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln1507_1 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1507]   --->   Operation 125 'add' 'add_ln1507_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.59ns)   --->   "%icmp_ln1507 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1507]   --->   Operation 127 'icmp' 'icmp_ln1507' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1507 = br i1 %icmp_ln1507, void %.preheader, void" [patchMaker.cpp:1507]   --->   Operation 128 'br' 'br_ln1507' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.57ns)   --->   "%add_ln1507 = add i3 %b_2, i3 1" [patchMaker.cpp:1507]   --->   Operation 129 'add' 'add_ln1507' <Predicate = (!icmp_ln1507)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.61ns)   --->   "%icmp_ln1513 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1513]   --->   Operation 130 'icmp' 'icmp_ln1513' <Predicate = (!icmp_ln1507)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.27ns)   --->   "%select_ln1507 = select i1 %icmp_ln1513, i3 0, i3 %c_2" [patchMaker.cpp:1507]   --->   Operation 131 'select' 'select_ln1507' <Predicate = (!icmp_ln1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.27ns)   --->   "%select_ln1507_1 = select i1 %icmp_ln1513, i3 %add_ln1507, i3 %b_2" [patchMaker.cpp:1507]   --->   Operation 132 'select' 'select_ln1507_1' <Predicate = (!icmp_ln1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln1507)   --->   "%xor_ln1507 = xor i1 %icmp_ln1513, i1 1" [patchMaker.cpp:1507]   --->   Operation 133 'xor' 'xor_ln1507' <Predicate = (!icmp_ln1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.49ns)   --->   "%icmp_ln1519 = icmp_eq  i3 %d_1, i3 6" [patchMaker.cpp:1519]   --->   Operation 134 'icmp' 'icmp_ln1519' <Predicate = (!icmp_ln1507)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1507 = and i1 %icmp_ln1519, i1 %xor_ln1507" [patchMaker.cpp:1507]   --->   Operation 135 'and' 'and_ln1507' <Predicate = (!icmp_ln1507)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.57ns)   --->   "%add_ln1513 = add i3 %select_ln1507, i3 1" [patchMaker.cpp:1513]   --->   Operation 136 'add' 'add_ln1513' <Predicate = (!icmp_ln1507)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%or_ln1513 = or i1 %and_ln1507, i1 %icmp_ln1513" [patchMaker.cpp:1513]   --->   Operation 137 'or' 'or_ln1513' <Predicate = (!icmp_ln1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1513 = select i1 %or_ln1513, i3 0, i3 %d_1" [patchMaker.cpp:1513]   --->   Operation 138 'select' 'select_ln1513' <Predicate = (!icmp_ln1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.27ns)   --->   "%select_ln1513_1 = select i1 %and_ln1507, i3 %add_ln1513, i3 %select_ln1507" [patchMaker.cpp:1513]   --->   Operation 139 'select' 'select_ln1513_1' <Predicate = (!icmp_ln1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.57ns)   --->   "%add_ln1519 = add i3 %select_ln1513, i3 1" [patchMaker.cpp:1519]   --->   Operation 140 'add' 'add_ln1519' <Predicate = (!icmp_ln1507)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln1513_1 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1513]   --->   Operation 141 'add' 'add_ln1513_1' <Predicate = (!icmp_ln1507)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.29ns)   --->   "%select_ln1513_2 = select i1 %icmp_ln1513, i6 1, i6 %add_ln1513_1" [patchMaker.cpp:1513]   --->   Operation 142 'select' 'select_ln1513_2' <Predicate = (!icmp_ln1507)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 7> <Delay = 2.03>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 144 'speclooptripcount' 'empty_80' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1507_1, i2 0" [patchMaker.cpp:1524]   --->   Operation 145 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i5 %tmp_1" [patchMaker.cpp:1513]   --->   Operation 146 'zext' 'zext_ln1513' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1524 = zext i3 %select_ln1513_1" [patchMaker.cpp:1524]   --->   Operation 149 'zext' 'zext_ln1524' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln1524 = add i6 %zext_ln1513, i6 %zext_ln1524" [patchMaker.cpp:1524]   --->   Operation 150 'add' 'add_ln1524' <Predicate = (!icmp_ln1507)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1524 = trunc i6 %add_ln1524" [patchMaker.cpp:1524]   --->   Operation 151 'trunc' 'trunc_ln1524' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1524, i3 0" [patchMaker.cpp:1524]   --->   Operation 152 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1524, i1 0" [patchMaker.cpp:1524]   --->   Operation 153 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1524 = sub i7 %p_shl_cast, i7 %p_shl2_cast" [patchMaker.cpp:1524]   --->   Operation 154 'sub' 'sub_ln1524' <Predicate = (!icmp_ln1507)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1524_1 = zext i3 %select_ln1513" [patchMaker.cpp:1524]   --->   Operation 156 'zext' 'zext_ln1524_1' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1524_1 = add i7 %sub_ln1524, i7 %zext_ln1524_1" [patchMaker.cpp:1524]   --->   Operation 157 'add' 'add_ln1524_1' <Predicate = (!icmp_ln1507)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1524_2 = zext i7 %add_ln1524_1" [patchMaker.cpp:1524]   --->   Operation 158 'zext' 'zext_ln1524_2' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1524_2" [patchMaker.cpp:1524]   --->   Operation 159 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln1519 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [patchMaker.cpp:1519]   --->   Operation 160 'specloopname' 'specloopname_ln1519' <Predicate = (!icmp_ln1507)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.60ns)   --->   "%store_ln1524 = store i32 0, i7 %NPpatches_parameters_V_addr" [patchMaker.cpp:1524]   --->   Operation 161 'store' 'store_ln1524' <Predicate = (!icmp_ln1507)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln1507)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.60>
ST_14 : Operation 163 [2/2] (0.60ns)   --->   "%call_ln1531 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i35 %radiiDivisionList" [patchMaker.cpp:1531]   --->   Operation 163 'call' 'call_ln1531' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln1531 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i35 %radiiDivisionList" [patchMaker.cpp:1531]   --->   Operation 164 'call' 'call_ln1531' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1534]   --->   Operation 165 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 1.41>
ST_16 : Operation 166 [2/2] (1.41ns)   --->   "%call_ln1534 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1534]   --->   Operation 166 'call' 'call_ln1534' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 0.70>
ST_17 : Operation 167 [1/2] (0.70ns)   --->   "%call_ln1534 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1534]   --->   Operation 167 'call' 'call_ln1534' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln1535 = ret i32 %ppl_0" [patchMaker.cpp:1535]   --->   Operation 168 'ret' 'ret_ln1535' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 000000000000000000]
leftRight_read               (read             ) [ 001111110000000000]
p_read62                     (read             ) [ 001111110000000000]
z_top_read                   (read             ) [ 001111110000000000]
apexZ0_read                  (read             ) [ 001111111111111100]
init_patch_V                 (alloca           ) [ 001111111111111100]
NPpatches_superpoints_V      (alloca           ) [ 001111111111111111]
NPpatches_parameters_V       (alloca           ) [ 001111111111111111]
br_ln1434                    (br               ) [ 011110000000000000]
indvar_flatten13             (phi              ) [ 001000000000000000]
a                            (phi              ) [ 001000000000000000]
indvar_flatten               (phi              ) [ 001000000000000000]
b                            (phi              ) [ 001000000000000000]
c                            (phi              ) [ 001000000000000000]
add_ln1434_1                 (add              ) [ 011110000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1434                  (icmp             ) [ 001110000000000000]
br_ln1434                    (br               ) [ 000000000000000000]
add_ln1434                   (add              ) [ 000000000000000000]
icmp_ln1440                  (icmp             ) [ 000000000000000000]
select_ln1434                (select           ) [ 000000000000000000]
select_ln1434_1              (select           ) [ 011110000000000000]
xor_ln1434                   (xor              ) [ 000000000000000000]
icmp_ln1446                  (icmp             ) [ 000000000000000000]
and_ln1434                   (and              ) [ 000000000000000000]
add_ln1440                   (add              ) [ 000000000000000000]
or_ln1440                    (or               ) [ 000000000000000000]
select_ln1440                (select           ) [ 001100000000000000]
select_ln1440_1              (select           ) [ 011110000000000000]
add_ln1446                   (add              ) [ 011110000000000000]
add_ln1440_1                 (add              ) [ 000000000000000000]
select_ln1440_2              (select           ) [ 011110000000000000]
tmp                          (bitconcatenate   ) [ 000000000000000000]
zext_ln1440                  (zext             ) [ 000000000000000000]
zext_ln1451                  (zext             ) [ 000000000000000000]
add_ln1451                   (add              ) [ 000000000000000000]
empty_76                     (shl              ) [ 000000000000000000]
zext_ln1451_1                (zext             ) [ 000000000000000000]
add_ln1451_1                 (add              ) [ 001010000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty                        (speclooptripcount) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1451_2                (zext             ) [ 000000000000000000]
init_patch_V_addr            (getelementptr    ) [ 000000000000000000]
specloopname_ln1446          (specloopname     ) [ 000000000000000000]
store_ln1451                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 011110000000000000]
br_ln1460                    (br               ) [ 000001110000000000]
ppl_0                        (phi              ) [ 000000101111111111]
i                            (phi              ) [ 000000110000000000]
add_ln1460                   (add              ) [ 000001110000000000]
icmp_ln1460                  (icmp             ) [ 000000111110000000]
empty_77                     (speclooptripcount) [ 000000000000000000]
br_ln1460                    (br               ) [ 000000000000000000]
br_ln1477                    (br               ) [ 000000111110000000]
specloopname_ln1460          (specloopname     ) [ 000000000000000000]
call_ret1                    (call             ) [ 000001110000000000]
br_ln0                       (br               ) [ 000001110000000000]
indvar_flatten35             (phi              ) [ 000000001000000000]
b_1                          (phi              ) [ 000000001000000000]
indvar_flatten21             (phi              ) [ 000000001000000000]
c_1                          (phi              ) [ 000000001000000000]
d                            (phi              ) [ 000000001000000000]
add_ln1477_1                 (add              ) [ 000000101110000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1477                  (icmp             ) [ 000000001110000000]
br_ln1477                    (br               ) [ 000000000000000000]
add_ln1477                   (add              ) [ 000000000000000000]
icmp_ln1483                  (icmp             ) [ 000000000000000000]
select_ln1477                (select           ) [ 000000000000000000]
select_ln1477_1              (select           ) [ 000000101110000000]
xor_ln1477                   (xor              ) [ 000000000000000000]
icmp_ln1489                  (icmp             ) [ 000000000000000000]
and_ln1477                   (and              ) [ 000000000000000000]
add_ln1483                   (add              ) [ 000000000000000000]
or_ln1483                    (or               ) [ 000000000000000000]
select_ln1483                (select           ) [ 000000001100000000]
select_ln1483_1              (select           ) [ 000000101110000000]
add_ln1489                   (add              ) [ 000000101110000000]
add_ln1483_1                 (add              ) [ 000000000000000000]
select_ln1483_2              (select           ) [ 000000101110000000]
tmp_s                        (bitconcatenate   ) [ 000000000000000000]
zext_ln1483                  (zext             ) [ 000000000000000000]
zext_ln1494                  (zext             ) [ 000000000000000000]
add_ln1494                   (add              ) [ 000000000000000000]
empty_79                     (shl              ) [ 000000000000000000]
zext_ln1494_1                (zext             ) [ 000000000000000000]
add_ln1494_1                 (add              ) [ 000000001010000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty_78                     (speclooptripcount) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1494_2                (zext             ) [ 000000000000000000]
NPpatches_superpoints_V_addr (getelementptr    ) [ 000000000000000000]
specloopname_ln1489          (specloopname     ) [ 000000000000000000]
store_ln1494                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000101110000000]
br_ln1507                    (br               ) [ 000000000001110000]
indvar_flatten57             (phi              ) [ 000000000000100000]
b_2                          (phi              ) [ 000000000000100000]
indvar_flatten43             (phi              ) [ 000000000000100000]
c_2                          (phi              ) [ 000000000000100000]
d_1                          (phi              ) [ 000000000000100000]
add_ln1507_1                 (add              ) [ 000000000001110000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1507                  (icmp             ) [ 000000000000110000]
br_ln1507                    (br               ) [ 000000000000000000]
add_ln1507                   (add              ) [ 000000000000000000]
icmp_ln1513                  (icmp             ) [ 000000000000000000]
select_ln1507                (select           ) [ 000000000000000000]
select_ln1507_1              (select           ) [ 000000000001110000]
xor_ln1507                   (xor              ) [ 000000000000000000]
icmp_ln1519                  (icmp             ) [ 000000000000000000]
and_ln1507                   (and              ) [ 000000000000000000]
add_ln1513                   (add              ) [ 000000000000000000]
or_ln1513                    (or               ) [ 000000000000000000]
select_ln1513                (select           ) [ 000000000000110000]
select_ln1513_1              (select           ) [ 000000000001110000]
add_ln1519                   (add              ) [ 000000000001110000]
add_ln1513_1                 (add              ) [ 000000000000000000]
select_ln1513_2              (select           ) [ 000000000001110000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty_80                     (speclooptripcount) [ 000000000000000000]
tmp_1                        (bitconcatenate   ) [ 000000000000000000]
zext_ln1513                  (zext             ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
zext_ln1524                  (zext             ) [ 000000000000000000]
add_ln1524                   (add              ) [ 000000000000000000]
trunc_ln1524                 (trunc            ) [ 000000000000000000]
p_shl_cast                   (bitconcatenate   ) [ 000000000000000000]
p_shl2_cast                  (bitconcatenate   ) [ 000000000000000000]
sub_ln1524                   (sub              ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1524_1                (zext             ) [ 000000000000000000]
add_ln1524_1                 (add              ) [ 000000000000000000]
zext_ln1524_2                (zext             ) [ 000000000000000000]
NPpatches_parameters_V_addr  (getelementptr    ) [ 000000000000000000]
specloopname_ln1519          (specloopname     ) [ 000000000000000000]
store_ln1524                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000000001110000]
call_ln1531                  (call             ) [ 000000000000000000]
n_patches_read               (read             ) [ 000000000000000011]
call_ln1534                  (call             ) [ 000000000000000000]
ret_ln1535                   (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="apexZ0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z_top">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="leftRight">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="patches_superpoints">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patches_parameters">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="radiiDivisionList_1_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_patch9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="init_patch_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="NPpatches_superpoints_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="NPpatches_parameters_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="leftRight_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leftRight_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read62_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read62/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="z_top_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="apexZ0_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apexZ0_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="n_patches_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/15 "/>
</bind>
</comp>

<comp id="180" class="1004" name="init_patch_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_addr/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln1451_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1451/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="NPpatches_superpoints_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_V_addr/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln1494_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1494/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="NPpatches_parameters_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_addr/13 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln1524_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1524/13 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten13_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten13_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="a_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="a_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="1"/>
<pin id="243" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="b_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="b_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="c_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="1"/>
<pin id="265" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="c_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="2" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="ppl_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="7"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ppl_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="ppl_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="3"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ppl_0/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="296" class="1005" name="indvar_flatten35_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="indvar_flatten35_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/8 "/>
</bind>
</comp>

<comp id="307" class="1005" name="b_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="b_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_1/8 "/>
</bind>
</comp>

<comp id="318" class="1005" name="indvar_flatten21_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="1"/>
<pin id="320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten21_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="c_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="1"/>
<pin id="331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="c_1_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="340" class="1005" name="d_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="d_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/8 "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten57_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="1"/>
<pin id="353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten57 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten57_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten57/12 "/>
</bind>
</comp>

<comp id="362" class="1005" name="b_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_2 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="b_2_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_2/12 "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten43_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="1"/>
<pin id="375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvar_flatten43_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/12 "/>
</bind>
</comp>

<comp id="384" class="1005" name="c_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="1"/>
<pin id="386" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="c_2_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/12 "/>
</bind>
</comp>

<comp id="395" class="1005" name="d_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_1 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="d_1_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_1/12 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_wedgePatch_init_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="32" slack="7"/>
<pin id="412" dir="0" index="5" bw="35" slack="0"/>
<pin id="413" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1531/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_makeSuperPoint_alignedToLine11_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="0" index="3" bw="32" slack="3"/>
<pin id="421" dir="0" index="4" bw="32" slack="3"/>
<pin id="422" dir="0" index="5" bw="32" slack="3"/>
<pin id="423" dir="0" index="6" bw="1" slack="3"/>
<pin id="424" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="8" bw="32" slack="0"/>
<pin id="426" dir="0" index="9" bw="33" slack="0"/>
<pin id="427" dir="0" index="10" bw="26" slack="0"/>
<pin id="428" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_add_patch9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="1"/>
<pin id="439" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="5" bw="64" slack="0"/>
<pin id="442" dir="0" index="6" bw="32" slack="0"/>
<pin id="443" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1534/16 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln1434_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1434_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln1434_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1434/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln1434_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1434/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln1440_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1440/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln1434_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1434/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln1434_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1434_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln1434_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1434/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln1446_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1446/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln1434_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1434/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln1440_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1440/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln1440_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1440/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln1440_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="0"/>
<pin id="522" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1440/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln1440_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1440_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln1446_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1446/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1440_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1440_1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln1440_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1440_2/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="1"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln1440_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1440/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln1451_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1451/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln1451_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="0"/>
<pin id="571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1451/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="empty_76_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_76/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln1451_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="1"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1451_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln1451_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1451_1/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln1451_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1451_2/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln1460_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1460/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln1460_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="0"/>
<pin id="601" dir="0" index="1" bw="3" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1460/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln1477_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1477_1/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln1477_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1477/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln1477_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1477/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln1483_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1483/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln1477_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="0"/>
<pin id="632" dir="0" index="2" bw="5" slack="0"/>
<pin id="633" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1477/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln1477_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1477_1/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln1477_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1477/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln1489_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1489/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln1477_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1477/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln1483_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1483/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln1483_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1483/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln1483_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="0" index="2" bw="2" slack="0"/>
<pin id="679" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1483/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln1483_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="5" slack="0"/>
<pin id="686" dir="0" index="2" bw="5" slack="0"/>
<pin id="687" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1483_1/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln1489_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1489/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln1483_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1483_1/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln1483_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="0" index="2" bw="7" slack="0"/>
<pin id="707" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1483_2/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_s_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="0" index="1" bw="3" slack="1"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln1483_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1483/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln1494_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="1"/>
<pin id="724" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln1494_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="0" index="1" bw="5" slack="0"/>
<pin id="728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="empty_79_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_79/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1494_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="1"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln1494_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="2" slack="0"/>
<pin id="743" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln1494_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/10 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln1507_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1507_1/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln1507_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1507/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln1507_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1507/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln1513_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1513/12 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln1507_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="3" slack="0"/>
<pin id="777" dir="0" index="2" bw="3" slack="0"/>
<pin id="778" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1507/12 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln1507_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="3" slack="0"/>
<pin id="785" dir="0" index="2" bw="3" slack="0"/>
<pin id="786" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1507_1/12 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln1507_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1507/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln1519_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="3" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1519/12 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln1507_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1507/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln1513_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1513/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln1513_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1513/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln1513_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="3" slack="0"/>
<pin id="823" dir="0" index="2" bw="3" slack="0"/>
<pin id="824" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1513/12 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln1513_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="3" slack="0"/>
<pin id="831" dir="0" index="2" bw="3" slack="0"/>
<pin id="832" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1513_1/12 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln1519_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1519/12 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln1513_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1513_1/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln1513_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="6" slack="0"/>
<pin id="851" dir="0" index="2" bw="6" slack="0"/>
<pin id="852" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1513_2/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="0"/>
<pin id="858" dir="0" index="1" bw="3" slack="1"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln1513_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="0"/>
<pin id="865" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/13 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln1524_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="3" slack="1"/>
<pin id="869" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1524/13 "/>
</bind>
</comp>

<comp id="870" class="1004" name="add_ln1524_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="0" index="1" bw="3" slack="0"/>
<pin id="873" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1524/13 "/>
</bind>
</comp>

<comp id="876" class="1004" name="trunc_ln1524_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="0"/>
<pin id="878" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1524/13 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_shl_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="0" index="1" bw="4" slack="0"/>
<pin id="883" dir="0" index="2" bw="1" slack="0"/>
<pin id="884" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/13 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_shl2_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="0" index="1" bw="6" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/13 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sub_ln1524_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="7" slack="0"/>
<pin id="898" dir="0" index="1" bw="7" slack="0"/>
<pin id="899" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1524/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln1524_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1524_1/13 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln1524_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="0"/>
<pin id="907" dir="0" index="1" bw="3" slack="0"/>
<pin id="908" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1524_1/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln1524_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1524_2/13 "/>
</bind>
</comp>

<comp id="916" class="1005" name="leftRight_read_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="3"/>
<pin id="918" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="leftRight_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="p_read62_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="3"/>
<pin id="923" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read62 "/>
</bind>
</comp>

<comp id="927" class="1005" name="z_top_read_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="3"/>
<pin id="929" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="932" class="1005" name="apexZ0_read_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="3"/>
<pin id="934" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="apexZ0_read "/>
</bind>
</comp>

<comp id="938" class="1005" name="add_ln1434_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1434_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln1434_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1434 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln1434_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="3" slack="0"/>
<pin id="949" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1434_1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="select_ln1440_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="1"/>
<pin id="955" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1440 "/>
</bind>
</comp>

<comp id="958" class="1005" name="select_ln1440_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="0"/>
<pin id="960" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1440_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="add_ln1446_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1446 "/>
</bind>
</comp>

<comp id="969" class="1005" name="select_ln1440_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="0"/>
<pin id="971" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1440_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln1451_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="1"/>
<pin id="976" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1451_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="add_ln1460_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="3" slack="0"/>
<pin id="981" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1460 "/>
</bind>
</comp>

<comp id="984" class="1005" name="icmp_ln1460_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1460 "/>
</bind>
</comp>

<comp id="988" class="1005" name="call_ret1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln1477_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1477_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="icmp_ln1477_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1477 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln1477_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="0"/>
<pin id="1004" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1477_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="select_ln1483_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="2" slack="1"/>
<pin id="1010" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1483 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="select_ln1483_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="0"/>
<pin id="1015" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1483_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln1489_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="2" slack="0"/>
<pin id="1021" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1489 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="select_ln1483_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="7" slack="0"/>
<pin id="1026" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1483_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln1494_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln1507_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="7" slack="0"/>
<pin id="1036" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1507_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="icmp_ln1507_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1507 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="select_ln1507_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="3" slack="0"/>
<pin id="1045" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1507_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="select_ln1513_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="1"/>
<pin id="1051" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1513 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="select_ln1513_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="0"/>
<pin id="1056" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1513_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="add_ln1519_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="0"/>
<pin id="1062" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1519 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="select_ln1513_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="6" slack="0"/>
<pin id="1067" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1513_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="n_patches_read_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="134" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="88" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="88" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="283"><net_src comp="277" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="414"><net_src comp="132" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="406" pin=5"/></net>

<net id="429"><net_src comp="96" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="430"><net_src comp="2" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="431"><net_src comp="288" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="432"><net_src comp="12" pin="0"/><net_sink comp="416" pin=8"/></net>

<net id="433"><net_src comp="18" pin="0"/><net_sink comp="416" pin=9"/></net>

<net id="434"><net_src comp="20" pin="0"/><net_sink comp="416" pin=10"/></net>

<net id="444"><net_src comp="136" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="14" pin="0"/><net_sink comp="435" pin=5"/></net>

<net id="447"><net_src comp="16" pin="0"/><net_sink comp="435" pin=6"/></net>

<net id="452"><net_src comp="223" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="223" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="58" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="234" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="245" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="256" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="466" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="460" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="234" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="466" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="267" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="488" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="472" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="68" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="500" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="466" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="48" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="267" pin="4"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="500" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="506" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="472" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="518" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="245" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="72" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="466" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="74" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="564"><net_src comp="554" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="561" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="50" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="587"><net_src comp="574" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="597"><net_src comp="288" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="288" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="92" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="300" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="50" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="300" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="58" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="311" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="60" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="322" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="62" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="333" pin="4"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="623" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="617" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="311" pin="4"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="623" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="64" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="344" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="66" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="645" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="629" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="68" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="657" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="623" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="344" pin="4"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="657" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="663" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="629" pin="3"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="675" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="322" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="72" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="623" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="72" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="697" pin="2"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="74" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="76" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="721"><net_src comp="711" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="729"><net_src comp="718" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="50" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="744"><net_src comp="731" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="754"><net_src comp="355" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="72" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="355" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="108" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="366" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="60" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="377" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="110" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="42" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="388" pin="4"/><net_sink comp="774" pin=2"/></net>

<net id="787"><net_src comp="768" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="762" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="366" pin="4"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="768" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="64" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="399" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="112" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="790" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="774" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="802" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="768" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="42" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="399" pin="4"/><net_sink comp="820" pin=2"/></net>

<net id="833"><net_src comp="802" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="808" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="774" pin="3"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="820" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="60" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="377" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="114" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="768" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="114" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="842" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="120" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="48" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="866"><net_src comp="856" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="874"><net_src comp="863" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="124" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="42" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="126" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="870" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="128" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="880" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="888" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="919"><net_src comp="150" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="416" pin=6"/></net>

<net id="924"><net_src comp="156" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="416" pin=5"/></net>

<net id="930"><net_src comp="162" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="416" pin=3"/></net>

<net id="935"><net_src comp="168" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="416" pin=4"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="941"><net_src comp="448" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="946"><net_src comp="454" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="480" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="956"><net_src comp="518" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="961"><net_src comp="526" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="967"><net_src comp="534" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="972"><net_src comp="546" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="977"><net_src comp="583" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="982"><net_src comp="593" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="987"><net_src comp="599" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="416" pin="11"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="996"><net_src comp="605" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1001"><net_src comp="611" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="637" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1011"><net_src comp="675" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1016"><net_src comp="683" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1022"><net_src comp="691" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1027"><net_src comp="703" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1032"><net_src comp="740" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1037"><net_src comp="750" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1042"><net_src comp="756" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="782" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1052"><net_src comp="820" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1057"><net_src comp="828" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1063"><net_src comp="836" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1068"><net_src comp="848" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1073"><net_src comp="174" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="435" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {16 17 }
	Port: GDn_points | {}
	Port: GDarrayDecoded | {}
	Port: patches_superpoints | {16 17 }
	Port: patches_parameters | {16 17 }
	Port: radiiDivisionList_1_4 | {}
	Port: trapezoid_edges_V | {}
	Port: radiiDivisionList | {}
 - Input state : 
	Port: makePatch_alignedToLine : n_patches | {15 }
	Port: makePatch_alignedToLine : GDn_points | {6 7 }
	Port: makePatch_alignedToLine : apexZ0 | {1 }
	Port: makePatch_alignedToLine : z_top | {1 }
	Port: makePatch_alignedToLine : p_read | {1 }
	Port: makePatch_alignedToLine : leftRight | {1 }
	Port: makePatch_alignedToLine : GDarrayDecoded | {6 7 }
	Port: makePatch_alignedToLine : patches_superpoints | {16 17 }
	Port: makePatch_alignedToLine : patches_parameters | {16 17 }
	Port: makePatch_alignedToLine : radiiDivisionList_1_4 | {6 7 }
	Port: makePatch_alignedToLine : trapezoid_edges_V | {6 7 }
	Port: makePatch_alignedToLine : radiiDivisionList | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln1434_1 : 1
		icmp_ln1434 : 1
		br_ln1434 : 2
		add_ln1434 : 1
		icmp_ln1440 : 1
		select_ln1434 : 2
		select_ln1434_1 : 2
		xor_ln1434 : 2
		icmp_ln1446 : 1
		and_ln1434 : 2
		add_ln1440 : 3
		or_ln1440 : 2
		select_ln1440 : 2
		select_ln1440_1 : 2
		add_ln1446 : 3
		add_ln1440_1 : 1
		select_ln1440_2 : 2
	State 3
		zext_ln1440 : 1
		add_ln1451 : 2
		empty_76 : 3
		add_ln1451_1 : 3
	State 4
		init_patch_V_addr : 1
		store_ln1451 : 2
	State 5
	State 6
		add_ln1460 : 1
		icmp_ln1460 : 1
		br_ln1460 : 2
		call_ret1 : 1
	State 7
	State 8
		add_ln1477_1 : 1
		icmp_ln1477 : 1
		br_ln1477 : 2
		add_ln1477 : 1
		icmp_ln1483 : 1
		select_ln1477 : 2
		select_ln1477_1 : 2
		xor_ln1477 : 2
		icmp_ln1489 : 1
		and_ln1477 : 2
		add_ln1483 : 3
		or_ln1483 : 2
		select_ln1483 : 2
		select_ln1483_1 : 2
		add_ln1489 : 3
		add_ln1483_1 : 1
		select_ln1483_2 : 2
	State 9
		zext_ln1483 : 1
		add_ln1494 : 2
		empty_79 : 3
		add_ln1494_1 : 3
	State 10
		NPpatches_superpoints_V_addr : 1
		store_ln1494 : 2
	State 11
	State 12
		add_ln1507_1 : 1
		icmp_ln1507 : 1
		br_ln1507 : 2
		add_ln1507 : 1
		icmp_ln1513 : 1
		select_ln1507 : 2
		select_ln1507_1 : 2
		xor_ln1507 : 2
		icmp_ln1519 : 1
		and_ln1507 : 2
		add_ln1513 : 3
		or_ln1513 : 2
		select_ln1513 : 2
		select_ln1513_1 : 2
		add_ln1519 : 3
		add_ln1513_1 : 1
		select_ln1513_2 : 2
	State 13
		zext_ln1513 : 1
		add_ln1524 : 2
		trunc_ln1524 : 3
		p_shl_cast : 4
		p_shl2_cast : 3
		sub_ln1524 : 5
		add_ln1524_1 : 6
		zext_ln1524_2 : 7
		NPpatches_parameters_V_addr : 8
		store_ln1524 : 9
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_wedgePatch_init_fu_406        |    0    |    0    | 11.7105 |   3041  |   2605  |
|   call   | grp_makeSuperPoint_alignedToLine11_fu_416 |    1    |    0    | 6.35629 |   2074  |   1958  |
|          |           grp_add_patch9_fu_435           |    0    |    0    | 4.26429 |   661   |   1107  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln1434_1_fu_448            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1434_fu_460             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1440_fu_506             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1446_fu_534             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1440_1_fu_540            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1451_fu_568             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1451_1_fu_583            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1460_fu_593             |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1477_1_fu_605            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1477_fu_617             |    0    |    0    |    0    |    0    |    10   |
|    add   |             add_ln1483_fu_663             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1489_fu_691             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1483_1_fu_697            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1494_fu_725             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1494_1_fu_740            |    0    |    0    |    0    |    0    |    15   |
|          |            add_ln1507_1_fu_750            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1507_fu_762             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1513_fu_808             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1519_fu_836             |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1513_1_fu_842            |    0    |    0    |    0    |    0    |    13   |
|          |             add_ln1524_fu_870             |    0    |    0    |    0    |    0    |    12   |
|          |            add_ln1524_1_fu_905            |    0    |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             icmp_ln1434_fu_454            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1440_fu_466            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1446_fu_494            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1460_fu_599            |    0    |    0    |    0    |    0    |    8    |
|   icmp   |             icmp_ln1477_fu_611            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1483_fu_623            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1489_fu_651            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1507_fu_756            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1513_fu_768            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1519_fu_796            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            select_ln1434_fu_472           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1434_1_fu_480          |    0    |    0    |    0    |    0    |    3    |
|          |            select_ln1440_fu_518           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1440_1_fu_526          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1440_2_fu_546          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1477_fu_629           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1477_1_fu_637          |    0    |    0    |    0    |    0    |    3    |
|  select  |            select_ln1483_fu_675           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1483_1_fu_683          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1483_2_fu_703          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1507_fu_774           |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1507_1_fu_782          |    0    |    0    |    0    |    0    |    3    |
|          |            select_ln1513_fu_820           |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1513_1_fu_828          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1513_2_fu_848          |    0    |    0    |    0    |    0    |    6    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |             sub_ln1524_fu_896             |    0    |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             xor_ln1434_fu_488             |    0    |    0    |    0    |    0    |    2    |
|    xor   |             xor_ln1477_fu_645             |    0    |    0    |    0    |    0    |    2    |
|          |             xor_ln1507_fu_790             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             and_ln1434_fu_500             |    0    |    0    |    0    |    0    |    2    |
|    and   |             and_ln1477_fu_657             |    0    |    0    |    0    |    0    |    2    |
|          |             and_ln1507_fu_802             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |              or_ln1440_fu_512             |    0    |    0    |    0    |    0    |    2    |
|    or    |              or_ln1483_fu_669             |    0    |    0    |    0    |    0    |    2    |
|          |              or_ln1513_fu_814             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         leftRight_read_read_fu_150        |    0    |    0    |    0    |    0    |    0    |
|          |            p_read62_read_fu_156           |    0    |    0    |    0    |    0    |    0    |
|   read   |           z_top_read_read_fu_162          |    0    |    0    |    0    |    0    |    0    |
|          |          apexZ0_read_read_fu_168          |    0    |    0    |    0    |    0    |    0    |
|          |         n_patches_read_read_fu_174        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp_fu_554                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_711               |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                tmp_1_fu_856               |    0    |    0    |    0    |    0    |    0    |
|          |             p_shl_cast_fu_880             |    0    |    0    |    0    |    0    |    0    |
|          |             p_shl2_cast_fu_888            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             zext_ln1440_fu_561            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1451_fu_565            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1451_1_fu_580           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1451_2_fu_589           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1483_fu_718            |    0    |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln1494_fu_722            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1494_1_fu_737           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1494_2_fu_746           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1513_fu_863            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1524_fu_867            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1524_1_fu_902           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1524_2_fu_911           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |              empty_76_fu_574              |    0    |    0    |    0    |    0    |    0    |
|          |              empty_79_fu_731              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |            trunc_ln1524_fu_876            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    1    |    0    | 22.3311 |   5776  |   6133  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
| NPpatches_parameters_V|    0   |   32   |   65   |
|NPpatches_superpoints_V|    1   |    0   |    0   |
|      init_patch_V     |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    2   |   32   |   65   |
+-----------------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        a_reg_230       |    3   |
|  add_ln1434_1_reg_938  |    8   |
|   add_ln1446_reg_964   |    2   |
|  add_ln1451_1_reg_974  |    8   |
|   add_ln1460_reg_979   |    3   |
|  add_ln1477_1_reg_993  |    8   |
|   add_ln1489_reg_1019  |    2   |
|  add_ln1494_1_reg_1029 |    8   |
|  add_ln1507_1_reg_1034 |    7   |
|   add_ln1519_reg_1060  |    3   |
|   apexZ0_read_reg_932  |   32   |
|       b_1_reg_307      |    3   |
|       b_2_reg_362      |    3   |
|        b_reg_252       |    5   |
|       c_1_reg_329      |    5   |
|       c_2_reg_384      |    3   |
|        c_reg_263       |    2   |
|    call_ret1_reg_988   |   32   |
|       d_1_reg_395      |    3   |
|        d_reg_340       |    2   |
|        i_reg_284       |    3   |
|   icmp_ln1434_reg_943  |    1   |
|   icmp_ln1460_reg_984  |    1   |
|   icmp_ln1477_reg_998  |    1   |
|  icmp_ln1507_reg_1039  |    1   |
|indvar_flatten13_reg_219|    8   |
|indvar_flatten21_reg_318|    7   |
|indvar_flatten35_reg_296|    8   |
|indvar_flatten43_reg_373|    6   |
|indvar_flatten57_reg_351|    7   |
| indvar_flatten_reg_241 |    7   |
| leftRight_read_reg_916 |    1   |
| n_patches_read_reg_1070|    8   |
|    p_read62_reg_921    |   32   |
|      ppl_0_reg_274     |   32   |
| select_ln1434_1_reg_947|    3   |
| select_ln1440_1_reg_958|    5   |
| select_ln1440_2_reg_969|    7   |
|  select_ln1440_reg_953 |    2   |
|select_ln1477_1_reg_1002|    3   |
|select_ln1483_1_reg_1013|    5   |
|select_ln1483_2_reg_1024|    7   |
| select_ln1483_reg_1008 |    2   |
|select_ln1507_1_reg_1043|    3   |
|select_ln1513_1_reg_1054|    3   |
|select_ln1513_2_reg_1065|    6   |
| select_ln1513_reg_1049 |    3   |
|   z_top_read_reg_927   |   32   |
+------------------------+--------+
|          Total         |   346  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_284 |  p0  |   2  |   3  |    6   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    6   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    0   |   22   |  5776  |  6133  |
|   Memory  |    2   |    -   |    -   |   32   |   65   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   346  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   22   |  6154  |  6207  |
+-----------+--------+--------+--------+--------+--------+
