# ATM_SystemVerilog
Latest with all updates
Hello everyone!, this is my 3rd semester project. This project is inspired by Professor Mughal (You can find him in youtube). In this project, I have worked with FPGA (Artix-7) to implement the HDL code.


You can read more about my project here:
https://docs.google.com/document/d/1d-iJ880EKFAAkh-F1iUid9Ei5lOgLBs4/edit?usp=sharing&ouid=111205770440535638236&rtpof=true&sd=true
