{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636819966269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636819966277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 23:12:46 2021 " "Processing started: Sat Nov 13 23:12:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636819966277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819966277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dot_product -c Dot_product " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dot_product -c Dot_product" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819966277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636819966769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636819966769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_product.sv 5 5 " "Found 5 design units, including 5 entities, in source file dot_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dot_product " "Found entity 1: Dot_product" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977714 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dot_product_ " "Found entity 2: Dot_product_" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977714 ""} { "Info" "ISGN_ENTITY_NAME" "3 Dot_product_single_slot " "Found entity 3: Dot_product_single_slot" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977714 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_ALU_select_3_to_1_functions " "Found entity 4: mux_ALU_select_3_to_1_functions" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977714 ""} { "Info" "ISGN_ENTITY_NAME" "5 slot_scan " "Found entity 5: slot_scan" {  } { { "Dot_product.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819977714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 5 5 " "Found 5 design units, including 5 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_ " "Found entity 1: Register_" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977716 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register " "Found entity 2: Register" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977716 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register_32bits " "Found entity 3: Register_32bits" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977716 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_4bits " "Found entity 4: decoder_4bits" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977716 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX_9_to_1bits " "Found entity 5: MUX_9_to_1bits" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819977716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cout cout Multiplier.sv(26) " "Verilog HDL Declaration information at Multiplier.sv(26): object \"Cout\" differs only in case from object \"cout\" in the same scope" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_unit " "Found entity 1: Multiplier_unit" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977719 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977719 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplier " "Found entity 3: Multiplier" {  } { { "Multiplier.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819977719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Adder.sv(8) " "Verilog HDL Declaration information at Adder.sv(8): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.sv(26) " "Verilog HDL Declaration information at Adder.sv(26): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.sv(51) " "Verilog HDL Declaration information at Adder.sv(51): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cin Cin Adder.sv(73) " "Verilog HDL Declaration information at Adder.sv(73): object \"cin\" differs only in case from object \"Cin\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.sv(73) " "Verilog HDL Declaration information at Adder.sv(73): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G Adder.sv(73) " "Verilog HDL Declaration information at Adder.sv(73): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636819977721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977722 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_block_4bits " "Found entity 2: carry_block_4bits" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977722 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA_4bits " "Found entity 3: FA_4bits" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977722 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder " "Found entity 4: Adder" {  } { { "Adder.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819977722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 3 3 " "Found 3 design units, including 3 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_ " "Found entity 1: ff_" {  } { { "FSM.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977723 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "FSM.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977723 ""} { "Info" "ISGN_ENTITY_NAME" "3 one_hot " "Found entity 3: one_hot" {  } { { "FSM.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819977723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_product_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dot_product_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dot_product_tb " "Found entity 1: Dot_product_tb" {  } { { "Dot_product_tb.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636819977725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819977725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dot_product " "Elaborating entity \"Dot_product\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636819977768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "Dot_product.sv" "fsm" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_ FSM:fsm\|ff_:b1 " "Elaborating entity \"ff_\" for hierarchy \"FSM:fsm\|ff_:b1\"" {  } { { "FSM.sv" "b1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/FSM.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dot_product_ Dot_product_:dot " "Elaborating entity \"Dot_product_\" for hierarchy \"Dot_product_:dot\"" {  } { { "Dot_product.sv" "dot" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Dot_product_:dot\|Register:left " "Elaborating entity \"Register\" for hierarchy \"Dot_product_:dot\|Register:left\"" {  } { { "Dot_product.sv" "left" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock Register.sv(23) " "Verilog HDL or VHDL warning at Register.sv(23): object \"clock\" assigned a value but never read" {  } { { "Register.sv" "" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636819977799 "|Dot_product|Dot_product_:dot|Register:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4bits Dot_product_:dot\|Register:left\|decoder_4bits:deco " "Elaborating entity \"decoder_4bits\" for hierarchy \"Dot_product_:dot\|Register:left\|decoder_4bits:deco\"" {  } { { "Register.sv" "deco" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ Dot_product_:dot\|Register:left\|Register_:wiring_address\[0\].wiring_width\[0\].cell_ " "Elaborating entity \"Register_\" for hierarchy \"Dot_product_:dot\|Register:left\|Register_:wiring_address\[0\].wiring_width\[0\].cell_\"" {  } { { "Register.sv" "wiring_address\[0\].wiring_width\[0\].cell_" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Register.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slot_scan Dot_product_:dot\|slot_scan:block\[0\].slot " "Elaborating entity \"slot_scan\" for hierarchy \"Dot_product_:dot\|slot_scan:block\[0\].slot\"" {  } { { "Dot_product.sv" "block\[0\].slot" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU_select_3_to_1_functions Dot_product_:dot\|slot_scan:block\[0\].slot\|mux_ALU_select_3_to_1_functions:matrix_\[0\].Mux_1 " "Elaborating entity \"mux_ALU_select_3_to_1_functions\" for hierarchy \"Dot_product_:dot\|slot_scan:block\[0\].slot\|mux_ALU_select_3_to_1_functions:matrix_\[0\].Mux_1\"" {  } { { "Dot_product.sv" "matrix_\[0\].Mux_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dot_product_single_slot Dot_product_:dot\|Dot_product_single_slot:S_1 " "Elaborating entity \"Dot_product_single_slot\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\"" {  } { { "Dot_product.sv" "S_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1 " "Elaborating entity \"Multiplier\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\"" {  } { { "Dot_product.sv" "M_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_unit Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits " "Elaborating entity \"Multiplier_unit\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits\"" {  } { { "Multiplier.sv" "row\[0\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits\|full_adder:block0 " "Elaborating entity \"full_adder\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Multiplier:M_1\|Multiplier_unit:row\[0\].bits\|full_adder:block0\"" {  } { { "Multiplier.sv" "block0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819977934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1 " "Elaborating entity \"Adder\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\"" {  } { { "Dot_product.sv" "A_1" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Dot_product.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819978566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4bits Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0 " "Elaborating entity \"FA_4bits\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\"" {  } { { "Adder.sv" "block0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819978568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|full_adder_1_bit:FA_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|full_adder_1_bit:FA_0\"" {  } { { "Adder.sv" "FA_0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819978569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block_4bits Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0 " "Elaborating entity \"carry_block_4bits\" for hierarchy \"Dot_product_:dot\|Dot_product_single_slot:S_1\|Adder:A_1\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0\"" {  } { { "Adder.sv" "CLA_4bits_0" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Adder.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819978572 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[15\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978738 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[14\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978738 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[13\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978738 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[12\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978739 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[11\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978739 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[10\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978739 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[9\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978739 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[8\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978739 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[7\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978740 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[6\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978740 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[5\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978740 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[4\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978740 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[3\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978740 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[2\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978740 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[1\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978741 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[15\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978763 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[14\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978763 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[13\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978763 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[12\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978764 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[11\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978764 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[10\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978764 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[9\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978764 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[8\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978765 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[7\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978765 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[6\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978765 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[5\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978765 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[4\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978765 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[3\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978766 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[2\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978766 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[1\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978766 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[0\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[0\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[0\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978766 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[0].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[15\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978767 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[14\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978767 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[13\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978768 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[12\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978768 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[11\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978768 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[10\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978768 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[9\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978768 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[8\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978769 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[7\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978769 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[6\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978769 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[5\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978769 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[4\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978769 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[3\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978769 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[2\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978770 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Sin column\[1\].bits 32 1 " "Port \"Sin\" on the entity instantiation of \"column\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "column\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978770 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:column[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[15\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[15\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[15\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978793 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[15].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[14\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[14\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[14\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978793 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[14].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[13\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[13\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[13\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978793 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[13].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[12\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[12\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[12\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978793 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[12].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[11\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[11\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[11\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978794 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[11].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[10\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[10\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[10\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978794 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[10].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[9\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[9\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[9\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978794 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[9].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[8\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[8\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[8\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978794 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[8].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[7\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[7\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[7\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978794 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[7].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[6\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[6\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[6\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978794 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[6].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[5\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[5\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[5\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978795 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[5].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[4\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[4\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[4\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978795 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[4].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[3\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[3\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[3\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978795 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[3].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[2\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[2\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[2\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978795 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[2].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[1\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[1\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[1\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978795 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[1].bits"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin row\[0\].bits 32 1 " "Port \"Cin\" on the entity instantiation of \"row\[0\].bits\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Multiplier.sv" "row\[0\].bits" { Text "G:/VLSI_ASIC_IC_designs/Matrix/Multiplier.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1636819978796 "|Dot_product|Dot_product_:dot|Dot_product_single_slot:S_1|Multiplier:M_1|Multiplier_unit:row[0].bits"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636819981714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636819983476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/Matrix/output_files/Dot_product.map.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/Matrix/output_files/Dot_product.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819998091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636819998502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636819998502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2269 " "Implemented 2269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636819998711 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636819998711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2197 " "Implemented 2197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636819998711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636819998711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636819998753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 23:13:18 2021 " "Processing ended: Sat Nov 13 23:13:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636819998753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636819998753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636819998753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636819998753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636820000046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636820000054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 23:13:19 2021 " "Processing started: Sat Nov 13 23:13:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636820000054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636820000054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Dot_product -c Dot_product " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Dot_product -c Dot_product" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636820000054 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636820000172 ""}
{ "Info" "0" "" "Project  = Dot_product" {  } {  } 0 0 "Project  = Dot_product" 0 0 "Fitter" 0 0 1636820000172 ""}
{ "Info" "0" "" "Revision = Dot_product" {  } {  } 0 0 "Revision = Dot_product" 0 0 "Fitter" 0 0 1636820000173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636820000357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636820000357 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Dot_product 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Dot_product\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636820000377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636820000432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636820000432 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636820000922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636820000945 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636820001112 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1636820001360 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1636820014128 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 288 global CLKCTRL_G10 " "clk~inputCLKENA0 with 288 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1636820014596 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1636820014596 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636820014596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636820014614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636820014616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636820014618 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636820014620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636820014620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636820014621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dot_product.sdc " "Synopsys Design Constraints File file not found: 'Dot_product.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636820015349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636820015349 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636820015371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636820015371 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636820015372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636820015481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636820015482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636820015482 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636820015557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636820021645 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1636820022009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636820030542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636820037597 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636820042033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636820042033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636820043499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "G:/VLSI_ASIC_IC_designs/Matrix/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636820050215 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636820050215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636820057475 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636820057475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636820057480 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.66 " "Total time spent on timing analysis during the Fitter is 2.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636820062389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636820062449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636820063745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636820063746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636820064988 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636820071235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/Matrix/output_files/Dot_product.fit.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/Matrix/output_files/Dot_product.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636820071741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6668 " "Peak virtual memory: 6668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636820072817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 23:14:32 2021 " "Processing ended: Sat Nov 13 23:14:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636820072817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636820072817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636820072817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636820072817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636820074017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636820074025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 23:14:33 2021 " "Processing started: Sat Nov 13 23:14:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636820074025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636820074025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Dot_product -c Dot_product " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Dot_product -c Dot_product" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636820074025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1636820075041 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636820081467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636820081925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 23:14:41 2021 " "Processing ended: Sat Nov 13 23:14:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636820081925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636820081925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636820081925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636820081925 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636820082623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636820083259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636820083268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 23:14:42 2021 " "Processing started: Sat Nov 13 23:14:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636820083268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636820083268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Dot_product -c Dot_product " "Command: quartus_sta Dot_product -c Dot_product" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636820083268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636820083388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636820084263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636820084263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820084313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820084313 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dot_product.sdc " "Synopsys Design Constraints File file not found: 'Dot_product.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1636820085018 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820085019 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636820085026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm\|ff_:b1\|Q FSM:fsm\|ff_:b1\|Q " "create_clock -period 1.000 -name FSM:fsm\|ff_:b1\|Q FSM:fsm\|ff_:b1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636820085026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm\|ff_:b2\|Q FSM:fsm\|ff_:b2\|Q " "create_clock -period 1.000 -name FSM:fsm\|ff_:b2\|Q FSM:fsm\|ff_:b2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636820085026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm\|ff_:b3\|Q FSM:fsm\|ff_:b3\|Q " "create_clock -period 1.000 -name FSM:fsm\|ff_:b3\|Q FSM:fsm\|ff_:b3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636820085026 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636820085026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1636820085036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636820085038 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636820085039 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636820085058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636820085136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636820085136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.862 " "Worst-case setup slack is -3.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.862           -1010.822 clk  " "   -3.862           -1010.822 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.900              -1.900 FSM:fsm\|ff_:b2\|Q  " "   -1.900              -1.900 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -1.720 FSM:fsm\|ff_:b1\|Q  " "   -1.720              -1.720 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876              -0.876 FSM:fsm\|ff_:b3\|Q  " "   -0.876              -0.876 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820085138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.505 " "Worst-case hold slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.505               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.590               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 clk  " "    0.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 FSM:fsm\|ff_:b2\|Q  " "    0.699               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820085157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.631 " "Worst-case recovery slack is -5.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631              -5.631 FSM:fsm\|ff_:b2\|Q  " "   -5.631              -5.631 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.511              -3.511 clk  " "   -3.511              -3.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.849              -2.849 FSM:fsm\|ff_:b1\|Q  " "   -2.849              -2.849 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812              -2.812 FSM:fsm\|ff_:b3\|Q  " "   -2.812              -2.812 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820085183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.840 " "Worst-case removal slack is 0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.840               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.142               0.000 clk  " "    1.142               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 FSM:fsm\|ff_:b3\|Q  " "    1.230               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.829               0.000 FSM:fsm\|ff_:b2\|Q  " "    2.829               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820085208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -154.365 clk  " "   -0.394            -154.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.661 FSM:fsm\|ff_:b3\|Q  " "   -0.394              -0.661 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.592 FSM:fsm\|ff_:b2\|Q  " "   -0.394              -0.592 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.514 FSM:fsm\|ff_:b1\|Q  " "   -0.394              -0.514 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820085214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820085214 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636820085246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636820085289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636820087159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636820087321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636820087362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636820087362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.483 " "Worst-case setup slack is -3.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.483            -887.695 clk  " "   -3.483            -887.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841              -1.841 FSM:fsm\|ff_:b2\|Q  " "   -1.841              -1.841 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694              -1.694 FSM:fsm\|ff_:b1\|Q  " "   -1.694              -1.694 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820              -0.820 FSM:fsm\|ff_:b3\|Q  " "   -0.820              -0.820 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820087364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk  " "    0.331               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.518               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.615               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 FSM:fsm\|ff_:b2\|Q  " "    0.713               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820087382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.415 " "Worst-case recovery slack is -5.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.415              -5.415 FSM:fsm\|ff_:b2\|Q  " "   -5.415              -5.415 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.428              -3.428 clk  " "   -3.428              -3.428 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806              -2.806 FSM:fsm\|ff_:b1\|Q  " "   -2.806              -2.806 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721              -2.721 FSM:fsm\|ff_:b3\|Q  " "   -2.721              -2.721 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820087409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.903 " "Worst-case removal slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.903               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clk  " "    1.090               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239               0.000 FSM:fsm\|ff_:b3\|Q  " "    1.239               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.680               0.000 FSM:fsm\|ff_:b2\|Q  " "    2.680               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820087436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -165.072 clk  " "   -0.394            -165.072 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.598 FSM:fsm\|ff_:b3\|Q  " "   -0.394              -0.598 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.543 FSM:fsm\|ff_:b1\|Q  " "   -0.394              -0.543 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.534 FSM:fsm\|ff_:b2\|Q  " "   -0.394              -0.534 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820087441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820087441 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636820087475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636820087640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636820089325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636820089479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636820089494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636820089494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.954 " "Worst-case setup slack is -2.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.954            -752.435 clk  " "   -2.954            -752.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092              -1.092 FSM:fsm\|ff_:b2\|Q  " "   -1.092              -1.092 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077              -1.077 FSM:fsm\|ff_:b1\|Q  " "   -1.077              -1.077 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.214 FSM:fsm\|ff_:b3\|Q  " "   -0.214              -0.214 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 FSM:fsm\|ff_:b2\|Q  " "    0.305               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.305               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.365               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 clk  " "    0.516               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.453 " "Worst-case recovery slack is -3.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.453              -3.453 FSM:fsm\|ff_:b2\|Q  " "   -3.453              -3.453 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692              -2.692 clk  " "   -2.692              -2.692 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589              -1.589 FSM:fsm\|ff_:b1\|Q  " "   -1.589              -1.589 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.528              -1.528 FSM:fsm\|ff_:b3\|Q  " "   -1.528              -1.528 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.287 " "Worst-case removal slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.287               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.629               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 clk  " "    0.804               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.467               0.000 FSM:fsm\|ff_:b2\|Q  " "    1.467               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.317 " "Worst-case minimum pulse width slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317             -23.524 clk  " "   -0.317             -23.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.107               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.143               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 FSM:fsm\|ff_:b2\|Q  " "    0.150               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089581 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636820089610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636820089816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636820089832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636820089832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.362 " "Worst-case setup slack is -2.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362            -592.093 clk  " "   -2.362            -592.093 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983              -0.983 FSM:fsm\|ff_:b2\|Q  " "   -0.983              -0.983 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -0.947 FSM:fsm\|ff_:b1\|Q  " "   -0.947              -0.947 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -0.153 FSM:fsm\|ff_:b3\|Q  " "   -0.153              -0.153 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 FSM:fsm\|ff_:b2\|Q  " "    0.245               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.271               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.280               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.131 " "Worst-case recovery slack is -3.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131              -3.131 FSM:fsm\|ff_:b2\|Q  " "   -3.131              -3.131 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264              -2.264 clk  " "   -2.264              -2.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496              -1.496 FSM:fsm\|ff_:b1\|Q  " "   -1.496              -1.496 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450              -1.450 FSM:fsm\|ff_:b3\|Q  " "   -1.450              -1.450 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.224 " "Worst-case removal slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.224               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.578               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 clk  " "    0.578               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 FSM:fsm\|ff_:b2\|Q  " "    1.266               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.316 " "Worst-case minimum pulse width slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316             -23.450 clk  " "   -0.316             -23.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 FSM:fsm\|ff_:b3\|Q  " "    0.127               0.000 FSM:fsm\|ff_:b3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 FSM:fsm\|ff_:b2\|Q  " "    0.162               0.000 FSM:fsm\|ff_:b2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 FSM:fsm\|ff_:b1\|Q  " "    0.165               0.000 FSM:fsm\|ff_:b1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636820089916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636820089916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636820091728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636820091801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636820091920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 23:14:51 2021 " "Processing ended: Sat Nov 13 23:14:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636820091920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636820091920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636820091920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636820091920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1636820093081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636820093089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 23:14:52 2021 " "Processing started: Sat Nov 13 23:14:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636820093089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636820093089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Dot_product -c Dot_product " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Dot_product -c Dot_product" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636820093090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1636820094302 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1636820094370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dot_product.vo G:/VLSI_ASIC_IC_designs/Matrix/simulation/modelsim/ simulation " "Generated file Dot_product.vo in folder \"G:/VLSI_ASIC_IC_designs/Matrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1636820095126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636820095246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 23:14:55 2021 " "Processing ended: Sat Nov 13 23:14:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636820095246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636820095246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636820095246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636820095246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636820095917 ""}
