#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\va_math.vpi";
S_0000023456f1e540 .scope module, "cpu_tb" "cpu_tb" 2 13;
 .timescale -9 -10;
v0000023456fb0040_0 .net "ADDRESS", 7 0, L_0000023456fe76e0;  1 drivers
v0000023456fafa00_0 .net "BUSYWAIT", 0 0, v0000023456eed490_0;  1 drivers
v0000023456fafd20_0 .var "CLK", 0 0;
v0000023456fb00e0_0 .var "INSTRUCTION", 31 0;
v0000023456fb02c0_0 .net "PC", 31 0, v0000023456fb5b80_0;  1 drivers
v0000023456fae880_0 .net "READ", 0 0, v0000023456fb5f40_0;  1 drivers
v0000023456fae560_0 .net "READDATA", 7 0, v0000023456eebeb0_0;  1 drivers
v0000023456fafaa0_0 .var "RESET", 0 0;
v0000023456faf460_0 .net "WRITE", 0 0, v0000023456fae920_0;  1 drivers
v0000023456faf640_0 .net "WRITEDATA", 7 0, L_0000023456fe7590;  1 drivers
v0000023456fafb40_0 .var/i "i", 31 0;
v0000023456fae420 .array "instr_mem", 0 1023, 7 0;
v0000023456fb0a40_0 .net "mem_address", 5 0, v0000023456eb91f0_0;  1 drivers
v0000023456fb0ae0_0 .net "mem_busywait", 0 0, v0000023456f85690_0;  1 drivers
v0000023456faf280_0 .net "mem_read", 0 0, v0000023456f85910_0;  1 drivers
v0000023456fafbe0_0 .net "mem_readdata", 31 0, v0000023456f84e70_0;  1 drivers
v0000023456fb0180_0 .net "mem_write", 0 0, v0000023456f84330_0;  1 drivers
v0000023456faf3c0_0 .net "mem_writedata", 31 0, v0000023456f839d0_0;  1 drivers
S_0000023456f23dc0 .scope module, "myDataCache" "dcache" 2 80, 3 13 0, S_0000023456f1e540;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "READ";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 8 "ADDRESS";
    .port_info 5 /INPUT 8 "WRITEDATA";
    .port_info 6 /OUTPUT 8 "READDATA";
    .port_info 7 /OUTPUT 1 "BUSYWAIT";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 6 "mem_address";
    .port_info 11 /OUTPUT 32 "mem_writedata";
    .port_info 12 /INPUT 32 "mem_readdata";
    .port_info 13 /INPUT 1 "mem_busywait";
P_0000023456f1f790 .param/l "IDLE" 0 3 165, C4<000>;
P_0000023456f1f7c8 .param/l "MEM_READ" 0 3 165, C4<001>;
P_0000023456f1f800 .param/l "MEM_WRITE" 0 3 165, C4<010>;
L_0000023456ef0710/d .functor BUFZ 1, L_0000023456fae6a0, C4<0>, C4<0>, C4<0>;
L_0000023456ef0710 .delay 1 (10,10,10) L_0000023456ef0710/d;
L_0000023456ef0ef0/d .functor BUFZ 1, L_0000023456faf6e0, C4<0>, C4<0>, C4<0>;
L_0000023456ef0ef0 .delay 1 (10,10,10) L_0000023456ef0ef0/d;
L_0000023456ef00f0/d .functor BUFZ 3, L_0000023456faffa0, C4<000>, C4<000>, C4<000>;
L_0000023456ef00f0 .delay 3 (10,10,10) L_0000023456ef00f0/d;
v0000023456eede90_0 .net "ADDRESS", 7 0, L_0000023456fe76e0;  alias, 1 drivers
v0000023456eed490_0 .var "BUSYWAIT", 0 0;
v0000023456eed710_0 .net "CLK", 0 0, v0000023456fafd20_0;  1 drivers
v0000023456eedc10_0 .net "READ", 0 0, v0000023456fb5f40_0;  alias, 1 drivers
v0000023456eebeb0_0 .var "READDATA", 7 0;
v0000023456eee430_0 .net "RESET", 0 0, v0000023456fafaa0_0;  1 drivers
v0000023456eeef70_0 .net "WRITE", 0 0, v0000023456fae920_0;  alias, 1 drivers
v0000023456eef010_0 .net "WRITEDATA", 7 0, L_0000023456fe7590;  alias, 1 drivers
v0000023456eee890_0 .net *"_ivl_0", 0 0, L_0000023456fae6a0;  1 drivers
v0000023456eef8d0_0 .net *"_ivl_10", 4 0, L_0000023456fafc80;  1 drivers
L_0000023456ff00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456eefab0_0 .net *"_ivl_13", 1 0, L_0000023456ff00d0;  1 drivers
v0000023456eee6b0_0 .net *"_ivl_16", 2 0, L_0000023456faffa0;  1 drivers
v0000023456ed8d40_0 .net *"_ivl_18", 4 0, L_0000023456faf780;  1 drivers
v0000023456ed99c0_0 .net *"_ivl_2", 4 0, L_0000023456faef60;  1 drivers
L_0000023456ff0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456ed9c40_0 .net *"_ivl_21", 1 0, L_0000023456ff0118;  1 drivers
v0000023456ed8de0_0 .var *"_ivl_31", 7 0; Local signal
v0000023456ed7d00_0 .var *"_ivl_32", 7 0; Local signal
v0000023456ed8160_0 .var *"_ivl_33", 7 0; Local signal
v0000023456ed7da0_0 .var *"_ivl_34", 7 0; Local signal
L_0000023456ff0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456edb0e0_0 .net *"_ivl_5", 1 0, L_0000023456ff0088;  1 drivers
v0000023456eda320_0 .net *"_ivl_8", 0 0, L_0000023456faf6e0;  1 drivers
v0000023456e40fa0 .array "cache_memory", 0 7, 31 0;
v0000023456e40a00_0 .net "cachetag", 2 0, L_0000023456ef00f0;  1 drivers
v0000023456e41540_0 .net "dirty", 0 0, L_0000023456ef0710;  1 drivers
v0000023456e39330 .array "dirtyBitArray", 0 7, 0 0;
v0000023456e393d0_0 .var "hit", 0 0;
v0000023456e51940_0 .var/i "i", 31 0;
v0000023456e71030_0 .var "index", 2 0;
v0000023456e8c6f0_0 .var "isReadDmem", 0 0;
v0000023456ea1530_0 .var "isWriteMiss", 0 0;
v0000023456eb91f0_0 .var "mem_address", 5 0;
v0000023456f848d0_0 .net "mem_busywait", 0 0, v0000023456f85690_0;  alias, 1 drivers
v0000023456f85910_0 .var "mem_read", 0 0;
v0000023456f84c90_0 .net "mem_readdata", 31 0, v0000023456f84e70_0;  alias, 1 drivers
v0000023456f84330_0 .var "mem_write", 0 0;
v0000023456f839d0_0 .var "mem_writedata", 31 0;
v0000023456f83ed0_0 .var "next_state", 2 0;
v0000023456f859b0_0 .var "offset", 1 0;
v0000023456f83cf0_0 .var "state", 2 0;
v0000023456f857d0_0 .var "tag", 2 0;
v0000023456f84470 .array "tagArray", 0 7, 2 0;
v0000023456f832f0_0 .net "validBit", 0 0, L_0000023456ef0ef0;  1 drivers
v0000023456f83930 .array "validBitArray", 0 7, 0 0;
E_0000023456f0ae90/0 .event anyedge, v0000023456eee430_0;
E_0000023456f0ae90/1 .event posedge, v0000023456eed710_0;
E_0000023456f0ae90 .event/or E_0000023456f0ae90/0, E_0000023456f0ae90/1;
E_0000023456f0b010/0 .event anyedge, v0000023456f83cf0_0, v0000023456f857d0_0, v0000023456e71030_0, v0000023456f848d0_0;
v0000023456e40fa0_0 .array/port v0000023456e40fa0, 0;
v0000023456e40fa0_1 .array/port v0000023456e40fa0, 1;
v0000023456e40fa0_2 .array/port v0000023456e40fa0, 2;
E_0000023456f0b010/1 .event anyedge, v0000023456e40a00_0, v0000023456e40fa0_0, v0000023456e40fa0_1, v0000023456e40fa0_2;
v0000023456e40fa0_3 .array/port v0000023456e40fa0, 3;
v0000023456e40fa0_4 .array/port v0000023456e40fa0, 4;
v0000023456e40fa0_5 .array/port v0000023456e40fa0, 5;
v0000023456e40fa0_6 .array/port v0000023456e40fa0, 6;
E_0000023456f0b010/2 .event anyedge, v0000023456e40fa0_3, v0000023456e40fa0_4, v0000023456e40fa0_5, v0000023456e40fa0_6;
v0000023456e40fa0_7 .array/port v0000023456e40fa0, 7;
E_0000023456f0b010/3 .event anyedge, v0000023456e40fa0_7;
E_0000023456f0b010 .event/or E_0000023456f0b010/0, E_0000023456f0b010/1, E_0000023456f0b010/2, E_0000023456f0b010/3;
E_0000023456f0a290/0 .event anyedge, v0000023456f83cf0_0, v0000023456eedc10_0, v0000023456eeef70_0, v0000023456e41540_0;
E_0000023456f0a290/1 .event anyedge, v0000023456e393d0_0, v0000023456f848d0_0;
E_0000023456f0a290 .event/or E_0000023456f0a290/0, E_0000023456f0a290/1;
E_0000023456f0a890 .event posedge, v0000023456eed710_0;
E_0000023456f0c3d0/0 .event anyedge, v0000023456f832f0_0, v0000023456f857d0_0, v0000023456e40a00_0, v0000023456eeef70_0;
E_0000023456f0c3d0/1 .event anyedge, v0000023456eedc10_0, v0000023456e393d0_0, v0000023456f859b0_0, v0000023456e71030_0;
E_0000023456f0c3d0/2 .event anyedge, v0000023456e40fa0_0, v0000023456e40fa0_1, v0000023456e40fa0_2, v0000023456e40fa0_3;
E_0000023456f0c3d0/3 .event anyedge, v0000023456e40fa0_4, v0000023456e40fa0_5, v0000023456e40fa0_6, v0000023456e40fa0_7;
E_0000023456f0c3d0 .event/or E_0000023456f0c3d0/0, E_0000023456f0c3d0/1, E_0000023456f0c3d0/2, E_0000023456f0c3d0/3;
E_0000023456f0c690 .event anyedge, v0000023456eede90_0;
E_0000023456f0d950 .event anyedge, v0000023456eeef70_0, v0000023456eedc10_0;
L_0000023456fae6a0 .array/port v0000023456e39330, L_0000023456faef60;
L_0000023456faef60 .concat [ 3 2 0 0], v0000023456e71030_0, L_0000023456ff0088;
L_0000023456faf6e0 .array/port v0000023456f83930, L_0000023456fafc80;
L_0000023456fafc80 .concat [ 3 2 0 0], v0000023456e71030_0, L_0000023456ff00d0;
L_0000023456faffa0 .array/port v0000023456f84470, L_0000023456faf780;
L_0000023456faf780 .concat [ 3 2 0 0], v0000023456e71030_0, L_0000023456ff0118;
S_0000023456ded420 .scope module, "myDataMemory" "data_memory" 2 71, 4 13 0, S_0000023456f1e540;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0000023456f85050_0 .var *"_ivl_10", 7 0; Local signal
v0000023456f84830_0 .var *"_ivl_3", 7 0; Local signal
v0000023456f84970_0 .var *"_ivl_4", 7 0; Local signal
v0000023456f84fb0_0 .var *"_ivl_5", 7 0; Local signal
v0000023456f83390_0 .var *"_ivl_6", 7 0; Local signal
v0000023456f84d30_0 .var *"_ivl_7", 7 0; Local signal
v0000023456f850f0_0 .var *"_ivl_8", 7 0; Local signal
v0000023456f85230_0 .var *"_ivl_9", 7 0; Local signal
v0000023456f852d0_0 .net "address", 5 0, v0000023456eb91f0_0;  alias, 1 drivers
v0000023456f85690_0 .var "busywait", 0 0;
v0000023456f85370_0 .net "clock", 0 0, v0000023456fafd20_0;  alias, 1 drivers
v0000023456f83c50_0 .var/i "i", 31 0;
v0000023456f83a70 .array "memory_array", 0 255, 7 0;
v0000023456f83b10_0 .net "read", 0 0, v0000023456f85910_0;  alias, 1 drivers
v0000023456f843d0_0 .var "readaccess", 0 0;
v0000023456f84e70_0 .var "readdata", 31 0;
v0000023456f84790_0 .net "reset", 0 0, v0000023456fafaa0_0;  alias, 1 drivers
v0000023456f84150_0 .net "write", 0 0, v0000023456f84330_0;  alias, 1 drivers
v0000023456f84a10_0 .var "writeaccess", 0 0;
v0000023456f846f0_0 .net "writedata", 31 0, v0000023456f839d0_0;  alias, 1 drivers
E_0000023456f0c750 .event posedge, v0000023456eee430_0;
E_0000023456f0db50 .event anyedge, v0000023456f84330_0, v0000023456f85910_0;
S_0000023456ded5b0 .scope module, "mycpu" "cpu" 2 87, 5 25 0, S_0000023456f1e540;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /OUTPUT 8 "WRITEDATA";
    .port_info 2 /OUTPUT 8 "ADDRESS";
    .port_info 3 /OUTPUT 1 "WRITE";
    .port_info 4 /OUTPUT 1 "READ";
    .port_info 5 /INPUT 1 "BUSYWAIT";
    .port_info 6 /INPUT 32 "INSTRUCTION";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
    .port_info 9 /INPUT 8 "READDATA";
L_0000023456fe7670 .functor AND 1, v0000023456fb5ae0_0, v0000023456fb23e0_0, C4<1>, C4<1>;
L_0000023456fe6aa0 .functor NOT 1, v0000023456fb23e0_0, C4<0>, C4<0>, C4<0>;
L_0000023456fe64f0 .functor AND 1, v0000023456fb5ae0_0, L_0000023456fe6aa0, C4<1>, C4<1>;
L_0000023456fe76e0 .functor BUFZ 8, v0000023456fb25c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023456fe7590 .functor BUFZ 8, L_0000023456fe7520, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023456fb4280_0 .net "ADDRESS", 7 0, L_0000023456fe76e0;  alias, 1 drivers
v0000023456fb5180_0 .var "ALUOP", 2 0;
v0000023456fb4dc0_0 .net "ALURESULT", 7 0, v0000023456fb25c0_0;  1 drivers
v0000023456fb5ae0_0 .var "BRANCH", 0 0;
v0000023456fb4d20_0 .var "BRANCHEN", 0 0;
v0000023456fb4fa0_0 .net "BUSYWAIT", 0 0, v0000023456eed490_0;  alias, 1 drivers
v0000023456fb5040_0 .net "CLK", 0 0, v0000023456fafd20_0;  alias, 1 drivers
v0000023456fb50e0_0 .var "DIRECTION", 0 0;
v0000023456fb3380_0 .var "IMMEDIATE1", 7 0;
v0000023456fb34c0_0 .var "IMMEDIATE2", 7 0;
v0000023456fb3c40_0 .net "INSTRUCTION", 31 0, v0000023456fb00e0_0;  1 drivers
v0000023456fb6120_0 .var "JUMP", 0 0;
v0000023456fb61c0_0 .var "OPCODE", 7 0;
v0000023456fb5b80_0 .var "PC", 31 0;
v0000023456fb5f40_0 .var "READ", 0 0;
v0000023456fb6260_0 .net "READDATA", 7 0, v0000023456eebeb0_0;  alias, 1 drivers
v0000023456fb5c20_0 .var "READREG1", 2 0;
v0000023456fb5fe0_0 .var "READREG2", 2 0;
v0000023456fb6080_0 .net "REGIN", 7 0, v0000023456fb39c0_0;  1 drivers
v0000023456fb5cc0_0 .net "REGOUT1", 7 0, L_0000023456fe7520;  1 drivers
v0000023456fb5d60_0 .net "REGOUT2", 7 0, L_0000023456fe7600;  1 drivers
v0000023456fb5e00_0 .net "RESET", 0 0, v0000023456fafaa0_0;  alias, 1 drivers
v0000023456fb5ea0_0 .net "SHIFTIN", 7 0, v0000023456fb4e60_0;  1 drivers
v0000023456faf140_0 .net "SRL", 7 0, L_0000023456fc2500;  1 drivers
v0000023456fae920_0 .var "WRITE", 0 0;
v0000023456faf500_0 .net "WRITEDATA", 7 0, L_0000023456fe7590;  alias, 1 drivers
v0000023456fae380_0 .var "WRITEENABLE", 0 0;
v0000023456fafdc0_0 .var "WRITEREG", 2 0;
v0000023456fae600_0 .net "ZERO", 0 0, v0000023456fb23e0_0;  1 drivers
v0000023456fb09a0_0 .net *"_ivl_2", 5 0, L_0000023456fc2460;  1 drivers
L_0000023456ff0598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456faed80_0 .net *"_ivl_4", 1 0, L_0000023456ff0598;  1 drivers
v0000023456fb0860_0 .net *"_ivl_8", 0 0, L_0000023456fe6aa0;  1 drivers
v0000023456faf5a0_0 .net "beqMuxOut", 7 0, v0000023456fb0fe0_0;  1 drivers
v0000023456fafe60_0 .net "bneMuxOut", 7 0, v0000023456fb31a0_0;  1 drivers
v0000023456fb0720_0 .net "branchMuxOut", 7 0, v0000023456fb3880_0;  1 drivers
v0000023456fb07c0_0 .var "dataSelect", 0 0;
v0000023456faf1e0_0 .net "immMuxOut", 7 0, v0000023456fb48c0_0;  1 drivers
v0000023456fb0400_0 .var "immMuxSelect", 0 0;
v0000023456fae9c0_0 .net "jumpMuxOut", 7 0, v0000023456fb5360_0;  1 drivers
v0000023456faf960_0 .var "nextPC", 7 0;
v0000023456faff00_0 .net "pcAdderOut", 7 0, L_0000023456fc43a0;  1 drivers
v0000023456fb04a0_0 .net "subMuxOut", 7 0, v0000023456fb3ba0_0;  1 drivers
v0000023456faf320_0 .var "subMuxSelect", 0 0;
v0000023456fb0900_0 .net "twos_Complemet", 7 0, L_0000023456fc4940;  1 drivers
E_0000023456f0dd10 .event anyedge, v0000023456fb3c40_0;
E_0000023456f0d710 .event anyedge, v0000023456fb5b80_0;
L_0000023456fc2460 .part v0000023456fb3380_0, 0, 6;
L_0000023456fc3720 .concat [ 2 6 0 0], L_0000023456ff0598, L_0000023456fc2460;
S_0000023456dee4d0 .scope module, "aluUnit" "alu" 5 111, 6 20 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /OUTPUT 1 "ZERO";
    .port_info 4 /INPUT 3 "SELECT";
v0000023456fb2020_0 .net "DATA1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fb2a20_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456fb25c0_0 .var "RESULT", 7 0;
v0000023456fb0b80_0 .net "SELECT", 2 0, v0000023456fb5180_0;  1 drivers
v0000023456fb1260_0 .var "TYPE", 1 0;
v0000023456fb23e0_0 .var "ZERO", 0 0;
v0000023456fb2520_0 .net "addOut", 7 0, L_0000023456fb0220;  1 drivers
v0000023456fb2c00_0 .net "andOut", 7 0, L_0000023456ef08d0;  1 drivers
v0000023456fb2ca0_0 .net "fwdOut", 7 0, L_0000023456ef02b0;  1 drivers
v0000023456fb1620_0 .net "mulOut", 7 0, v0000023456fa1670_0;  1 drivers
v0000023456fb2d40_0 .net "orOut", 7 0, L_0000023456ef13c0;  1 drivers
v0000023456fb0e00_0 .net "shiftOut", 7 0, v0000023456fb2660_0;  1 drivers
E_0000023456f0dbd0/0 .event anyedge, v0000023456fa1670_0, v0000023456fb2660_0, v0000023456fa2110_0, v0000023456f84510_0;
E_0000023456f0dbd0/1 .event anyedge, v0000023456f84b50_0, v0000023456f84bf0_0, v0000023456fb0b80_0;
E_0000023456f0dbd0 .event/or E_0000023456f0dbd0/0, E_0000023456f0dbd0/1;
S_0000023456dee660 .scope module, "addUnit" "add" 6 32, 7 13 0, S_0000023456dee4d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000023456f83890_0 .net "DATA1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456f84ab0_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456f84b50_0 .net "RESULT", 7 0, L_0000023456fb0220;  alias, 1 drivers
L_0000023456fb0220 .delay 8 (20,20,20) L_0000023456fb0220/d;
L_0000023456fb0220/d .arith/sum 8, L_0000023456fe7520, v0000023456fb48c0_0;
S_0000023456cfbda0 .scope module, "andUnit" "myAND" 6 33, 8 13 0, S_0000023456dee4d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000023456ef08d0/d .functor AND 8, L_0000023456fe7520, v0000023456fb48c0_0, C4<11111111>, C4<11111111>;
L_0000023456ef08d0 .delay 8 (10,10,10) L_0000023456ef08d0/d;
v0000023456f84290_0 .net "DATA1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456f84dd0_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456f84510_0 .net "RESULT", 7 0, L_0000023456ef08d0;  alias, 1 drivers
S_0000023456cfbf30 .scope module, "fwdUnit" "forward" 6 31, 9 13 0, S_0000023456dee4d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000023456ef02b0/d .functor BUFZ 8, v0000023456fb48c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023456ef02b0 .delay 8 (10,10,10) L_0000023456ef02b0/d;
v0000023456f85870_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456f84bf0_0 .net "RESULT", 7 0, L_0000023456ef02b0;  alias, 1 drivers
S_0000023456d0fcf0 .scope module, "mulUnit" "mul" 6 36, 10 13 0, S_0000023456dee4d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000023456fa21b0_0 .net "DATA1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fa38d0_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456fa1670_0 .var "RESULT", 7 0;
v0000023456fa2930_0 .net *"_ivl_15", 0 0, L_0000023456fbdbe0;  1 drivers
v0000023456fa2390_0 .net *"_ivl_17", 6 0, L_0000023456fbeea0;  1 drivers
v0000023456fa1fd0_0 .net *"_ivl_25", 0 0, L_0000023456fbd460;  1 drivers
v0000023456fa3790_0 .net *"_ivl_27", 6 0, L_0000023456fbeb80;  1 drivers
v0000023456fa1530_0 .net *"_ivl_35", 0 0, L_0000023456fbfe40;  1 drivers
v0000023456fa2e30_0 .net *"_ivl_37", 6 0, L_0000023456fc0f20;  1 drivers
v0000023456fa24d0_0 .net *"_ivl_45", 0 0, L_0000023456fc0c00;  1 drivers
v0000023456fa13f0_0 .net *"_ivl_47", 6 0, L_0000023456fc21e0;  1 drivers
v0000023456fa2ed0_0 .net *"_ivl_5", 0 0, L_0000023456fbe720;  1 drivers
v0000023456fa2f70_0 .net *"_ivl_55", 0 0, L_0000023456fc3fe0;  1 drivers
v0000023456fa1990_0 .net *"_ivl_57", 6 0, L_0000023456fc3ea0;  1 drivers
o0000023456f39058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000023456fa18f0_0 name=_ivl_68
v0000023456fa1ad0_0 .net *"_ivl_7", 6 0, L_0000023456fbdc80;  1 drivers
v0000023456fa1490_0 .net "carry", 7 0, L_0000023456fc3220;  1 drivers
v0000023456fa2250_0 .var "partialProduct_0", 7 0;
v0000023456fa3330_0 .var "partialProduct_1", 7 0;
v0000023456fa2d90_0 .var "partialProduct_2", 7 0;
v0000023456fa1e90_0 .var "partialProduct_3", 7 0;
v0000023456fa3510_0 .var "partialProduct_4", 7 0;
v0000023456fa29d0_0 .var "partialProduct_5", 7 0;
v0000023456fa33d0_0 .var "partialProduct_6", 7 0;
v0000023456fa2070_0 .var "partialProduct_7", 7 0;
v0000023456fa2890_0 .net "sum_0", 7 0, L_0000023456fbc1a0;  1 drivers
v0000023456fa2a70_0 .net "sum_1", 7 0, L_0000023456fbf800;  1 drivers
v0000023456fa1a30_0 .net "sum_2", 7 0, L_0000023456fbdb40;  1 drivers
v0000023456fa1710_0 .net "sum_3", 7 0, L_0000023456fbe9a0;  1 drivers
v0000023456fa30b0_0 .net "sum_4", 7 0, L_0000023456fc0480;  1 drivers
v0000023456fa1b70_0 .net "sum_5", 7 0, L_0000023456fc1e20;  1 drivers
v0000023456fa1cb0_0 .net "sum_6", 7 0, L_0000023456fc4120;  1 drivers
E_0000023456f0e050/0 .event anyedge, v0000023456f83890_0, v0000023456f84ab0_0, v0000023456f892e0_0, v0000023456f89d80_0;
E_0000023456f0e050/1 .event anyedge, v0000023456f8ec40_0, v0000023456f98910_0, v0000023456f92a10_0, v0000023456f9d7f0_0;
E_0000023456f0e050/2 .event anyedge, v0000023456fa1d50_0;
E_0000023456f0e050 .event/or E_0000023456f0e050/0, E_0000023456f0e050/1, E_0000023456f0e050/2;
L_0000023456fbe720 .part L_0000023456fc3220, 0, 1;
L_0000023456fbdc80 .part L_0000023456fbc1a0, 1, 7;
L_0000023456fbf440 .concat [ 7 1 0 0], L_0000023456fbdc80, L_0000023456fbe720;
L_0000023456fbdbe0 .part L_0000023456fc3220, 1, 1;
L_0000023456fbeea0 .part L_0000023456fbf800, 1, 7;
L_0000023456fbea40 .concat [ 7 1 0 0], L_0000023456fbeea0, L_0000023456fbdbe0;
L_0000023456fbd460 .part L_0000023456fc3220, 2, 1;
L_0000023456fbeb80 .part L_0000023456fbdb40, 1, 7;
L_0000023456fbd500 .concat [ 7 1 0 0], L_0000023456fbeb80, L_0000023456fbd460;
L_0000023456fbfe40 .part L_0000023456fc3220, 3, 1;
L_0000023456fc0f20 .part L_0000023456fbe9a0, 1, 7;
L_0000023456fbfbc0 .concat [ 7 1 0 0], L_0000023456fc0f20, L_0000023456fbfe40;
L_0000023456fc0c00 .part L_0000023456fc3220, 4, 1;
L_0000023456fc21e0 .part L_0000023456fc0480, 1, 7;
L_0000023456fbfc60 .concat [ 7 1 0 0], L_0000023456fc21e0, L_0000023456fc0c00;
L_0000023456fc3fe0 .part L_0000023456fc3220, 5, 1;
L_0000023456fc3ea0 .part L_0000023456fc1e20, 1, 7;
L_0000023456fc2aa0 .concat [ 7 1 0 0], L_0000023456fc3ea0, L_0000023456fc3fe0;
LS_0000023456fc3220_0_0 .concat [ 1 1 1 1], L_0000023456fbb660, L_0000023456fbe900, L_0000023456fbe2c0, L_0000023456fbfb20;
LS_0000023456fc3220_0_4 .concat [ 1 1 1 1], L_0000023456fc20a0, L_0000023456fc1ec0, L_0000023456fc2780, o0000023456f39058;
L_0000023456fc3220 .concat [ 4 4 0 0], LS_0000023456fc3220_0_0, LS_0000023456fc3220_0_4;
S_0000023456d0fe80 .scope module, "addUnit_0" "adder_8bit" 10 28, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f897e0_0 .net "Ain", 7 0, v0000023456fa2250_0;  1 drivers
v0000023456f88ca0_0 .net "Bin", 7 0, v0000023456fa3330_0;  1 drivers
L_0000023456ff03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456f87c60_0 .net "Cin", 0 0, L_0000023456ff03a0;  1 drivers
v0000023456f882a0_0 .net "Cout", 0 0, L_0000023456fbb660;  1 drivers
v0000023456f892e0_0 .net "Sum", 7 0, L_0000023456fbc1a0;  alias, 1 drivers
v0000023456f88fc0_0 .net "carry", 7 0, L_0000023456fbbac0;  1 drivers
L_0000023456fbc880 .part v0000023456fa2250_0, 0, 1;
L_0000023456fbc7e0 .part v0000023456fa3330_0, 0, 1;
L_0000023456fbb2a0 .part v0000023456fa2250_0, 1, 1;
L_0000023456fbc9c0 .part v0000023456fa3330_0, 1, 1;
L_0000023456fbae40 .part L_0000023456fbbac0, 0, 1;
L_0000023456fbc060 .part v0000023456fa2250_0, 2, 1;
L_0000023456fbc240 .part v0000023456fa3330_0, 2, 1;
L_0000023456fbd0a0 .part L_0000023456fbbac0, 1, 1;
L_0000023456fbaee0 .part v0000023456fa2250_0, 3, 1;
L_0000023456fbd000 .part v0000023456fa3330_0, 3, 1;
L_0000023456fbbfc0 .part L_0000023456fbbac0, 2, 1;
L_0000023456fbc100 .part v0000023456fa2250_0, 4, 1;
L_0000023456fbbde0 .part v0000023456fa3330_0, 4, 1;
L_0000023456fbbf20 .part L_0000023456fbbac0, 3, 1;
L_0000023456fbada0 .part v0000023456fa2250_0, 5, 1;
L_0000023456fbb980 .part v0000023456fa3330_0, 5, 1;
L_0000023456fbb340 .part L_0000023456fbbac0, 4, 1;
L_0000023456fbcce0 .part v0000023456fa2250_0, 6, 1;
L_0000023456fbbc00 .part v0000023456fa3330_0, 6, 1;
L_0000023456fbb020 .part L_0000023456fbbac0, 5, 1;
L_0000023456fbc2e0 .part v0000023456fa2250_0, 7, 1;
L_0000023456fbac60 .part v0000023456fa3330_0, 7, 1;
L_0000023456fbd280 .part L_0000023456fbbac0, 6, 1;
LS_0000023456fbc1a0_0_0 .concat8 [ 1 1 1 1], L_0000023456ef1c10, L_0000023456fc86c0, L_0000023456fc87a0, L_0000023456fc8650;
LS_0000023456fbc1a0_0_4 .concat8 [ 1 1 1 1], L_0000023456fc9610, L_0000023456fc8e30, L_0000023456fc91b0, L_0000023456fc9300;
L_0000023456fbc1a0 .concat8 [ 4 4 0 0], LS_0000023456fbc1a0_0_0, LS_0000023456fbc1a0_0_4;
LS_0000023456fbbac0_0_0 .concat8 [ 1 1 1 1], L_0000023456ef1a50, L_0000023456fc8570, L_0000023456fc8f80, L_0000023456fc8ff0;
LS_0000023456fbbac0_0_4 .concat8 [ 1 1 1 1], L_0000023456fc94c0, L_0000023456fc8960, L_0000023456fc8b20, L_0000023456fc9920;
L_0000023456fbbac0 .concat8 [ 4 4 0 0], LS_0000023456fbbac0_0_0, LS_0000023456fbbac0_0_4;
L_0000023456fbb660 .part L_0000023456fbbac0, 7, 1;
S_0000023456d074d0 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456ef1ac0 .functor XOR 1, L_0000023456fbc880, L_0000023456fbc7e0, C4<0>, C4<0>;
L_0000023456ef1c10 .functor XOR 1, L_0000023456ef1ac0, L_0000023456ff03a0, C4<0>, C4<0>;
L_0000023456ef1c80 .functor AND 1, L_0000023456fbc880, L_0000023456fbc7e0, C4<1>, C4<1>;
L_0000023456ef1970 .functor AND 1, L_0000023456fbc880, L_0000023456ff03a0, C4<1>, C4<1>;
L_0000023456ef1b30 .functor OR 1, L_0000023456ef1c80, L_0000023456ef1970, C4<0>, C4<0>;
L_0000023456ef19e0 .functor AND 1, L_0000023456fbc7e0, L_0000023456ff03a0, C4<1>, C4<1>;
L_0000023456ef1a50 .functor OR 1, L_0000023456ef1b30, L_0000023456ef19e0, C4<0>, C4<0>;
v0000023456f83bb0_0 .net "Ain", 0 0, L_0000023456fbc880;  1 drivers
v0000023456f845b0_0 .net "Bin", 0 0, L_0000023456fbc7e0;  1 drivers
v0000023456f83430_0 .net "Cin", 0 0, L_0000023456ff03a0;  alias, 1 drivers
v0000023456f84f10_0 .net "Cout", 0 0, L_0000023456ef1a50;  1 drivers
v0000023456f83f70_0 .net "Sum", 0 0, L_0000023456ef1c10;  1 drivers
v0000023456f83d90_0 .net *"_ivl_0", 0 0, L_0000023456ef1ac0;  1 drivers
v0000023456f85190_0 .net *"_ivl_10", 0 0, L_0000023456ef19e0;  1 drivers
v0000023456f85410_0 .net *"_ivl_4", 0 0, L_0000023456ef1c80;  1 drivers
v0000023456f83e30_0 .net *"_ivl_6", 0 0, L_0000023456ef1970;  1 drivers
v0000023456f84650_0 .net *"_ivl_8", 0 0, L_0000023456ef1b30;  1 drivers
S_0000023456d07660 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456d76bf0 .functor XOR 1, L_0000023456fbb2a0, L_0000023456fbc9c0, C4<0>, C4<0>;
L_0000023456fc86c0 .functor XOR 1, L_0000023456d76bf0, L_0000023456fbae40, C4<0>, C4<0>;
L_0000023456fc8500 .functor AND 1, L_0000023456fbb2a0, L_0000023456fbc9c0, C4<1>, C4<1>;
L_0000023456fc8ab0 .functor AND 1, L_0000023456fbb2a0, L_0000023456fbae40, C4<1>, C4<1>;
L_0000023456fc8f10 .functor OR 1, L_0000023456fc8500, L_0000023456fc8ab0, C4<0>, C4<0>;
L_0000023456fc8810 .functor AND 1, L_0000023456fbc9c0, L_0000023456fbae40, C4<1>, C4<1>;
L_0000023456fc8570 .functor OR 1, L_0000023456fc8f10, L_0000023456fc8810, C4<0>, C4<0>;
v0000023456f854b0_0 .net "Ain", 0 0, L_0000023456fbb2a0;  1 drivers
v0000023456f84010_0 .net "Bin", 0 0, L_0000023456fbc9c0;  1 drivers
v0000023456f85550_0 .net "Cin", 0 0, L_0000023456fbae40;  1 drivers
v0000023456f840b0_0 .net "Cout", 0 0, L_0000023456fc8570;  1 drivers
v0000023456f855f0_0 .net "Sum", 0 0, L_0000023456fc86c0;  1 drivers
v0000023456f85730_0 .net *"_ivl_0", 0 0, L_0000023456d76bf0;  1 drivers
v0000023456f841f0_0 .net *"_ivl_10", 0 0, L_0000023456fc8810;  1 drivers
v0000023456f85a50_0 .net *"_ivl_4", 0 0, L_0000023456fc8500;  1 drivers
v0000023456f834d0_0 .net *"_ivl_6", 0 0, L_0000023456fc8ab0;  1 drivers
v0000023456f83570_0 .net *"_ivl_8", 0 0, L_0000023456fc8f10;  1 drivers
S_0000023456d63420 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc9680 .functor XOR 1, L_0000023456fbc060, L_0000023456fbc240, C4<0>, C4<0>;
L_0000023456fc87a0 .functor XOR 1, L_0000023456fc9680, L_0000023456fbd0a0, C4<0>, C4<0>;
L_0000023456fc8490 .functor AND 1, L_0000023456fbc060, L_0000023456fbc240, C4<1>, C4<1>;
L_0000023456fc98b0 .functor AND 1, L_0000023456fbc060, L_0000023456fbd0a0, C4<1>, C4<1>;
L_0000023456fc97d0 .functor OR 1, L_0000023456fc8490, L_0000023456fc98b0, C4<0>, C4<0>;
L_0000023456fc8880 .functor AND 1, L_0000023456fbc240, L_0000023456fbd0a0, C4<1>, C4<1>;
L_0000023456fc8f80 .functor OR 1, L_0000023456fc97d0, L_0000023456fc8880, C4<0>, C4<0>;
v0000023456f83610_0 .net "Ain", 0 0, L_0000023456fbc060;  1 drivers
v0000023456f836b0_0 .net "Bin", 0 0, L_0000023456fbc240;  1 drivers
v0000023456f83750_0 .net "Cin", 0 0, L_0000023456fbd0a0;  1 drivers
v0000023456f837f0_0 .net "Cout", 0 0, L_0000023456fc8f80;  1 drivers
v0000023456f870d0_0 .net "Sum", 0 0, L_0000023456fc87a0;  1 drivers
v0000023456f864f0_0 .net *"_ivl_0", 0 0, L_0000023456fc9680;  1 drivers
v0000023456f85af0_0 .net *"_ivl_10", 0 0, L_0000023456fc8880;  1 drivers
v0000023456f86450_0 .net *"_ivl_4", 0 0, L_0000023456fc8490;  1 drivers
v0000023456f85ff0_0 .net *"_ivl_6", 0 0, L_0000023456fc98b0;  1 drivers
v0000023456f86130_0 .net *"_ivl_8", 0 0, L_0000023456fc97d0;  1 drivers
S_0000023456d635b0 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc85e0 .functor XOR 1, L_0000023456fbaee0, L_0000023456fbd000, C4<0>, C4<0>;
L_0000023456fc8650 .functor XOR 1, L_0000023456fc85e0, L_0000023456fbbfc0, C4<0>, C4<0>;
L_0000023456fc9450 .functor AND 1, L_0000023456fbaee0, L_0000023456fbd000, C4<1>, C4<1>;
L_0000023456fc9370 .functor AND 1, L_0000023456fbaee0, L_0000023456fbbfc0, C4<1>, C4<1>;
L_0000023456fc8730 .functor OR 1, L_0000023456fc9450, L_0000023456fc9370, C4<0>, C4<0>;
L_0000023456fc88f0 .functor AND 1, L_0000023456fbd000, L_0000023456fbbfc0, C4<1>, C4<1>;
L_0000023456fc8ff0 .functor OR 1, L_0000023456fc8730, L_0000023456fc88f0, C4<0>, C4<0>;
v0000023456f86f90_0 .net "Ain", 0 0, L_0000023456fbaee0;  1 drivers
v0000023456f87030_0 .net "Bin", 0 0, L_0000023456fbd000;  1 drivers
v0000023456f85cd0_0 .net "Cin", 0 0, L_0000023456fbbfc0;  1 drivers
v0000023456f86ef0_0 .net "Cout", 0 0, L_0000023456fc8ff0;  1 drivers
v0000023456f85eb0_0 .net "Sum", 0 0, L_0000023456fc8650;  1 drivers
v0000023456f86b30_0 .net *"_ivl_0", 0 0, L_0000023456fc85e0;  1 drivers
v0000023456f86e50_0 .net *"_ivl_10", 0 0, L_0000023456fc88f0;  1 drivers
v0000023456f86590_0 .net *"_ivl_4", 0 0, L_0000023456fc9450;  1 drivers
v0000023456f85e10_0 .net *"_ivl_6", 0 0, L_0000023456fc9370;  1 drivers
v0000023456f87170_0 .net *"_ivl_8", 0 0, L_0000023456fc8730;  1 drivers
S_0000023456d55940 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc9140 .functor XOR 1, L_0000023456fbc100, L_0000023456fbbde0, C4<0>, C4<0>;
L_0000023456fc9610 .functor XOR 1, L_0000023456fc9140, L_0000023456fbbf20, C4<0>, C4<0>;
L_0000023456fc8dc0 .functor AND 1, L_0000023456fbc100, L_0000023456fbbde0, C4<1>, C4<1>;
L_0000023456fc9bc0 .functor AND 1, L_0000023456fbc100, L_0000023456fbbf20, C4<1>, C4<1>;
L_0000023456fc93e0 .functor OR 1, L_0000023456fc8dc0, L_0000023456fc9bc0, C4<0>, C4<0>;
L_0000023456fc9d80 .functor AND 1, L_0000023456fbbde0, L_0000023456fbbf20, C4<1>, C4<1>;
L_0000023456fc94c0 .functor OR 1, L_0000023456fc93e0, L_0000023456fc9d80, C4<0>, C4<0>;
v0000023456f86810_0 .net "Ain", 0 0, L_0000023456fbc100;  1 drivers
v0000023456f869f0_0 .net "Bin", 0 0, L_0000023456fbbde0;  1 drivers
v0000023456f86c70_0 .net "Cin", 0 0, L_0000023456fbbf20;  1 drivers
v0000023456f86db0_0 .net "Cout", 0 0, L_0000023456fc94c0;  1 drivers
v0000023456f868b0_0 .net "Sum", 0 0, L_0000023456fc9610;  1 drivers
v0000023456f86a90_0 .net *"_ivl_0", 0 0, L_0000023456fc9140;  1 drivers
v0000023456f86950_0 .net *"_ivl_10", 0 0, L_0000023456fc9d80;  1 drivers
v0000023456f86090_0 .net *"_ivl_4", 0 0, L_0000023456fc8dc0;  1 drivers
v0000023456f85f50_0 .net *"_ivl_6", 0 0, L_0000023456fc9bc0;  1 drivers
v0000023456f86630_0 .net *"_ivl_8", 0 0, L_0000023456fc93e0;  1 drivers
S_0000023456d55ad0 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc9f40 .functor XOR 1, L_0000023456fbada0, L_0000023456fbb980, C4<0>, C4<0>;
L_0000023456fc8e30 .functor XOR 1, L_0000023456fc9f40, L_0000023456fbb340, C4<0>, C4<0>;
L_0000023456fc95a0 .functor AND 1, L_0000023456fbada0, L_0000023456fbb980, C4<1>, C4<1>;
L_0000023456fc8a40 .functor AND 1, L_0000023456fbada0, L_0000023456fbb340, C4<1>, C4<1>;
L_0000023456fc9530 .functor OR 1, L_0000023456fc95a0, L_0000023456fc8a40, C4<0>, C4<0>;
L_0000023456fc9060 .functor AND 1, L_0000023456fbb980, L_0000023456fbb340, C4<1>, C4<1>;
L_0000023456fc8960 .functor OR 1, L_0000023456fc9530, L_0000023456fc9060, C4<0>, C4<0>;
v0000023456f866d0_0 .net "Ain", 0 0, L_0000023456fbada0;  1 drivers
v0000023456f86bd0_0 .net "Bin", 0 0, L_0000023456fbb980;  1 drivers
v0000023456f86770_0 .net "Cin", 0 0, L_0000023456fbb340;  1 drivers
v0000023456f86d10_0 .net "Cout", 0 0, L_0000023456fc8960;  1 drivers
v0000023456f85b90_0 .net "Sum", 0 0, L_0000023456fc8e30;  1 drivers
v0000023456f85c30_0 .net *"_ivl_0", 0 0, L_0000023456fc9f40;  1 drivers
v0000023456f86310_0 .net *"_ivl_10", 0 0, L_0000023456fc9060;  1 drivers
v0000023456f863b0_0 .net *"_ivl_4", 0 0, L_0000023456fc95a0;  1 drivers
v0000023456f85d70_0 .net *"_ivl_6", 0 0, L_0000023456fc8a40;  1 drivers
v0000023456f861d0_0 .net *"_ivl_8", 0 0, L_0000023456fc9530;  1 drivers
S_0000023456d81860 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc89d0 .functor XOR 1, L_0000023456fbcce0, L_0000023456fbbc00, C4<0>, C4<0>;
L_0000023456fc91b0 .functor XOR 1, L_0000023456fc89d0, L_0000023456fbb020, C4<0>, C4<0>;
L_0000023456fc9290 .functor AND 1, L_0000023456fbcce0, L_0000023456fbbc00, C4<1>, C4<1>;
L_0000023456fc90d0 .functor AND 1, L_0000023456fbcce0, L_0000023456fbb020, C4<1>, C4<1>;
L_0000023456fc96f0 .functor OR 1, L_0000023456fc9290, L_0000023456fc90d0, C4<0>, C4<0>;
L_0000023456fc8ea0 .functor AND 1, L_0000023456fbbc00, L_0000023456fbb020, C4<1>, C4<1>;
L_0000023456fc8b20 .functor OR 1, L_0000023456fc96f0, L_0000023456fc8ea0, C4<0>, C4<0>;
v0000023456f86270_0 .net "Ain", 0 0, L_0000023456fbcce0;  1 drivers
v0000023456f874e0_0 .net "Bin", 0 0, L_0000023456fbbc00;  1 drivers
v0000023456f888e0_0 .net "Cin", 0 0, L_0000023456fbb020;  1 drivers
v0000023456f876c0_0 .net "Cout", 0 0, L_0000023456fc8b20;  1 drivers
v0000023456f89740_0 .net "Sum", 0 0, L_0000023456fc91b0;  1 drivers
v0000023456f89420_0 .net *"_ivl_0", 0 0, L_0000023456fc89d0;  1 drivers
v0000023456f88f20_0 .net *"_ivl_10", 0 0, L_0000023456fc8ea0;  1 drivers
v0000023456f87f80_0 .net *"_ivl_4", 0 0, L_0000023456fc9290;  1 drivers
v0000023456f891a0_0 .net *"_ivl_6", 0 0, L_0000023456fc90d0;  1 drivers
v0000023456f88340_0 .net *"_ivl_8", 0 0, L_0000023456fc96f0;  1 drivers
S_0000023456f8fc60 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456d0fe80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc9760 .functor XOR 1, L_0000023456fbc2e0, L_0000023456fbac60, C4<0>, C4<0>;
L_0000023456fc9300 .functor XOR 1, L_0000023456fc9760, L_0000023456fbd280, C4<0>, C4<0>;
L_0000023456fc9220 .functor AND 1, L_0000023456fbc2e0, L_0000023456fbac60, C4<1>, C4<1>;
L_0000023456fc9840 .functor AND 1, L_0000023456fbc2e0, L_0000023456fbd280, C4<1>, C4<1>;
L_0000023456fc9990 .functor OR 1, L_0000023456fc9220, L_0000023456fc9840, C4<0>, C4<0>;
L_0000023456fc8b90 .functor AND 1, L_0000023456fbac60, L_0000023456fbd280, C4<1>, C4<1>;
L_0000023456fc9920 .functor OR 1, L_0000023456fc9990, L_0000023456fc8b90, C4<0>, C4<0>;
v0000023456f87620_0 .net "Ain", 0 0, L_0000023456fbc2e0;  1 drivers
v0000023456f87580_0 .net "Bin", 0 0, L_0000023456fbac60;  1 drivers
v0000023456f87940_0 .net "Cin", 0 0, L_0000023456fbd280;  1 drivers
v0000023456f88b60_0 .net "Cout", 0 0, L_0000023456fc9920;  1 drivers
v0000023456f894c0_0 .net "Sum", 0 0, L_0000023456fc9300;  1 drivers
v0000023456f87760_0 .net *"_ivl_0", 0 0, L_0000023456fc9760;  1 drivers
v0000023456f88de0_0 .net *"_ivl_10", 0 0, L_0000023456fc8b90;  1 drivers
v0000023456f879e0_0 .net *"_ivl_4", 0 0, L_0000023456fc9220;  1 drivers
v0000023456f89060_0 .net *"_ivl_6", 0 0, L_0000023456fc9840;  1 drivers
v0000023456f88e80_0 .net *"_ivl_8", 0 0, L_0000023456fc9990;  1 drivers
S_0000023456f8f620 .scope module, "addUnit_1" "adder_8bit" 10 29, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f8a960_0 .net "Ain", 7 0, L_0000023456fbf440;  1 drivers
v0000023456f8b720_0 .net "Bin", 7 0, v0000023456fa2d90_0;  1 drivers
L_0000023456ff03e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456f89ce0_0 .net "Cin", 0 0, L_0000023456ff03e8;  1 drivers
v0000023456f8aaa0_0 .net "Cout", 0 0, L_0000023456fbe900;  1 drivers
v0000023456f89d80_0 .net "Sum", 7 0, L_0000023456fbf800;  alias, 1 drivers
v0000023456f8b860_0 .net "carry", 7 0, L_0000023456fbee00;  1 drivers
L_0000023456fbbe80 .part L_0000023456fbf440, 0, 1;
L_0000023456fbb3e0 .part v0000023456fa2d90_0, 0, 1;
L_0000023456fbbca0 .part L_0000023456fbf440, 1, 1;
L_0000023456fbb700 .part v0000023456fa2d90_0, 1, 1;
L_0000023456fbcd80 .part L_0000023456fbee00, 0, 1;
L_0000023456fbc380 .part L_0000023456fbf440, 2, 1;
L_0000023456fbc420 .part v0000023456fa2d90_0, 2, 1;
L_0000023456fbc4c0 .part L_0000023456fbee00, 1, 1;
L_0000023456fbaf80 .part L_0000023456fbf440, 3, 1;
L_0000023456fbb8e0 .part v0000023456fa2d90_0, 3, 1;
L_0000023456fbd320 .part L_0000023456fbee00, 2, 1;
L_0000023456fbb7a0 .part L_0000023456fbf440, 4, 1;
L_0000023456fbd140 .part v0000023456fa2d90_0, 4, 1;
L_0000023456fbb0c0 .part L_0000023456fbee00, 3, 1;
L_0000023456fbb840 .part L_0000023456fbf440, 5, 1;
L_0000023456fbb520 .part v0000023456fa2d90_0, 5, 1;
L_0000023456fbca60 .part L_0000023456fbee00, 4, 1;
L_0000023456fbce20 .part L_0000023456fbf440, 6, 1;
L_0000023456fbb5c0 .part v0000023456fa2d90_0, 6, 1;
L_0000023456fbcb00 .part L_0000023456fbee00, 5, 1;
L_0000023456fbcba0 .part L_0000023456fbf440, 7, 1;
L_0000023456fbcec0 .part v0000023456fa2d90_0, 7, 1;
L_0000023456fbcf60 .part L_0000023456fbee00, 6, 1;
LS_0000023456fbf800_0_0 .concat8 [ 1 1 1 1], L_0000023456fc8c70, L_0000023456fc9b50, L_0000023456fc83b0, L_0000023456fcac60;
LS_0000023456fbf800_0_4 .concat8 [ 1 1 1 1], L_0000023456fca720, L_0000023456fca090, L_0000023456fcb590, L_0000023456fca790;
L_0000023456fbf800 .concat8 [ 4 4 0 0], LS_0000023456fbf800_0_0, LS_0000023456fbf800_0_4;
LS_0000023456fbee00_0_0 .concat8 [ 1 1 1 1], L_0000023456fc9ae0, L_0000023456fc9e60, L_0000023456fcb980, L_0000023456fcae20;
LS_0000023456fbee00_0_4 .concat8 [ 1 1 1 1], L_0000023456fcb8a0, L_0000023456fca6b0, L_0000023456fcb050, L_0000023456fcb130;
L_0000023456fbee00 .concat8 [ 4 4 0 0], LS_0000023456fbee00_0_0, LS_0000023456fbee00_0_4;
L_0000023456fbe900 .part L_0000023456fbee00, 7, 1;
S_0000023456f8f7b0 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc8c00 .functor XOR 1, L_0000023456fbbe80, L_0000023456fbb3e0, C4<0>, C4<0>;
L_0000023456fc8c70 .functor XOR 1, L_0000023456fc8c00, L_0000023456ff03e8, C4<0>, C4<0>;
L_0000023456fc8ce0 .functor AND 1, L_0000023456fbbe80, L_0000023456fbb3e0, C4<1>, C4<1>;
L_0000023456fc9a00 .functor AND 1, L_0000023456fbbe80, L_0000023456ff03e8, C4<1>, C4<1>;
L_0000023456fc8d50 .functor OR 1, L_0000023456fc8ce0, L_0000023456fc9a00, C4<0>, C4<0>;
L_0000023456fc9a70 .functor AND 1, L_0000023456fbb3e0, L_0000023456ff03e8, C4<1>, C4<1>;
L_0000023456fc9ae0 .functor OR 1, L_0000023456fc8d50, L_0000023456fc9a70, C4<0>, C4<0>;
v0000023456f89240_0 .net "Ain", 0 0, L_0000023456fbbe80;  1 drivers
v0000023456f87d00_0 .net "Bin", 0 0, L_0000023456fbb3e0;  1 drivers
v0000023456f89560_0 .net "Cin", 0 0, L_0000023456ff03e8;  alias, 1 drivers
v0000023456f87440_0 .net "Cout", 0 0, L_0000023456fc9ae0;  1 drivers
v0000023456f88480_0 .net "Sum", 0 0, L_0000023456fc8c70;  1 drivers
v0000023456f89600_0 .net *"_ivl_0", 0 0, L_0000023456fc8c00;  1 drivers
v0000023456f89880_0 .net *"_ivl_10", 0 0, L_0000023456fc9a70;  1 drivers
v0000023456f87a80_0 .net *"_ivl_4", 0 0, L_0000023456fc8ce0;  1 drivers
v0000023456f896a0_0 .net *"_ivl_6", 0 0, L_0000023456fc9a00;  1 drivers
v0000023456f88980_0 .net *"_ivl_8", 0 0, L_0000023456fc8d50;  1 drivers
S_0000023456f8ff80 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc8420 .functor XOR 1, L_0000023456fbbca0, L_0000023456fbb700, C4<0>, C4<0>;
L_0000023456fc9b50 .functor XOR 1, L_0000023456fc8420, L_0000023456fbcd80, C4<0>, C4<0>;
L_0000023456fc9c30 .functor AND 1, L_0000023456fbbca0, L_0000023456fbb700, C4<1>, C4<1>;
L_0000023456fc9ca0 .functor AND 1, L_0000023456fbbca0, L_0000023456fbcd80, C4<1>, C4<1>;
L_0000023456fc9d10 .functor OR 1, L_0000023456fc9c30, L_0000023456fc9ca0, C4<0>, C4<0>;
L_0000023456fc9df0 .functor AND 1, L_0000023456fbb700, L_0000023456fbcd80, C4<1>, C4<1>;
L_0000023456fc9e60 .functor OR 1, L_0000023456fc9d10, L_0000023456fc9df0, C4<0>, C4<0>;
v0000023456f87bc0_0 .net "Ain", 0 0, L_0000023456fbbca0;  1 drivers
v0000023456f87b20_0 .net "Bin", 0 0, L_0000023456fbb700;  1 drivers
v0000023456f87ee0_0 .net "Cin", 0 0, L_0000023456fbcd80;  1 drivers
v0000023456f89920_0 .net "Cout", 0 0, L_0000023456fc9e60;  1 drivers
v0000023456f89100_0 .net "Sum", 0 0, L_0000023456fc9b50;  1 drivers
v0000023456f88700_0 .net *"_ivl_0", 0 0, L_0000023456fc8420;  1 drivers
v0000023456f88660_0 .net *"_ivl_10", 0 0, L_0000023456fc9df0;  1 drivers
v0000023456f87300_0 .net *"_ivl_4", 0 0, L_0000023456fc9c30;  1 drivers
v0000023456f88d40_0 .net *"_ivl_6", 0 0, L_0000023456fc9ca0;  1 drivers
v0000023456f899c0_0 .net *"_ivl_8", 0 0, L_0000023456fc9d10;  1 drivers
S_0000023456f90110 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc9ed0 .functor XOR 1, L_0000023456fbc380, L_0000023456fbc420, C4<0>, C4<0>;
L_0000023456fc83b0 .functor XOR 1, L_0000023456fc9ed0, L_0000023456fbc4c0, C4<0>, C4<0>;
L_0000023456fcb1a0 .functor AND 1, L_0000023456fbc380, L_0000023456fbc420, C4<1>, C4<1>;
L_0000023456fcb440 .functor AND 1, L_0000023456fbc380, L_0000023456fbc4c0, C4<1>, C4<1>;
L_0000023456fcaf00 .functor OR 1, L_0000023456fcb1a0, L_0000023456fcb440, C4<0>, C4<0>;
L_0000023456fcacd0 .functor AND 1, L_0000023456fbc420, L_0000023456fbc4c0, C4<1>, C4<1>;
L_0000023456fcb980 .functor OR 1, L_0000023456fcaf00, L_0000023456fcacd0, C4<0>, C4<0>;
v0000023456f89380_0 .net "Ain", 0 0, L_0000023456fbc380;  1 drivers
v0000023456f883e0_0 .net "Bin", 0 0, L_0000023456fbc420;  1 drivers
v0000023456f87800_0 .net "Cin", 0 0, L_0000023456fbc4c0;  1 drivers
v0000023456f88a20_0 .net "Cout", 0 0, L_0000023456fcb980;  1 drivers
v0000023456f88840_0 .net "Sum", 0 0, L_0000023456fc83b0;  1 drivers
v0000023456f88ac0_0 .net *"_ivl_0", 0 0, L_0000023456fc9ed0;  1 drivers
v0000023456f878a0_0 .net *"_ivl_10", 0 0, L_0000023456fcacd0;  1 drivers
v0000023456f87da0_0 .net *"_ivl_4", 0 0, L_0000023456fcb1a0;  1 drivers
v0000023456f88c00_0 .net *"_ivl_6", 0 0, L_0000023456fcb440;  1 drivers
v0000023456f887a0_0 .net *"_ivl_8", 0 0, L_0000023456fcaf00;  1 drivers
S_0000023456f8f490 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fc9fb0 .functor XOR 1, L_0000023456fbaf80, L_0000023456fbb8e0, C4<0>, C4<0>;
L_0000023456fcac60 .functor XOR 1, L_0000023456fc9fb0, L_0000023456fbd320, C4<0>, C4<0>;
L_0000023456fcafe0 .functor AND 1, L_0000023456fbaf80, L_0000023456fbb8e0, C4<1>, C4<1>;
L_0000023456fcaf70 .functor AND 1, L_0000023456fbaf80, L_0000023456fbd320, C4<1>, C4<1>;
L_0000023456fcad40 .functor OR 1, L_0000023456fcafe0, L_0000023456fcaf70, C4<0>, C4<0>;
L_0000023456fca020 .functor AND 1, L_0000023456fbb8e0, L_0000023456fbd320, C4<1>, C4<1>;
L_0000023456fcae20 .functor OR 1, L_0000023456fcad40, L_0000023456fca020, C4<0>, C4<0>;
v0000023456f89a60_0 .net "Ain", 0 0, L_0000023456fbaf80;  1 drivers
v0000023456f87e40_0 .net "Bin", 0 0, L_0000023456fbb8e0;  1 drivers
v0000023456f88020_0 .net "Cin", 0 0, L_0000023456fbd320;  1 drivers
v0000023456f873a0_0 .net "Cout", 0 0, L_0000023456fcae20;  1 drivers
v0000023456f880c0_0 .net "Sum", 0 0, L_0000023456fcac60;  1 drivers
v0000023456f88520_0 .net *"_ivl_0", 0 0, L_0000023456fc9fb0;  1 drivers
v0000023456f88200_0 .net *"_ivl_10", 0 0, L_0000023456fca020;  1 drivers
v0000023456f88160_0 .net *"_ivl_4", 0 0, L_0000023456fcafe0;  1 drivers
v0000023456f885c0_0 .net *"_ivl_6", 0 0, L_0000023456fcaf70;  1 drivers
v0000023456f8ae60_0 .net *"_ivl_8", 0 0, L_0000023456fcad40;  1 drivers
S_0000023456f8f300 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fca2c0 .functor XOR 1, L_0000023456fbb7a0, L_0000023456fbd140, C4<0>, C4<0>;
L_0000023456fca720 .functor XOR 1, L_0000023456fca2c0, L_0000023456fbb0c0, C4<0>, C4<0>;
L_0000023456fca800 .functor AND 1, L_0000023456fbb7a0, L_0000023456fbd140, C4<1>, C4<1>;
L_0000023456fca330 .functor AND 1, L_0000023456fbb7a0, L_0000023456fbb0c0, C4<1>, C4<1>;
L_0000023456fca870 .functor OR 1, L_0000023456fca800, L_0000023456fca330, C4<0>, C4<0>;
L_0000023456fcb9f0 .functor AND 1, L_0000023456fbd140, L_0000023456fbb0c0, C4<1>, C4<1>;
L_0000023456fcb8a0 .functor OR 1, L_0000023456fca870, L_0000023456fcb9f0, C4<0>, C4<0>;
v0000023456f8a820_0 .net "Ain", 0 0, L_0000023456fbb7a0;  1 drivers
v0000023456f8b040_0 .net "Bin", 0 0, L_0000023456fbd140;  1 drivers
v0000023456f8b0e0_0 .net "Cin", 0 0, L_0000023456fbb0c0;  1 drivers
v0000023456f8a1e0_0 .net "Cout", 0 0, L_0000023456fcb8a0;  1 drivers
v0000023456f8b360_0 .net "Sum", 0 0, L_0000023456fca720;  1 drivers
v0000023456f8abe0_0 .net *"_ivl_0", 0 0, L_0000023456fca2c0;  1 drivers
v0000023456f8ad20_0 .net *"_ivl_10", 0 0, L_0000023456fcb9f0;  1 drivers
v0000023456f8b180_0 .net *"_ivl_4", 0 0, L_0000023456fca800;  1 drivers
v0000023456f8aa00_0 .net *"_ivl_6", 0 0, L_0000023456fca330;  1 drivers
v0000023456f8a5a0_0 .net *"_ivl_8", 0 0, L_0000023456fca870;  1 drivers
S_0000023456f8f940 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fca3a0 .functor XOR 1, L_0000023456fbb840, L_0000023456fbb520, C4<0>, C4<0>;
L_0000023456fca090 .functor XOR 1, L_0000023456fca3a0, L_0000023456fbca60, C4<0>, C4<0>;
L_0000023456fcb280 .functor AND 1, L_0000023456fbb840, L_0000023456fbb520, C4<1>, C4<1>;
L_0000023456fca410 .functor AND 1, L_0000023456fbb840, L_0000023456fbca60, C4<1>, C4<1>;
L_0000023456fca480 .functor OR 1, L_0000023456fcb280, L_0000023456fca410, C4<0>, C4<0>;
L_0000023456fcaaa0 .functor AND 1, L_0000023456fbb520, L_0000023456fbca60, C4<1>, C4<1>;
L_0000023456fca6b0 .functor OR 1, L_0000023456fca480, L_0000023456fcaaa0, C4<0>, C4<0>;
v0000023456f8a6e0_0 .net "Ain", 0 0, L_0000023456fbb840;  1 drivers
v0000023456f8c120_0 .net "Bin", 0 0, L_0000023456fbb520;  1 drivers
v0000023456f8a500_0 .net "Cin", 0 0, L_0000023456fbca60;  1 drivers
v0000023456f8bfe0_0 .net "Cout", 0 0, L_0000023456fca6b0;  1 drivers
v0000023456f8af00_0 .net "Sum", 0 0, L_0000023456fca090;  1 drivers
v0000023456f89b00_0 .net *"_ivl_0", 0 0, L_0000023456fca3a0;  1 drivers
v0000023456f8b540_0 .net *"_ivl_10", 0 0, L_0000023456fcaaa0;  1 drivers
v0000023456f8b400_0 .net *"_ivl_4", 0 0, L_0000023456fcb280;  1 drivers
v0000023456f8b5e0_0 .net *"_ivl_6", 0 0, L_0000023456fca410;  1 drivers
v0000023456f8bcc0_0 .net *"_ivl_8", 0 0, L_0000023456fca480;  1 drivers
S_0000023456f8fad0 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcadb0 .functor XOR 1, L_0000023456fbce20, L_0000023456fbb5c0, C4<0>, C4<0>;
L_0000023456fcb590 .functor XOR 1, L_0000023456fcadb0, L_0000023456fbcb00, C4<0>, C4<0>;
L_0000023456fcb750 .functor AND 1, L_0000023456fbce20, L_0000023456fbb5c0, C4<1>, C4<1>;
L_0000023456fcae90 .functor AND 1, L_0000023456fbce20, L_0000023456fbcb00, C4<1>, C4<1>;
L_0000023456fca4f0 .functor OR 1, L_0000023456fcb750, L_0000023456fcae90, C4<0>, C4<0>;
L_0000023456fcb910 .functor AND 1, L_0000023456fbb5c0, L_0000023456fbcb00, C4<1>, C4<1>;
L_0000023456fcb050 .functor OR 1, L_0000023456fca4f0, L_0000023456fcb910, C4<0>, C4<0>;
v0000023456f8c080_0 .net "Ain", 0 0, L_0000023456fbce20;  1 drivers
v0000023456f89c40_0 .net "Bin", 0 0, L_0000023456fbb5c0;  1 drivers
v0000023456f8b220_0 .net "Cin", 0 0, L_0000023456fbcb00;  1 drivers
v0000023456f8b2c0_0 .net "Cout", 0 0, L_0000023456fcb050;  1 drivers
v0000023456f8bea0_0 .net "Sum", 0 0, L_0000023456fcb590;  1 drivers
v0000023456f8b7c0_0 .net *"_ivl_0", 0 0, L_0000023456fcadb0;  1 drivers
v0000023456f89ba0_0 .net *"_ivl_10", 0 0, L_0000023456fcb910;  1 drivers
v0000023456f8c260_0 .net *"_ivl_4", 0 0, L_0000023456fcb750;  1 drivers
v0000023456f8adc0_0 .net *"_ivl_6", 0 0, L_0000023456fcae90;  1 drivers
v0000023456f8ba40_0 .net *"_ivl_8", 0 0, L_0000023456fca4f0;  1 drivers
S_0000023456f8fdf0 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456f8f620;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fca100 .functor XOR 1, L_0000023456fbcba0, L_0000023456fbcec0, C4<0>, C4<0>;
L_0000023456fca790 .functor XOR 1, L_0000023456fca100, L_0000023456fbcf60, C4<0>, C4<0>;
L_0000023456fcb0c0 .functor AND 1, L_0000023456fbcba0, L_0000023456fbcec0, C4<1>, C4<1>;
L_0000023456fca170 .functor AND 1, L_0000023456fbcba0, L_0000023456fbcf60, C4<1>, C4<1>;
L_0000023456fcbb40 .functor OR 1, L_0000023456fcb0c0, L_0000023456fca170, C4<0>, C4<0>;
L_0000023456fcb670 .functor AND 1, L_0000023456fbcec0, L_0000023456fbcf60, C4<1>, C4<1>;
L_0000023456fcb130 .functor OR 1, L_0000023456fcbb40, L_0000023456fcb670, C4<0>, C4<0>;
v0000023456f8a320_0 .net "Ain", 0 0, L_0000023456fbcba0;  1 drivers
v0000023456f8a3c0_0 .net "Bin", 0 0, L_0000023456fbcec0;  1 drivers
v0000023456f8afa0_0 .net "Cin", 0 0, L_0000023456fbcf60;  1 drivers
v0000023456f8b4a0_0 .net "Cout", 0 0, L_0000023456fcb130;  1 drivers
v0000023456f8bf40_0 .net "Sum", 0 0, L_0000023456fca790;  1 drivers
v0000023456f8a0a0_0 .net *"_ivl_0", 0 0, L_0000023456fca100;  1 drivers
v0000023456f8a780_0 .net *"_ivl_10", 0 0, L_0000023456fcb670;  1 drivers
v0000023456f8a8c0_0 .net *"_ivl_4", 0 0, L_0000023456fcb0c0;  1 drivers
v0000023456f8b680_0 .net *"_ivl_6", 0 0, L_0000023456fca170;  1 drivers
v0000023456f8c1c0_0 .net *"_ivl_8", 0 0, L_0000023456fcbb40;  1 drivers
S_0000023456f91440 .scope module, "addUnit_2" "adder_8bit" 10 30, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f8ca80_0 .net "Ain", 7 0, L_0000023456fbea40;  1 drivers
v0000023456f8f000_0 .net "Bin", 7 0, v0000023456fa1e90_0;  1 drivers
L_0000023456ff0430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456f8ef60_0 .net "Cin", 0 0, L_0000023456ff0430;  1 drivers
v0000023456f8ed80_0 .net "Cout", 0 0, L_0000023456fbe2c0;  1 drivers
v0000023456f8ec40_0 .net "Sum", 7 0, L_0000023456fbdb40;  alias, 1 drivers
v0000023456f8ee20_0 .net "carry", 7 0, L_0000023456fbe0e0;  1 drivers
L_0000023456fbda00 .part L_0000023456fbea40, 0, 1;
L_0000023456fbecc0 .part v0000023456fa1e90_0, 0, 1;
L_0000023456fbf120 .part L_0000023456fbea40, 1, 1;
L_0000023456fbd8c0 .part v0000023456fa1e90_0, 1, 1;
L_0000023456fbd960 .part L_0000023456fbe0e0, 0, 1;
L_0000023456fbddc0 .part L_0000023456fbea40, 2, 1;
L_0000023456fbdf00 .part v0000023456fa1e90_0, 2, 1;
L_0000023456fbdaa0 .part L_0000023456fbe0e0, 1, 1;
L_0000023456fbef40 .part L_0000023456fbea40, 3, 1;
L_0000023456fbed60 .part v0000023456fa1e90_0, 3, 1;
L_0000023456fbdd20 .part L_0000023456fbe0e0, 2, 1;
L_0000023456fbdfa0 .part L_0000023456fbea40, 4, 1;
L_0000023456fbf8a0 .part v0000023456fa1e90_0, 4, 1;
L_0000023456fbd5a0 .part L_0000023456fbe0e0, 3, 1;
L_0000023456fbf620 .part L_0000023456fbea40, 5, 1;
L_0000023456fbec20 .part v0000023456fa1e90_0, 5, 1;
L_0000023456fbe360 .part L_0000023456fbe0e0, 4, 1;
L_0000023456fbd640 .part L_0000023456fbea40, 6, 1;
L_0000023456fbd6e0 .part v0000023456fa1e90_0, 6, 1;
L_0000023456fbde60 .part L_0000023456fbe0e0, 5, 1;
L_0000023456fbe680 .part L_0000023456fbea40, 7, 1;
L_0000023456fbe040 .part v0000023456fa1e90_0, 7, 1;
L_0000023456fbe180 .part L_0000023456fbe0e0, 6, 1;
LS_0000023456fbdb40_0_0 .concat8 [ 1 1 1 1], L_0000023456fca5d0, L_0000023456fcb3d0, L_0000023456fca250, L_0000023456fcab80;
LS_0000023456fbdb40_0_4 .concat8 [ 1 1 1 1], L_0000023456fcc160, L_0000023456fcbc90, L_0000023456fdb3b0, L_0000023456fdbf80;
L_0000023456fbdb40 .concat8 [ 4 4 0 0], LS_0000023456fbdb40_0_0, LS_0000023456fbdb40_0_4;
LS_0000023456fbe0e0_0_0 .concat8 [ 1 1 1 1], L_0000023456fcb2f0, L_0000023456fcb7c0, L_0000023456fca950, L_0000023456fcbec0;
LS_0000023456fbe0e0_0_4 .concat8 [ 1 1 1 1], L_0000023456fcbbb0, L_0000023456fdbab0, L_0000023456fdaa80, L_0000023456fdb420;
L_0000023456fbe0e0 .concat8 [ 4 4 0 0], LS_0000023456fbe0e0_0_0, LS_0000023456fbe0e0_0_4;
L_0000023456fbe2c0 .part L_0000023456fbe0e0, 7, 1;
S_0000023456f91f30 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcb210 .functor XOR 1, L_0000023456fbda00, L_0000023456fbecc0, C4<0>, C4<0>;
L_0000023456fca5d0 .functor XOR 1, L_0000023456fcb210, L_0000023456ff0430, C4<0>, C4<0>;
L_0000023456fcbad0 .functor AND 1, L_0000023456fbda00, L_0000023456fbecc0, C4<1>, C4<1>;
L_0000023456fcab10 .functor AND 1, L_0000023456fbda00, L_0000023456ff0430, C4<1>, C4<1>;
L_0000023456fcba60 .functor OR 1, L_0000023456fcbad0, L_0000023456fcab10, C4<0>, C4<0>;
L_0000023456fca1e0 .functor AND 1, L_0000023456fbecc0, L_0000023456ff0430, C4<1>, C4<1>;
L_0000023456fcb2f0 .functor OR 1, L_0000023456fcba60, L_0000023456fca1e0, C4<0>, C4<0>;
v0000023456f8b900_0 .net "Ain", 0 0, L_0000023456fbda00;  1 drivers
v0000023456f89e20_0 .net "Bin", 0 0, L_0000023456fbecc0;  1 drivers
v0000023456f8b9a0_0 .net "Cin", 0 0, L_0000023456ff0430;  alias, 1 drivers
v0000023456f89ec0_0 .net "Cout", 0 0, L_0000023456fcb2f0;  1 drivers
v0000023456f8bae0_0 .net "Sum", 0 0, L_0000023456fca5d0;  1 drivers
v0000023456f8bb80_0 .net *"_ivl_0", 0 0, L_0000023456fcb210;  1 drivers
v0000023456f89f60_0 .net *"_ivl_10", 0 0, L_0000023456fca1e0;  1 drivers
v0000023456f8a000_0 .net *"_ivl_4", 0 0, L_0000023456fcbad0;  1 drivers
v0000023456f8a280_0 .net *"_ivl_6", 0 0, L_0000023456fcab10;  1 drivers
v0000023456f8bc20_0 .net *"_ivl_8", 0 0, L_0000023456fcba60;  1 drivers
S_0000023456f91760 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcb360 .functor XOR 1, L_0000023456fbf120, L_0000023456fbd8c0, C4<0>, C4<0>;
L_0000023456fcb3d0 .functor XOR 1, L_0000023456fcb360, L_0000023456fbd960, C4<0>, C4<0>;
L_0000023456fcb4b0 .functor AND 1, L_0000023456fbf120, L_0000023456fbd8c0, C4<1>, C4<1>;
L_0000023456fcb520 .functor AND 1, L_0000023456fbf120, L_0000023456fbd960, C4<1>, C4<1>;
L_0000023456fcb600 .functor OR 1, L_0000023456fcb4b0, L_0000023456fcb520, C4<0>, C4<0>;
L_0000023456fcb6e0 .functor AND 1, L_0000023456fbd8c0, L_0000023456fbd960, C4<1>, C4<1>;
L_0000023456fcb7c0 .functor OR 1, L_0000023456fcb600, L_0000023456fcb6e0, C4<0>, C4<0>;
v0000023456f8bd60_0 .net "Ain", 0 0, L_0000023456fbf120;  1 drivers
v0000023456f8ab40_0 .net "Bin", 0 0, L_0000023456fbd8c0;  1 drivers
v0000023456f8ac80_0 .net "Cin", 0 0, L_0000023456fbd960;  1 drivers
v0000023456f8be00_0 .net "Cout", 0 0, L_0000023456fcb7c0;  1 drivers
v0000023456f8a140_0 .net "Sum", 0 0, L_0000023456fcb3d0;  1 drivers
v0000023456f8a460_0 .net *"_ivl_0", 0 0, L_0000023456fcb360;  1 drivers
v0000023456f8a640_0 .net *"_ivl_10", 0 0, L_0000023456fcb6e0;  1 drivers
v0000023456f8e7e0_0 .net *"_ivl_4", 0 0, L_0000023456fcb4b0;  1 drivers
v0000023456f8cc60_0 .net *"_ivl_6", 0 0, L_0000023456fcb520;  1 drivers
v0000023456f8d660_0 .net *"_ivl_8", 0 0, L_0000023456fcb600;  1 drivers
S_0000023456f90f90 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcb830 .functor XOR 1, L_0000023456fbddc0, L_0000023456fbdf00, C4<0>, C4<0>;
L_0000023456fca250 .functor XOR 1, L_0000023456fcb830, L_0000023456fbdaa0, C4<0>, C4<0>;
L_0000023456fca560 .functor AND 1, L_0000023456fbddc0, L_0000023456fbdf00, C4<1>, C4<1>;
L_0000023456fca9c0 .functor AND 1, L_0000023456fbddc0, L_0000023456fbdaa0, C4<1>, C4<1>;
L_0000023456fca640 .functor OR 1, L_0000023456fca560, L_0000023456fca9c0, C4<0>, C4<0>;
L_0000023456fca8e0 .functor AND 1, L_0000023456fbdf00, L_0000023456fbdaa0, C4<1>, C4<1>;
L_0000023456fca950 .functor OR 1, L_0000023456fca640, L_0000023456fca8e0, C4<0>, C4<0>;
v0000023456f8c940_0 .net "Ain", 0 0, L_0000023456fbddc0;  1 drivers
v0000023456f8e740_0 .net "Bin", 0 0, L_0000023456fbdf00;  1 drivers
v0000023456f8e060_0 .net "Cin", 0 0, L_0000023456fbdaa0;  1 drivers
v0000023456f8d8e0_0 .net "Cout", 0 0, L_0000023456fca950;  1 drivers
v0000023456f8e920_0 .net "Sum", 0 0, L_0000023456fca250;  1 drivers
v0000023456f8d480_0 .net *"_ivl_0", 0 0, L_0000023456fcb830;  1 drivers
v0000023456f8c300_0 .net *"_ivl_10", 0 0, L_0000023456fca8e0;  1 drivers
v0000023456f8d2a0_0 .net *"_ivl_4", 0 0, L_0000023456fca560;  1 drivers
v0000023456f8cb20_0 .net *"_ivl_6", 0 0, L_0000023456fca9c0;  1 drivers
v0000023456f8cd00_0 .net *"_ivl_8", 0 0, L_0000023456fca640;  1 drivers
S_0000023456f918f0 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcaa30 .functor XOR 1, L_0000023456fbef40, L_0000023456fbed60, C4<0>, C4<0>;
L_0000023456fcab80 .functor XOR 1, L_0000023456fcaa30, L_0000023456fbdd20, C4<0>, C4<0>;
L_0000023456fcabf0 .functor AND 1, L_0000023456fbef40, L_0000023456fbed60, C4<1>, C4<1>;
L_0000023456fcbfa0 .functor AND 1, L_0000023456fbef40, L_0000023456fbdd20, C4<1>, C4<1>;
L_0000023456fcc240 .functor OR 1, L_0000023456fcabf0, L_0000023456fcbfa0, C4<0>, C4<0>;
L_0000023456fcc080 .functor AND 1, L_0000023456fbed60, L_0000023456fbdd20, C4<1>, C4<1>;
L_0000023456fcbec0 .functor OR 1, L_0000023456fcc240, L_0000023456fcc080, C4<0>, C4<0>;
v0000023456f8ea60_0 .net "Ain", 0 0, L_0000023456fbef40;  1 drivers
v0000023456f8cbc0_0 .net "Bin", 0 0, L_0000023456fbed60;  1 drivers
v0000023456f8cda0_0 .net "Cin", 0 0, L_0000023456fbdd20;  1 drivers
v0000023456f8e420_0 .net "Cout", 0 0, L_0000023456fcbec0;  1 drivers
v0000023456f8e880_0 .net "Sum", 0 0, L_0000023456fcab80;  1 drivers
v0000023456f8e380_0 .net *"_ivl_0", 0 0, L_0000023456fcaa30;  1 drivers
v0000023456f8d5c0_0 .net *"_ivl_10", 0 0, L_0000023456fcc080;  1 drivers
v0000023456f8d700_0 .net *"_ivl_4", 0 0, L_0000023456fcabf0;  1 drivers
v0000023456f8e100_0 .net *"_ivl_6", 0 0, L_0000023456fcbfa0;  1 drivers
v0000023456f8d840_0 .net *"_ivl_8", 0 0, L_0000023456fcc240;  1 drivers
S_0000023456f90950 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcbf30 .functor XOR 1, L_0000023456fbdfa0, L_0000023456fbf8a0, C4<0>, C4<0>;
L_0000023456fcc160 .functor XOR 1, L_0000023456fcbf30, L_0000023456fbd5a0, C4<0>, C4<0>;
L_0000023456fcbde0 .functor AND 1, L_0000023456fbdfa0, L_0000023456fbf8a0, C4<1>, C4<1>;
L_0000023456fcbc20 .functor AND 1, L_0000023456fbdfa0, L_0000023456fbd5a0, C4<1>, C4<1>;
L_0000023456fcbe50 .functor OR 1, L_0000023456fcbde0, L_0000023456fcbc20, C4<0>, C4<0>;
L_0000023456fcc2b0 .functor AND 1, L_0000023456fbf8a0, L_0000023456fbd5a0, C4<1>, C4<1>;
L_0000023456fcbbb0 .functor OR 1, L_0000023456fcbe50, L_0000023456fcc2b0, C4<0>, C4<0>;
v0000023456f8c3a0_0 .net "Ain", 0 0, L_0000023456fbdfa0;  1 drivers
v0000023456f8d520_0 .net "Bin", 0 0, L_0000023456fbf8a0;  1 drivers
v0000023456f8d200_0 .net "Cin", 0 0, L_0000023456fbd5a0;  1 drivers
v0000023456f8da20_0 .net "Cout", 0 0, L_0000023456fcbbb0;  1 drivers
v0000023456f8c800_0 .net "Sum", 0 0, L_0000023456fcc160;  1 drivers
v0000023456f8e6a0_0 .net *"_ivl_0", 0 0, L_0000023456fcbf30;  1 drivers
v0000023456f8d3e0_0 .net *"_ivl_10", 0 0, L_0000023456fcc2b0;  1 drivers
v0000023456f8ce40_0 .net *"_ivl_4", 0 0, L_0000023456fcbde0;  1 drivers
v0000023456f8cee0_0 .net *"_ivl_6", 0 0, L_0000023456fcbc20;  1 drivers
v0000023456f8de80_0 .net *"_ivl_8", 0 0, L_0000023456fcbe50;  1 drivers
S_0000023456f904a0 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fcbd70 .functor XOR 1, L_0000023456fbf620, L_0000023456fbec20, C4<0>, C4<0>;
L_0000023456fcbc90 .functor XOR 1, L_0000023456fcbd70, L_0000023456fbe360, C4<0>, C4<0>;
L_0000023456fcc1d0 .functor AND 1, L_0000023456fbf620, L_0000023456fbec20, C4<1>, C4<1>;
L_0000023456fcc010 .functor AND 1, L_0000023456fbf620, L_0000023456fbe360, C4<1>, C4<1>;
L_0000023456fcc0f0 .functor OR 1, L_0000023456fcc1d0, L_0000023456fcc010, C4<0>, C4<0>;
L_0000023456fcbd00 .functor AND 1, L_0000023456fbec20, L_0000023456fbe360, C4<1>, C4<1>;
L_0000023456fdbab0 .functor OR 1, L_0000023456fcc0f0, L_0000023456fcbd00, C4<0>, C4<0>;
v0000023456f8d020_0 .net "Ain", 0 0, L_0000023456fbf620;  1 drivers
v0000023456f8d7a0_0 .net "Bin", 0 0, L_0000023456fbec20;  1 drivers
v0000023456f8dac0_0 .net "Cin", 0 0, L_0000023456fbe360;  1 drivers
v0000023456f8e9c0_0 .net "Cout", 0 0, L_0000023456fdbab0;  1 drivers
v0000023456f8d980_0 .net "Sum", 0 0, L_0000023456fcbc90;  1 drivers
v0000023456f8cf80_0 .net *"_ivl_0", 0 0, L_0000023456fcbd70;  1 drivers
v0000023456f8d0c0_0 .net *"_ivl_10", 0 0, L_0000023456fcbd00;  1 drivers
v0000023456f8db60_0 .net *"_ivl_4", 0 0, L_0000023456fcc1d0;  1 drivers
v0000023456f8d340_0 .net *"_ivl_6", 0 0, L_0000023456fcc010;  1 drivers
v0000023456f8d160_0 .net *"_ivl_8", 0 0, L_0000023456fcc0f0;  1 drivers
S_0000023456f90ae0 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdabd0 .functor XOR 1, L_0000023456fbd640, L_0000023456fbd6e0, C4<0>, C4<0>;
L_0000023456fdb3b0 .functor XOR 1, L_0000023456fdabd0, L_0000023456fbde60, C4<0>, C4<0>;
L_0000023456fdad20 .functor AND 1, L_0000023456fbd640, L_0000023456fbd6e0, C4<1>, C4<1>;
L_0000023456fdb340 .functor AND 1, L_0000023456fbd640, L_0000023456fbde60, C4<1>, C4<1>;
L_0000023456fdac40 .functor OR 1, L_0000023456fdad20, L_0000023456fdb340, C4<0>, C4<0>;
L_0000023456fdb0a0 .functor AND 1, L_0000023456fbd6e0, L_0000023456fbde60, C4<1>, C4<1>;
L_0000023456fdaa80 .functor OR 1, L_0000023456fdac40, L_0000023456fdb0a0, C4<0>, C4<0>;
v0000023456f8c4e0_0 .net "Ain", 0 0, L_0000023456fbd640;  1 drivers
v0000023456f8dc00_0 .net "Bin", 0 0, L_0000023456fbd6e0;  1 drivers
v0000023456f8e2e0_0 .net "Cin", 0 0, L_0000023456fbde60;  1 drivers
v0000023456f8dca0_0 .net "Cout", 0 0, L_0000023456fdaa80;  1 drivers
v0000023456f8c580_0 .net "Sum", 0 0, L_0000023456fdb3b0;  1 drivers
v0000023456f8dde0_0 .net *"_ivl_0", 0 0, L_0000023456fdabd0;  1 drivers
v0000023456f8c9e0_0 .net *"_ivl_10", 0 0, L_0000023456fdb0a0;  1 drivers
v0000023456f8e1a0_0 .net *"_ivl_4", 0 0, L_0000023456fdad20;  1 drivers
v0000023456f8c620_0 .net *"_ivl_6", 0 0, L_0000023456fdb340;  1 drivers
v0000023456f8dd40_0 .net *"_ivl_8", 0 0, L_0000023456fdac40;  1 drivers
S_0000023456f907c0 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456f91440;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fda8c0 .functor XOR 1, L_0000023456fbe680, L_0000023456fbe040, C4<0>, C4<0>;
L_0000023456fdbf80 .functor XOR 1, L_0000023456fda8c0, L_0000023456fbe180, C4<0>, C4<0>;
L_0000023456fdbdc0 .functor AND 1, L_0000023456fbe680, L_0000023456fbe040, C4<1>, C4<1>;
L_0000023456fdb650 .functor AND 1, L_0000023456fbe680, L_0000023456fbe180, C4<1>, C4<1>;
L_0000023456fdb570 .functor OR 1, L_0000023456fdbdc0, L_0000023456fdb650, C4<0>, C4<0>;
L_0000023456fdb6c0 .functor AND 1, L_0000023456fbe040, L_0000023456fbe180, C4<1>, C4<1>;
L_0000023456fdb420 .functor OR 1, L_0000023456fdb570, L_0000023456fdb6c0, C4<0>, C4<0>;
v0000023456f8e4c0_0 .net "Ain", 0 0, L_0000023456fbe680;  1 drivers
v0000023456f8df20_0 .net "Bin", 0 0, L_0000023456fbe040;  1 drivers
v0000023456f8e560_0 .net "Cin", 0 0, L_0000023456fbe180;  1 drivers
v0000023456f8dfc0_0 .net "Cout", 0 0, L_0000023456fdb420;  1 drivers
v0000023456f8e240_0 .net "Sum", 0 0, L_0000023456fdbf80;  1 drivers
v0000023456f8e600_0 .net *"_ivl_0", 0 0, L_0000023456fda8c0;  1 drivers
v0000023456f8c440_0 .net *"_ivl_10", 0 0, L_0000023456fdb6c0;  1 drivers
v0000023456f8c6c0_0 .net *"_ivl_4", 0 0, L_0000023456fdbdc0;  1 drivers
v0000023456f8c760_0 .net *"_ivl_6", 0 0, L_0000023456fdb650;  1 drivers
v0000023456f8c8a0_0 .net *"_ivl_8", 0 0, L_0000023456fdb570;  1 drivers
S_0000023456f90c70 .scope module, "addUnit_3" "adder_8bit" 10 31, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f98a50_0 .net "Ain", 7 0, L_0000023456fbd500;  1 drivers
v0000023456f99810_0 .net "Bin", 7 0, v0000023456fa3510_0;  1 drivers
L_0000023456ff0478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456f98e10_0 .net "Cin", 0 0, L_0000023456ff0478;  1 drivers
v0000023456f97d30_0 .net "Cout", 0 0, L_0000023456fbfb20;  1 drivers
v0000023456f98910_0 .net "Sum", 7 0, L_0000023456fbe9a0;  alias, 1 drivers
v0000023456f98410_0 .net "carry", 7 0, L_0000023456fbf6c0;  1 drivers
L_0000023456fbf260 .part L_0000023456fbd500, 0, 1;
L_0000023456fbe5e0 .part v0000023456fa3510_0, 0, 1;
L_0000023456fbd820 .part L_0000023456fbd500, 1, 1;
L_0000023456fbf300 .part v0000023456fa3510_0, 1, 1;
L_0000023456fbefe0 .part L_0000023456fbf6c0, 0, 1;
L_0000023456fbfa80 .part L_0000023456fbd500, 2, 1;
L_0000023456fbf080 .part v0000023456fa3510_0, 2, 1;
L_0000023456fbd780 .part L_0000023456fbf6c0, 1, 1;
L_0000023456fbe860 .part L_0000023456fbd500, 3, 1;
L_0000023456fbeae0 .part v0000023456fa3510_0, 3, 1;
L_0000023456fbf4e0 .part L_0000023456fbf6c0, 2, 1;
L_0000023456fbf760 .part L_0000023456fbd500, 4, 1;
L_0000023456fbe220 .part v0000023456fa3510_0, 4, 1;
L_0000023456fbf940 .part L_0000023456fbf6c0, 3, 1;
L_0000023456fbf1c0 .part L_0000023456fbd500, 5, 1;
L_0000023456fbf9e0 .part v0000023456fa3510_0, 5, 1;
L_0000023456fbf580 .part L_0000023456fbf6c0, 4, 1;
L_0000023456fbe540 .part L_0000023456fbd500, 6, 1;
L_0000023456fbd3c0 .part v0000023456fa3510_0, 6, 1;
L_0000023456fbe7c0 .part L_0000023456fbf6c0, 5, 1;
L_0000023456fbe400 .part L_0000023456fbd500, 7, 1;
L_0000023456fbe4a0 .part v0000023456fa3510_0, 7, 1;
L_0000023456fbf3a0 .part L_0000023456fbf6c0, 6, 1;
LS_0000023456fbe9a0_0_0 .concat8 [ 1 1 1 1], L_0000023456fda3f0, L_0000023456fda540, L_0000023456fda460, L_0000023456fda7e0;
LS_0000023456fbe9a0_0_4 .concat8 [ 1 1 1 1], L_0000023456fdb500, L_0000023456fdb880, L_0000023456fdbc00, L_0000023456fdd9c0;
L_0000023456fbe9a0 .concat8 [ 4 4 0 0], LS_0000023456fbe9a0_0_0, LS_0000023456fbe9a0_0_4;
LS_0000023456fbf6c0_0_0 .concat8 [ 1 1 1 1], L_0000023456fdb180, L_0000023456fdad90, L_0000023456fdaf50, L_0000023456fdafc0;
LS_0000023456fbf6c0_0_4 .concat8 [ 1 1 1 1], L_0000023456fdb1f0, L_0000023456fdb5e0, L_0000023456fda770, L_0000023456fdcd10;
L_0000023456fbf6c0 .concat8 [ 4 4 0 0], LS_0000023456fbf6c0_0_0, LS_0000023456fbf6c0_0_4;
L_0000023456fbfb20 .part L_0000023456fbf6c0, 7, 1;
S_0000023456f90e00 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdb110 .functor XOR 1, L_0000023456fbf260, L_0000023456fbe5e0, C4<0>, C4<0>;
L_0000023456fda3f0 .functor XOR 1, L_0000023456fdb110, L_0000023456ff0478, C4<0>, C4<0>;
L_0000023456fdae70 .functor AND 1, L_0000023456fbf260, L_0000023456fbe5e0, C4<1>, C4<1>;
L_0000023456fdb810 .functor AND 1, L_0000023456fbf260, L_0000023456ff0478, C4<1>, C4<1>;
L_0000023456fdb490 .functor OR 1, L_0000023456fdae70, L_0000023456fdb810, C4<0>, C4<0>;
L_0000023456fdacb0 .functor AND 1, L_0000023456fbe5e0, L_0000023456ff0478, C4<1>, C4<1>;
L_0000023456fdb180 .functor OR 1, L_0000023456fdb490, L_0000023456fdacb0, C4<0>, C4<0>;
v0000023456f8eec0_0 .net "Ain", 0 0, L_0000023456fbf260;  1 drivers
v0000023456f8f0a0_0 .net "Bin", 0 0, L_0000023456fbe5e0;  1 drivers
v0000023456f8f140_0 .net "Cin", 0 0, L_0000023456ff0478;  alias, 1 drivers
v0000023456f8f1e0_0 .net "Cout", 0 0, L_0000023456fdb180;  1 drivers
v0000023456f8eb00_0 .net "Sum", 0 0, L_0000023456fda3f0;  1 drivers
v0000023456f8ece0_0 .net *"_ivl_0", 0 0, L_0000023456fdb110;  1 drivers
v0000023456f8eba0_0 .net *"_ivl_10", 0 0, L_0000023456fdacb0;  1 drivers
v0000023456f96bb0_0 .net *"_ivl_4", 0 0, L_0000023456fdae70;  1 drivers
v0000023456f971f0_0 .net *"_ivl_6", 0 0, L_0000023456fdb810;  1 drivers
v0000023456f95cb0_0 .net *"_ivl_8", 0 0, L_0000023456fdb490;  1 drivers
S_0000023456f91120 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdb9d0 .functor XOR 1, L_0000023456fbd820, L_0000023456fbf300, C4<0>, C4<0>;
L_0000023456fda540 .functor XOR 1, L_0000023456fdb9d0, L_0000023456fbefe0, C4<0>, C4<0>;
L_0000023456fda9a0 .functor AND 1, L_0000023456fbd820, L_0000023456fbf300, C4<1>, C4<1>;
L_0000023456fdb730 .functor AND 1, L_0000023456fbd820, L_0000023456fbefe0, C4<1>, C4<1>;
L_0000023456fdb260 .functor OR 1, L_0000023456fda9a0, L_0000023456fdb730, C4<0>, C4<0>;
L_0000023456fda5b0 .functor AND 1, L_0000023456fbf300, L_0000023456fbefe0, C4<1>, C4<1>;
L_0000023456fdad90 .functor OR 1, L_0000023456fdb260, L_0000023456fda5b0, C4<0>, C4<0>;
v0000023456f94c70_0 .net "Ain", 0 0, L_0000023456fbd820;  1 drivers
v0000023456f95df0_0 .net "Bin", 0 0, L_0000023456fbf300;  1 drivers
v0000023456f97150_0 .net "Cin", 0 0, L_0000023456fbefe0;  1 drivers
v0000023456f95170_0 .net "Cout", 0 0, L_0000023456fdad90;  1 drivers
v0000023456f96ed0_0 .net "Sum", 0 0, L_0000023456fda540;  1 drivers
v0000023456f96f70_0 .net *"_ivl_0", 0 0, L_0000023456fdb9d0;  1 drivers
v0000023456f94d10_0 .net *"_ivl_10", 0 0, L_0000023456fda5b0;  1 drivers
v0000023456f96cf0_0 .net *"_ivl_4", 0 0, L_0000023456fda9a0;  1 drivers
v0000023456f97010_0 .net *"_ivl_6", 0 0, L_0000023456fdb730;  1 drivers
v0000023456f961b0_0 .net *"_ivl_8", 0 0, L_0000023456fdb260;  1 drivers
S_0000023456f90310 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdae00 .functor XOR 1, L_0000023456fbfa80, L_0000023456fbf080, C4<0>, C4<0>;
L_0000023456fda460 .functor XOR 1, L_0000023456fdae00, L_0000023456fbd780, C4<0>, C4<0>;
L_0000023456fdaee0 .functor AND 1, L_0000023456fbfa80, L_0000023456fbf080, C4<1>, C4<1>;
L_0000023456fdbe30 .functor AND 1, L_0000023456fbfa80, L_0000023456fbd780, C4<1>, C4<1>;
L_0000023456fda620 .functor OR 1, L_0000023456fdaee0, L_0000023456fdbe30, C4<0>, C4<0>;
L_0000023456fdba40 .functor AND 1, L_0000023456fbf080, L_0000023456fbd780, C4<1>, C4<1>;
L_0000023456fdaf50 .functor OR 1, L_0000023456fda620, L_0000023456fdba40, C4<0>, C4<0>;
v0000023456f96930_0 .net "Ain", 0 0, L_0000023456fbfa80;  1 drivers
v0000023456f970b0_0 .net "Bin", 0 0, L_0000023456fbf080;  1 drivers
v0000023456f967f0_0 .net "Cin", 0 0, L_0000023456fbd780;  1 drivers
v0000023456f94b30_0 .net "Cout", 0 0, L_0000023456fdaf50;  1 drivers
v0000023456f969d0_0 .net "Sum", 0 0, L_0000023456fda460;  1 drivers
v0000023456f95f30_0 .net *"_ivl_0", 0 0, L_0000023456fdae00;  1 drivers
v0000023456f95d50_0 .net *"_ivl_10", 0 0, L_0000023456fdba40;  1 drivers
v0000023456f95030_0 .net *"_ivl_4", 0 0, L_0000023456fdaee0;  1 drivers
v0000023456f950d0_0 .net *"_ivl_6", 0 0, L_0000023456fdbe30;  1 drivers
v0000023456f96250_0 .net *"_ivl_8", 0 0, L_0000023456fda620;  1 drivers
S_0000023456f90630 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdb7a0 .functor XOR 1, L_0000023456fbe860, L_0000023456fbeae0, C4<0>, C4<0>;
L_0000023456fda7e0 .functor XOR 1, L_0000023456fdb7a0, L_0000023456fbf4e0, C4<0>, C4<0>;
L_0000023456fda4d0 .functor AND 1, L_0000023456fbe860, L_0000023456fbeae0, C4<1>, C4<1>;
L_0000023456fdab60 .functor AND 1, L_0000023456fbe860, L_0000023456fbf4e0, C4<1>, C4<1>;
L_0000023456fda690 .functor OR 1, L_0000023456fda4d0, L_0000023456fdab60, C4<0>, C4<0>;
L_0000023456fdb960 .functor AND 1, L_0000023456fbeae0, L_0000023456fbf4e0, C4<1>, C4<1>;
L_0000023456fdafc0 .functor OR 1, L_0000023456fda690, L_0000023456fdb960, C4<0>, C4<0>;
v0000023456f97290_0 .net "Ain", 0 0, L_0000023456fbe860;  1 drivers
v0000023456f94bd0_0 .net "Bin", 0 0, L_0000023456fbeae0;  1 drivers
v0000023456f95210_0 .net "Cin", 0 0, L_0000023456fbf4e0;  1 drivers
v0000023456f95710_0 .net "Cout", 0 0, L_0000023456fdafc0;  1 drivers
v0000023456f94db0_0 .net "Sum", 0 0, L_0000023456fda7e0;  1 drivers
v0000023456f96110_0 .net *"_ivl_0", 0 0, L_0000023456fdb7a0;  1 drivers
v0000023456f94ef0_0 .net *"_ivl_10", 0 0, L_0000023456fdb960;  1 drivers
v0000023456f95e90_0 .net *"_ivl_4", 0 0, L_0000023456fda4d0;  1 drivers
v0000023456f962f0_0 .net *"_ivl_6", 0 0, L_0000023456fdab60;  1 drivers
v0000023456f96610_0 .net *"_ivl_8", 0 0, L_0000023456fda690;  1 drivers
S_0000023456f912b0 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdb030 .functor XOR 1, L_0000023456fbf760, L_0000023456fbe220, C4<0>, C4<0>;
L_0000023456fdb500 .functor XOR 1, L_0000023456fdb030, L_0000023456fbf940, C4<0>, C4<0>;
L_0000023456fdbb20 .functor AND 1, L_0000023456fbf760, L_0000023456fbe220, C4<1>, C4<1>;
L_0000023456fda930 .functor AND 1, L_0000023456fbf760, L_0000023456fbf940, C4<1>, C4<1>;
L_0000023456fdaa10 .functor OR 1, L_0000023456fdbb20, L_0000023456fda930, C4<0>, C4<0>;
L_0000023456fdbf10 .functor AND 1, L_0000023456fbe220, L_0000023456fbf940, C4<1>, C4<1>;
L_0000023456fdb1f0 .functor OR 1, L_0000023456fdaa10, L_0000023456fdbf10, C4<0>, C4<0>;
v0000023456f94e50_0 .net "Ain", 0 0, L_0000023456fbf760;  1 drivers
v0000023456f95fd0_0 .net "Bin", 0 0, L_0000023456fbe220;  1 drivers
v0000023456f94f90_0 .net "Cin", 0 0, L_0000023456fbf940;  1 drivers
v0000023456f96390_0 .net "Cout", 0 0, L_0000023456fdb1f0;  1 drivers
v0000023456f952b0_0 .net "Sum", 0 0, L_0000023456fdb500;  1 drivers
v0000023456f96430_0 .net *"_ivl_0", 0 0, L_0000023456fdb030;  1 drivers
v0000023456f96b10_0 .net *"_ivl_10", 0 0, L_0000023456fdbf10;  1 drivers
v0000023456f95670_0 .net *"_ivl_4", 0 0, L_0000023456fdbb20;  1 drivers
v0000023456f95350_0 .net *"_ivl_6", 0 0, L_0000023456fda930;  1 drivers
v0000023456f953f0_0 .net *"_ivl_8", 0 0, L_0000023456fdaa10;  1 drivers
S_0000023456f915d0 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdbea0 .functor XOR 1, L_0000023456fbf1c0, L_0000023456fbf9e0, C4<0>, C4<0>;
L_0000023456fdb880 .functor XOR 1, L_0000023456fdbea0, L_0000023456fbf580, C4<0>, C4<0>;
L_0000023456fdbd50 .functor AND 1, L_0000023456fbf1c0, L_0000023456fbf9e0, C4<1>, C4<1>;
L_0000023456fda850 .functor AND 1, L_0000023456fbf1c0, L_0000023456fbf580, C4<1>, C4<1>;
L_0000023456fdb8f0 .functor OR 1, L_0000023456fdbd50, L_0000023456fda850, C4<0>, C4<0>;
L_0000023456fdb2d0 .functor AND 1, L_0000023456fbf9e0, L_0000023456fbf580, C4<1>, C4<1>;
L_0000023456fdb5e0 .functor OR 1, L_0000023456fdb8f0, L_0000023456fdb2d0, C4<0>, C4<0>;
v0000023456f95490_0 .net "Ain", 0 0, L_0000023456fbf1c0;  1 drivers
v0000023456f96070_0 .net "Bin", 0 0, L_0000023456fbf9e0;  1 drivers
v0000023456f96570_0 .net "Cin", 0 0, L_0000023456fbf580;  1 drivers
v0000023456f95530_0 .net "Cout", 0 0, L_0000023456fdb5e0;  1 drivers
v0000023456f964d0_0 .net "Sum", 0 0, L_0000023456fdb880;  1 drivers
v0000023456f966b0_0 .net *"_ivl_0", 0 0, L_0000023456fdbea0;  1 drivers
v0000023456f955d0_0 .net *"_ivl_10", 0 0, L_0000023456fdb2d0;  1 drivers
v0000023456f957b0_0 .net *"_ivl_4", 0 0, L_0000023456fdbd50;  1 drivers
v0000023456f96750_0 .net *"_ivl_6", 0 0, L_0000023456fda850;  1 drivers
v0000023456f96890_0 .net *"_ivl_8", 0 0, L_0000023456fdb8f0;  1 drivers
S_0000023456f91a80 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdbb90 .functor XOR 1, L_0000023456fbe540, L_0000023456fbd3c0, C4<0>, C4<0>;
L_0000023456fdbc00 .functor XOR 1, L_0000023456fdbb90, L_0000023456fbe7c0, C4<0>, C4<0>;
L_0000023456fdbc70 .functor AND 1, L_0000023456fbe540, L_0000023456fbd3c0, C4<1>, C4<1>;
L_0000023456fdbce0 .functor AND 1, L_0000023456fbe540, L_0000023456fbe7c0, C4<1>, C4<1>;
L_0000023456fda700 .functor OR 1, L_0000023456fdbc70, L_0000023456fdbce0, C4<0>, C4<0>;
L_0000023456fdaaf0 .functor AND 1, L_0000023456fbd3c0, L_0000023456fbe7c0, C4<1>, C4<1>;
L_0000023456fda770 .functor OR 1, L_0000023456fda700, L_0000023456fdaaf0, C4<0>, C4<0>;
v0000023456f96a70_0 .net "Ain", 0 0, L_0000023456fbe540;  1 drivers
v0000023456f95850_0 .net "Bin", 0 0, L_0000023456fbd3c0;  1 drivers
v0000023456f958f0_0 .net "Cin", 0 0, L_0000023456fbe7c0;  1 drivers
v0000023456f96c50_0 .net "Cout", 0 0, L_0000023456fda770;  1 drivers
v0000023456f95990_0 .net "Sum", 0 0, L_0000023456fdbc00;  1 drivers
v0000023456f96d90_0 .net *"_ivl_0", 0 0, L_0000023456fdbb90;  1 drivers
v0000023456f95a30_0 .net *"_ivl_10", 0 0, L_0000023456fdaaf0;  1 drivers
v0000023456f96e30_0 .net *"_ivl_4", 0 0, L_0000023456fdbc70;  1 drivers
v0000023456f95ad0_0 .net *"_ivl_6", 0 0, L_0000023456fdbce0;  1 drivers
v0000023456f95b70_0 .net *"_ivl_8", 0 0, L_0000023456fda700;  1 drivers
S_0000023456f91c10 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456f90c70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fddb80 .functor XOR 1, L_0000023456fbe400, L_0000023456fbe4a0, C4<0>, C4<0>;
L_0000023456fdd9c0 .functor XOR 1, L_0000023456fddb80, L_0000023456fbf3a0, C4<0>, C4<0>;
L_0000023456fdd250 .functor AND 1, L_0000023456fbe400, L_0000023456fbe4a0, C4<1>, C4<1>;
L_0000023456fdd950 .functor AND 1, L_0000023456fbe400, L_0000023456fbf3a0, C4<1>, C4<1>;
L_0000023456fdd2c0 .functor OR 1, L_0000023456fdd250, L_0000023456fdd950, C4<0>, C4<0>;
L_0000023456fdd330 .functor AND 1, L_0000023456fbe4a0, L_0000023456fbf3a0, C4<1>, C4<1>;
L_0000023456fdcd10 .functor OR 1, L_0000023456fdd2c0, L_0000023456fdd330, C4<0>, C4<0>;
v0000023456f95c10_0 .net "Ain", 0 0, L_0000023456fbe400;  1 drivers
v0000023456f98230_0 .net "Bin", 0 0, L_0000023456fbe4a0;  1 drivers
v0000023456f98af0_0 .net "Cin", 0 0, L_0000023456fbf3a0;  1 drivers
v0000023456f98ff0_0 .net "Cout", 0 0, L_0000023456fdcd10;  1 drivers
v0000023456f98050_0 .net "Sum", 0 0, L_0000023456fdd9c0;  1 drivers
v0000023456f987d0_0 .net *"_ivl_0", 0 0, L_0000023456fddb80;  1 drivers
v0000023456f98b90_0 .net *"_ivl_10", 0 0, L_0000023456fdd330;  1 drivers
v0000023456f99950_0 .net *"_ivl_4", 0 0, L_0000023456fdd250;  1 drivers
v0000023456f97dd0_0 .net *"_ivl_6", 0 0, L_0000023456fdd950;  1 drivers
v0000023456f97fb0_0 .net *"_ivl_8", 0 0, L_0000023456fdd2c0;  1 drivers
S_0000023456f920c0 .scope module, "addUnit_4" "adder_8bit" 10 32, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f92d30_0 .net "Ain", 7 0, L_0000023456fbfbc0;  1 drivers
v0000023456f93050_0 .net "Bin", 7 0, v0000023456fa29d0_0;  1 drivers
L_0000023456ff04c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456f93730_0 .net "Cin", 0 0, L_0000023456ff04c0;  1 drivers
v0000023456f94630_0 .net "Cout", 0 0, L_0000023456fc20a0;  1 drivers
v0000023456f92a10_0 .net "Sum", 7 0, L_0000023456fc0480;  alias, 1 drivers
v0000023456f92b50_0 .net "carry", 7 0, L_0000023456fc0840;  1 drivers
L_0000023456fc0020 .part L_0000023456fbfbc0, 0, 1;
L_0000023456fc1560 .part v0000023456fa29d0_0, 0, 1;
L_0000023456fc0520 .part L_0000023456fbfbc0, 1, 1;
L_0000023456fc1ba0 .part v0000023456fa29d0_0, 1, 1;
L_0000023456fc0200 .part L_0000023456fc0840, 0, 1;
L_0000023456fc2000 .part L_0000023456fbfbc0, 2, 1;
L_0000023456fbfd00 .part v0000023456fa29d0_0, 2, 1;
L_0000023456fc2280 .part L_0000023456fc0840, 1, 1;
L_0000023456fc1740 .part L_0000023456fbfbc0, 3, 1;
L_0000023456fc0e80 .part v0000023456fa29d0_0, 3, 1;
L_0000023456fc1b00 .part L_0000023456fc0840, 2, 1;
L_0000023456fc16a0 .part L_0000023456fbfbc0, 4, 1;
L_0000023456fc1f60 .part v0000023456fa29d0_0, 4, 1;
L_0000023456fc17e0 .part L_0000023456fc0840, 3, 1;
L_0000023456fbfda0 .part L_0000023456fbfbc0, 5, 1;
L_0000023456fc0340 .part v0000023456fa29d0_0, 5, 1;
L_0000023456fc05c0 .part L_0000023456fc0840, 4, 1;
L_0000023456fc02a0 .part L_0000023456fbfbc0, 6, 1;
L_0000023456fc0660 .part v0000023456fa29d0_0, 6, 1;
L_0000023456fc0700 .part L_0000023456fc0840, 5, 1;
L_0000023456fc1600 .part L_0000023456fbfbc0, 7, 1;
L_0000023456fc03e0 .part v0000023456fa29d0_0, 7, 1;
L_0000023456fc07a0 .part L_0000023456fc0840, 6, 1;
LS_0000023456fc0480_0_0 .concat8 [ 1 1 1 1], L_0000023456fdd8e0, L_0000023456fdcf40, L_0000023456fdcd80, L_0000023456fddaa0;
LS_0000023456fc0480_0_4 .concat8 [ 1 1 1 1], L_0000023456fdd4f0, L_0000023456fdc920, L_0000023456fdca00, L_0000023456fdd1e0;
L_0000023456fc0480 .concat8 [ 4 4 0 0], LS_0000023456fc0480_0_0, LS_0000023456fc0480_0_4;
LS_0000023456fc0840_0_0 .concat8 [ 1 1 1 1], L_0000023456fdc8b0, L_0000023456fdd640, L_0000023456fdda30, L_0000023456fdd480;
LS_0000023456fc0840_0_4 .concat8 [ 1 1 1 1], L_0000023456fdd020, L_0000023456fdc300, L_0000023456fdd720, L_0000023456fdd800;
L_0000023456fc0840 .concat8 [ 4 4 0 0], LS_0000023456fc0840_0_0, LS_0000023456fc0840_0_4;
L_0000023456fc20a0 .part L_0000023456fc0840, 7, 1;
S_0000023456f91da0 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdd3a0 .functor XOR 1, L_0000023456fc0020, L_0000023456fc1560, C4<0>, C4<0>;
L_0000023456fdd8e0 .functor XOR 1, L_0000023456fdd3a0, L_0000023456ff04c0, C4<0>, C4<0>;
L_0000023456fdc840 .functor AND 1, L_0000023456fc0020, L_0000023456fc1560, C4<1>, C4<1>;
L_0000023456fddb10 .functor AND 1, L_0000023456fc0020, L_0000023456ff04c0, C4<1>, C4<1>;
L_0000023456fdd870 .functor OR 1, L_0000023456fdc840, L_0000023456fddb10, C4<0>, C4<0>;
L_0000023456fdd410 .functor AND 1, L_0000023456fc1560, L_0000023456ff04c0, C4<1>, C4<1>;
L_0000023456fdc8b0 .functor OR 1, L_0000023456fdd870, L_0000023456fdd410, C4<0>, C4<0>;
v0000023456f973d0_0 .net "Ain", 0 0, L_0000023456fc0020;  1 drivers
v0000023456f98eb0_0 .net "Bin", 0 0, L_0000023456fc1560;  1 drivers
v0000023456f98870_0 .net "Cin", 0 0, L_0000023456ff04c0;  alias, 1 drivers
v0000023456f998b0_0 .net "Cout", 0 0, L_0000023456fdc8b0;  1 drivers
v0000023456f991d0_0 .net "Sum", 0 0, L_0000023456fdd8e0;  1 drivers
v0000023456f99310_0 .net *"_ivl_0", 0 0, L_0000023456fdd3a0;  1 drivers
v0000023456f97970_0 .net *"_ivl_10", 0 0, L_0000023456fdd410;  1 drivers
v0000023456f97c90_0 .net *"_ivl_4", 0 0, L_0000023456fdc840;  1 drivers
v0000023456f982d0_0 .net *"_ivl_6", 0 0, L_0000023456fddb10;  1 drivers
v0000023456f97e70_0 .net *"_ivl_8", 0 0, L_0000023456fdd870;  1 drivers
S_0000023456f9b2d0 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdcdf0 .functor XOR 1, L_0000023456fc0520, L_0000023456fc1ba0, C4<0>, C4<0>;
L_0000023456fdcf40 .functor XOR 1, L_0000023456fdcdf0, L_0000023456fc0200, C4<0>, C4<0>;
L_0000023456fdc530 .functor AND 1, L_0000023456fc0520, L_0000023456fc1ba0, C4<1>, C4<1>;
L_0000023456fdc7d0 .functor AND 1, L_0000023456fc0520, L_0000023456fc0200, C4<1>, C4<1>;
L_0000023456fdc3e0 .functor OR 1, L_0000023456fdc530, L_0000023456fdc7d0, C4<0>, C4<0>;
L_0000023456fdc060 .functor AND 1, L_0000023456fc1ba0, L_0000023456fc0200, C4<1>, C4<1>;
L_0000023456fdd640 .functor OR 1, L_0000023456fdc3e0, L_0000023456fdc060, C4<0>, C4<0>;
v0000023456f98550_0 .net "Ain", 0 0, L_0000023456fc0520;  1 drivers
v0000023456f989b0_0 .net "Bin", 0 0, L_0000023456fc1ba0;  1 drivers
v0000023456f99270_0 .net "Cin", 0 0, L_0000023456fc0200;  1 drivers
v0000023456f97f10_0 .net "Cout", 0 0, L_0000023456fdd640;  1 drivers
v0000023456f999f0_0 .net "Sum", 0 0, L_0000023456fdcf40;  1 drivers
v0000023456f980f0_0 .net *"_ivl_0", 0 0, L_0000023456fdcdf0;  1 drivers
v0000023456f984b0_0 .net *"_ivl_10", 0 0, L_0000023456fdc060;  1 drivers
v0000023456f99630_0 .net *"_ivl_4", 0 0, L_0000023456fdc530;  1 drivers
v0000023456f99a90_0 .net *"_ivl_6", 0 0, L_0000023456fdc7d0;  1 drivers
v0000023456f985f0_0 .net *"_ivl_8", 0 0, L_0000023456fdc3e0;  1 drivers
S_0000023456f9a970 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdcca0 .functor XOR 1, L_0000023456fc2000, L_0000023456fbfd00, C4<0>, C4<0>;
L_0000023456fdcd80 .functor XOR 1, L_0000023456fdcca0, L_0000023456fc2280, C4<0>, C4<0>;
L_0000023456fdce60 .functor AND 1, L_0000023456fc2000, L_0000023456fbfd00, C4<1>, C4<1>;
L_0000023456fdcb50 .functor AND 1, L_0000023456fc2000, L_0000023456fc2280, C4<1>, C4<1>;
L_0000023456fdd100 .functor OR 1, L_0000023456fdce60, L_0000023456fdcb50, C4<0>, C4<0>;
L_0000023456fdd6b0 .functor AND 1, L_0000023456fbfd00, L_0000023456fc2280, C4<1>, C4<1>;
L_0000023456fdda30 .functor OR 1, L_0000023456fdd100, L_0000023456fdd6b0, C4<0>, C4<0>;
v0000023456f98190_0 .net "Ain", 0 0, L_0000023456fc2000;  1 drivers
v0000023456f978d0_0 .net "Bin", 0 0, L_0000023456fbfd00;  1 drivers
v0000023456f97bf0_0 .net "Cin", 0 0, L_0000023456fc2280;  1 drivers
v0000023456f97a10_0 .net "Cout", 0 0, L_0000023456fdda30;  1 drivers
v0000023456f98370_0 .net "Sum", 0 0, L_0000023456fdcd80;  1 drivers
v0000023456f97b50_0 .net *"_ivl_0", 0 0, L_0000023456fdcca0;  1 drivers
v0000023456f98cd0_0 .net *"_ivl_10", 0 0, L_0000023456fdd6b0;  1 drivers
v0000023456f98690_0 .net *"_ivl_4", 0 0, L_0000023456fdce60;  1 drivers
v0000023456f98d70_0 .net *"_ivl_6", 0 0, L_0000023456fdcb50;  1 drivers
v0000023456f98730_0 .net *"_ivl_8", 0 0, L_0000023456fdd100;  1 drivers
S_0000023456f9b140 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdcc30 .functor XOR 1, L_0000023456fc1740, L_0000023456fc0e80, C4<0>, C4<0>;
L_0000023456fddaa0 .functor XOR 1, L_0000023456fdcc30, L_0000023456fc1b00, C4<0>, C4<0>;
L_0000023456fdbff0 .functor AND 1, L_0000023456fc1740, L_0000023456fc0e80, C4<1>, C4<1>;
L_0000023456fdced0 .functor AND 1, L_0000023456fc1740, L_0000023456fc1b00, C4<1>, C4<1>;
L_0000023456fdc450 .functor OR 1, L_0000023456fdbff0, L_0000023456fdced0, C4<0>, C4<0>;
L_0000023456fdc5a0 .functor AND 1, L_0000023456fc0e80, L_0000023456fc1b00, C4<1>, C4<1>;
L_0000023456fdd480 .functor OR 1, L_0000023456fdc450, L_0000023456fdc5a0, C4<0>, C4<0>;
v0000023456f98f50_0 .net "Ain", 0 0, L_0000023456fc1740;  1 drivers
v0000023456f996d0_0 .net "Bin", 0 0, L_0000023456fc0e80;  1 drivers
v0000023456f99770_0 .net "Cin", 0 0, L_0000023456fc1b00;  1 drivers
v0000023456f97510_0 .net "Cout", 0 0, L_0000023456fdd480;  1 drivers
v0000023456f98c30_0 .net "Sum", 0 0, L_0000023456fddaa0;  1 drivers
v0000023456f97ab0_0 .net *"_ivl_0", 0 0, L_0000023456fdcc30;  1 drivers
v0000023456f99090_0 .net *"_ivl_10", 0 0, L_0000023456fdc5a0;  1 drivers
v0000023456f993b0_0 .net *"_ivl_4", 0 0, L_0000023456fdbff0;  1 drivers
v0000023456f99130_0 .net *"_ivl_6", 0 0, L_0000023456fdced0;  1 drivers
v0000023456f99450_0 .net *"_ivl_8", 0 0, L_0000023456fdc450;  1 drivers
S_0000023456f9bdc0 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdc990 .functor XOR 1, L_0000023456fc16a0, L_0000023456fc1f60, C4<0>, C4<0>;
L_0000023456fdd4f0 .functor XOR 1, L_0000023456fdc990, L_0000023456fc17e0, C4<0>, C4<0>;
L_0000023456fdd560 .functor AND 1, L_0000023456fc16a0, L_0000023456fc1f60, C4<1>, C4<1>;
L_0000023456fdc0d0 .functor AND 1, L_0000023456fc16a0, L_0000023456fc17e0, C4<1>, C4<1>;
L_0000023456fdcfb0 .functor OR 1, L_0000023456fdd560, L_0000023456fdc0d0, C4<0>, C4<0>;
L_0000023456fdc370 .functor AND 1, L_0000023456fc1f60, L_0000023456fc17e0, C4<1>, C4<1>;
L_0000023456fdd020 .functor OR 1, L_0000023456fdcfb0, L_0000023456fdc370, C4<0>, C4<0>;
v0000023456f994f0_0 .net "Ain", 0 0, L_0000023456fc16a0;  1 drivers
v0000023456f99590_0 .net "Bin", 0 0, L_0000023456fc1f60;  1 drivers
v0000023456f97330_0 .net "Cin", 0 0, L_0000023456fc17e0;  1 drivers
v0000023456f97470_0 .net "Cout", 0 0, L_0000023456fdd020;  1 drivers
v0000023456f975b0_0 .net "Sum", 0 0, L_0000023456fdd4f0;  1 drivers
v0000023456f97650_0 .net *"_ivl_0", 0 0, L_0000023456fdc990;  1 drivers
v0000023456f976f0_0 .net *"_ivl_10", 0 0, L_0000023456fdc370;  1 drivers
v0000023456f97790_0 .net *"_ivl_4", 0 0, L_0000023456fdd560;  1 drivers
v0000023456f97830_0 .net *"_ivl_6", 0 0, L_0000023456fdc0d0;  1 drivers
v0000023456f99c70_0 .net *"_ivl_8", 0 0, L_0000023456fdcfb0;  1 drivers
S_0000023456f9ae20 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdc140 .functor XOR 1, L_0000023456fbfda0, L_0000023456fc0340, C4<0>, C4<0>;
L_0000023456fdc920 .functor XOR 1, L_0000023456fdc140, L_0000023456fc05c0, C4<0>, C4<0>;
L_0000023456fdc1b0 .functor AND 1, L_0000023456fbfda0, L_0000023456fc0340, C4<1>, C4<1>;
L_0000023456fdd5d0 .functor AND 1, L_0000023456fbfda0, L_0000023456fc05c0, C4<1>, C4<1>;
L_0000023456fdc6f0 .functor OR 1, L_0000023456fdc1b0, L_0000023456fdd5d0, C4<0>, C4<0>;
L_0000023456fdc220 .functor AND 1, L_0000023456fc0340, L_0000023456fc05c0, C4<1>, C4<1>;
L_0000023456fdc300 .functor OR 1, L_0000023456fdc6f0, L_0000023456fdc220, C4<0>, C4<0>;
v0000023456f99b30_0 .net "Ain", 0 0, L_0000023456fbfda0;  1 drivers
v0000023456f99bd0_0 .net "Bin", 0 0, L_0000023456fc0340;  1 drivers
v0000023456f9a0d0_0 .net "Cin", 0 0, L_0000023456fc05c0;  1 drivers
v0000023456f99db0_0 .net "Cout", 0 0, L_0000023456fdc300;  1 drivers
v0000023456f99d10_0 .net "Sum", 0 0, L_0000023456fdc920;  1 drivers
v0000023456f99e50_0 .net *"_ivl_0", 0 0, L_0000023456fdc140;  1 drivers
v0000023456f99ef0_0 .net *"_ivl_10", 0 0, L_0000023456fdc220;  1 drivers
v0000023456f9a170_0 .net *"_ivl_4", 0 0, L_0000023456fdc1b0;  1 drivers
v0000023456f99f90_0 .net *"_ivl_6", 0 0, L_0000023456fdd5d0;  1 drivers
v0000023456f9a030_0 .net *"_ivl_8", 0 0, L_0000023456fdc6f0;  1 drivers
S_0000023456f9b460 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdc290 .functor XOR 1, L_0000023456fc02a0, L_0000023456fc0660, C4<0>, C4<0>;
L_0000023456fdca00 .functor XOR 1, L_0000023456fdc290, L_0000023456fc0700, C4<0>, C4<0>;
L_0000023456fdc4c0 .functor AND 1, L_0000023456fc02a0, L_0000023456fc0660, C4<1>, C4<1>;
L_0000023456fdc610 .functor AND 1, L_0000023456fc02a0, L_0000023456fc0700, C4<1>, C4<1>;
L_0000023456fdc680 .functor OR 1, L_0000023456fdc4c0, L_0000023456fdc610, C4<0>, C4<0>;
L_0000023456fdd170 .functor AND 1, L_0000023456fc0660, L_0000023456fc0700, C4<1>, C4<1>;
L_0000023456fdd720 .functor OR 1, L_0000023456fdc680, L_0000023456fdd170, C4<0>, C4<0>;
v0000023456f9a210_0 .net "Ain", 0 0, L_0000023456fc02a0;  1 drivers
v0000023456f946d0_0 .net "Bin", 0 0, L_0000023456fc0660;  1 drivers
v0000023456f93410_0 .net "Cin", 0 0, L_0000023456fc0700;  1 drivers
v0000023456f92f10_0 .net "Cout", 0 0, L_0000023456fdd720;  1 drivers
v0000023456f92970_0 .net "Sum", 0 0, L_0000023456fdca00;  1 drivers
v0000023456f92e70_0 .net *"_ivl_0", 0 0, L_0000023456fdc290;  1 drivers
v0000023456f93550_0 .net *"_ivl_10", 0 0, L_0000023456fdd170;  1 drivers
v0000023456f949f0_0 .net *"_ivl_4", 0 0, L_0000023456fdc4c0;  1 drivers
v0000023456f93f50_0 .net *"_ivl_6", 0 0, L_0000023456fdc610;  1 drivers
v0000023456f925b0_0 .net *"_ivl_8", 0 0, L_0000023456fdc680;  1 drivers
S_0000023456f9baa0 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456f920c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fdd090 .functor XOR 1, L_0000023456fc1600, L_0000023456fc03e0, C4<0>, C4<0>;
L_0000023456fdd1e0 .functor XOR 1, L_0000023456fdd090, L_0000023456fc07a0, C4<0>, C4<0>;
L_0000023456fdcbc0 .functor AND 1, L_0000023456fc1600, L_0000023456fc03e0, C4<1>, C4<1>;
L_0000023456fdd790 .functor AND 1, L_0000023456fc1600, L_0000023456fc07a0, C4<1>, C4<1>;
L_0000023456fdc760 .functor OR 1, L_0000023456fdcbc0, L_0000023456fdd790, C4<0>, C4<0>;
L_0000023456fdca70 .functor AND 1, L_0000023456fc03e0, L_0000023456fc07a0, C4<1>, C4<1>;
L_0000023456fdd800 .functor OR 1, L_0000023456fdc760, L_0000023456fdca70, C4<0>, C4<0>;
v0000023456f92ab0_0 .net "Ain", 0 0, L_0000023456fc1600;  1 drivers
v0000023456f92470_0 .net "Bin", 0 0, L_0000023456fc03e0;  1 drivers
v0000023456f935f0_0 .net "Cin", 0 0, L_0000023456fc07a0;  1 drivers
v0000023456f94130_0 .net "Cout", 0 0, L_0000023456fdd800;  1 drivers
v0000023456f934b0_0 .net "Sum", 0 0, L_0000023456fdd1e0;  1 drivers
v0000023456f93ff0_0 .net *"_ivl_0", 0 0, L_0000023456fdd090;  1 drivers
v0000023456f94a90_0 .net *"_ivl_10", 0 0, L_0000023456fdca70;  1 drivers
v0000023456f928d0_0 .net *"_ivl_4", 0 0, L_0000023456fdcbc0;  1 drivers
v0000023456f92bf0_0 .net *"_ivl_6", 0 0, L_0000023456fdd790;  1 drivers
v0000023456f93690_0 .net *"_ivl_8", 0 0, L_0000023456fdc760;  1 drivers
S_0000023456f9bf50 .scope module, "addUnit_5" "adder_8bit" 10 33, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f9e5b0_0 .net "Ain", 7 0, L_0000023456fbfc60;  1 drivers
v0000023456f9c490_0 .net "Bin", 7 0, v0000023456fa33d0_0;  1 drivers
L_0000023456ff0508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456f9e650_0 .net "Cin", 0 0, L_0000023456ff0508;  1 drivers
v0000023456f9c850_0 .net "Cout", 0 0, L_0000023456fc1ec0;  1 drivers
v0000023456f9d7f0_0 .net "Sum", 7 0, L_0000023456fc1e20;  alias, 1 drivers
v0000023456f9d9d0_0 .net "carry", 7 0, L_0000023456fc0de0;  1 drivers
L_0000023456fc11a0 .part L_0000023456fbfc60, 0, 1;
L_0000023456fc0fc0 .part v0000023456fa33d0_0, 0, 1;
L_0000023456fc19c0 .part L_0000023456fbfc60, 1, 1;
L_0000023456fbfee0 .part v0000023456fa33d0_0, 1, 1;
L_0000023456fc1880 .part L_0000023456fc0de0, 0, 1;
L_0000023456fc08e0 .part L_0000023456fbfc60, 2, 1;
L_0000023456fc1920 .part v0000023456fa33d0_0, 2, 1;
L_0000023456fc1a60 .part L_0000023456fc0de0, 1, 1;
L_0000023456fc1d80 .part L_0000023456fbfc60, 3, 1;
L_0000023456fbff80 .part v0000023456fa33d0_0, 3, 1;
L_0000023456fc2140 .part L_0000023456fc0de0, 2, 1;
L_0000023456fc2320 .part L_0000023456fbfc60, 4, 1;
L_0000023456fc1c40 .part v0000023456fa33d0_0, 4, 1;
L_0000023456fc00c0 .part L_0000023456fc0de0, 3, 1;
L_0000023456fc1420 .part L_0000023456fbfc60, 5, 1;
L_0000023456fc1ce0 .part v0000023456fa33d0_0, 5, 1;
L_0000023456fc0160 .part L_0000023456fc0de0, 4, 1;
L_0000023456fc0980 .part L_0000023456fbfc60, 6, 1;
L_0000023456fc1060 .part v0000023456fa33d0_0, 6, 1;
L_0000023456fc0a20 .part L_0000023456fc0de0, 5, 1;
L_0000023456fc0ac0 .part L_0000023456fbfc60, 7, 1;
L_0000023456fc1100 .part v0000023456fa33d0_0, 7, 1;
L_0000023456fc0b60 .part L_0000023456fc0de0, 6, 1;
LS_0000023456fc1e20_0_0 .concat8 [ 1 1 1 1], L_0000023456fde1a0, L_0000023456fde130, L_0000023456fddd40, L_0000023456fe8e10;
LS_0000023456fc1e20_0_4 .concat8 [ 1 1 1 1], L_0000023456fe9200, L_0000023456fe9510, L_0000023456fe8cc0, L_0000023456fe9ac0;
L_0000023456fc1e20 .concat8 [ 4 4 0 0], LS_0000023456fc1e20_0_0, LS_0000023456fc1e20_0_4;
LS_0000023456fc0de0_0_0 .concat8 [ 1 1 1 1], L_0000023456fddc60, L_0000023456fddbf0, L_0000023456fe8160, L_0000023456fe8b00;
LS_0000023456fc0de0_0_4 .concat8 [ 1 1 1 1], L_0000023456fe87f0, L_0000023456fe8630, L_0000023456fe8400, L_0000023456fe8780;
L_0000023456fc0de0 .concat8 [ 4 4 0 0], LS_0000023456fc0de0_0_0, LS_0000023456fc0de0_0_4;
L_0000023456fc1ec0 .part L_0000023456fc0de0, 7, 1;
S_0000023456f9bc30 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fde2f0 .functor XOR 1, L_0000023456fc11a0, L_0000023456fc0fc0, C4<0>, C4<0>;
L_0000023456fde1a0 .functor XOR 1, L_0000023456fde2f0, L_0000023456ff0508, C4<0>, C4<0>;
L_0000023456fde210 .functor AND 1, L_0000023456fc11a0, L_0000023456fc0fc0, C4<1>, C4<1>;
L_0000023456fdde90 .functor AND 1, L_0000023456fc11a0, L_0000023456ff0508, C4<1>, C4<1>;
L_0000023456fde0c0 .functor OR 1, L_0000023456fde210, L_0000023456fdde90, C4<0>, C4<0>;
L_0000023456fddfe0 .functor AND 1, L_0000023456fc0fc0, L_0000023456ff0508, C4<1>, C4<1>;
L_0000023456fddc60 .functor OR 1, L_0000023456fde0c0, L_0000023456fddfe0, C4<0>, C4<0>;
v0000023456f92dd0_0 .net "Ain", 0 0, L_0000023456fc11a0;  1 drivers
v0000023456f92fb0_0 .net "Bin", 0 0, L_0000023456fc0fc0;  1 drivers
v0000023456f930f0_0 .net "Cin", 0 0, L_0000023456ff0508;  alias, 1 drivers
v0000023456f92830_0 .net "Cout", 0 0, L_0000023456fddc60;  1 drivers
v0000023456f92c90_0 .net "Sum", 0 0, L_0000023456fde1a0;  1 drivers
v0000023456f937d0_0 .net *"_ivl_0", 0 0, L_0000023456fde2f0;  1 drivers
v0000023456f93b90_0 .net *"_ivl_10", 0 0, L_0000023456fddfe0;  1 drivers
v0000023456f93d70_0 .net *"_ivl_4", 0 0, L_0000023456fde210;  1 drivers
v0000023456f92510_0 .net *"_ivl_6", 0 0, L_0000023456fdde90;  1 drivers
v0000023456f944f0_0 .net *"_ivl_8", 0 0, L_0000023456fde0c0;  1 drivers
S_0000023456f9afb0 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fddf00 .functor XOR 1, L_0000023456fc19c0, L_0000023456fbfee0, C4<0>, C4<0>;
L_0000023456fde130 .functor XOR 1, L_0000023456fddf00, L_0000023456fc1880, C4<0>, C4<0>;
L_0000023456fdddb0 .functor AND 1, L_0000023456fc19c0, L_0000023456fbfee0, C4<1>, C4<1>;
L_0000023456fde280 .functor AND 1, L_0000023456fc19c0, L_0000023456fc1880, C4<1>, C4<1>;
L_0000023456fddf70 .functor OR 1, L_0000023456fdddb0, L_0000023456fde280, C4<0>, C4<0>;
L_0000023456fde050 .functor AND 1, L_0000023456fbfee0, L_0000023456fc1880, C4<1>, C4<1>;
L_0000023456fddbf0 .functor OR 1, L_0000023456fddf70, L_0000023456fde050, C4<0>, C4<0>;
v0000023456f93190_0 .net "Ain", 0 0, L_0000023456fc19c0;  1 drivers
v0000023456f94770_0 .net "Bin", 0 0, L_0000023456fbfee0;  1 drivers
v0000023456f93230_0 .net "Cin", 0 0, L_0000023456fc1880;  1 drivers
v0000023456f94810_0 .net "Cout", 0 0, L_0000023456fddbf0;  1 drivers
v0000023456f948b0_0 .net "Sum", 0 0, L_0000023456fde130;  1 drivers
v0000023456f92650_0 .net *"_ivl_0", 0 0, L_0000023456fddf00;  1 drivers
v0000023456f926f0_0 .net *"_ivl_10", 0 0, L_0000023456fde050;  1 drivers
v0000023456f93870_0 .net *"_ivl_4", 0 0, L_0000023456fdddb0;  1 drivers
v0000023456f92330_0 .net *"_ivl_6", 0 0, L_0000023456fde280;  1 drivers
v0000023456f932d0_0 .net *"_ivl_8", 0 0, L_0000023456fddf70;  1 drivers
S_0000023456f9c0e0 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fddcd0 .functor XOR 1, L_0000023456fc08e0, L_0000023456fc1920, C4<0>, C4<0>;
L_0000023456fddd40 .functor XOR 1, L_0000023456fddcd0, L_0000023456fc1a60, C4<0>, C4<0>;
L_0000023456fdde20 .functor AND 1, L_0000023456fc08e0, L_0000023456fc1920, C4<1>, C4<1>;
L_0000023456fe8240 .functor AND 1, L_0000023456fc08e0, L_0000023456fc1a60, C4<1>, C4<1>;
L_0000023456fe8da0 .functor OR 1, L_0000023456fdde20, L_0000023456fe8240, C4<0>, C4<0>;
L_0000023456fe8470 .functor AND 1, L_0000023456fc1920, L_0000023456fc1a60, C4<1>, C4<1>;
L_0000023456fe8160 .functor OR 1, L_0000023456fe8da0, L_0000023456fe8470, C4<0>, C4<0>;
v0000023456f923d0_0 .net "Ain", 0 0, L_0000023456fc08e0;  1 drivers
v0000023456f93e10_0 .net "Bin", 0 0, L_0000023456fc1920;  1 drivers
v0000023456f93c30_0 .net "Cin", 0 0, L_0000023456fc1a60;  1 drivers
v0000023456f93eb0_0 .net "Cout", 0 0, L_0000023456fe8160;  1 drivers
v0000023456f93370_0 .net "Sum", 0 0, L_0000023456fddd40;  1 drivers
v0000023456f94450_0 .net *"_ivl_0", 0 0, L_0000023456fddcd0;  1 drivers
v0000023456f94270_0 .net *"_ivl_10", 0 0, L_0000023456fe8470;  1 drivers
v0000023456f939b0_0 .net *"_ivl_4", 0 0, L_0000023456fdde20;  1 drivers
v0000023456f93910_0 .net *"_ivl_6", 0 0, L_0000023456fe8240;  1 drivers
v0000023456f92790_0 .net *"_ivl_8", 0 0, L_0000023456fe8da0;  1 drivers
S_0000023456f9b5f0 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe9190 .functor XOR 1, L_0000023456fc1d80, L_0000023456fbff80, C4<0>, C4<0>;
L_0000023456fe8e10 .functor XOR 1, L_0000023456fe9190, L_0000023456fc2140, C4<0>, C4<0>;
L_0000023456fe9660 .functor AND 1, L_0000023456fc1d80, L_0000023456fbff80, C4<1>, C4<1>;
L_0000023456fe82b0 .functor AND 1, L_0000023456fc1d80, L_0000023456fc2140, C4<1>, C4<1>;
L_0000023456fe8c50 .functor OR 1, L_0000023456fe9660, L_0000023456fe82b0, C4<0>, C4<0>;
L_0000023456fe9970 .functor AND 1, L_0000023456fbff80, L_0000023456fc2140, C4<1>, C4<1>;
L_0000023456fe8b00 .functor OR 1, L_0000023456fe8c50, L_0000023456fe9970, C4<0>, C4<0>;
v0000023456f94090_0 .net "Ain", 0 0, L_0000023456fc1d80;  1 drivers
v0000023456f93a50_0 .net "Bin", 0 0, L_0000023456fbff80;  1 drivers
v0000023456f93af0_0 .net "Cin", 0 0, L_0000023456fc2140;  1 drivers
v0000023456f93cd0_0 .net "Cout", 0 0, L_0000023456fe8b00;  1 drivers
v0000023456f941d0_0 .net "Sum", 0 0, L_0000023456fe8e10;  1 drivers
v0000023456f94310_0 .net *"_ivl_0", 0 0, L_0000023456fe9190;  1 drivers
v0000023456f943b0_0 .net *"_ivl_10", 0 0, L_0000023456fe9970;  1 drivers
v0000023456f94950_0 .net *"_ivl_4", 0 0, L_0000023456fe9660;  1 drivers
v0000023456f94590_0 .net *"_ivl_6", 0 0, L_0000023456fe82b0;  1 drivers
v0000023456f9cf30_0 .net *"_ivl_8", 0 0, L_0000023456fe8c50;  1 drivers
S_0000023456f9a330 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe86a0 .functor XOR 1, L_0000023456fc2320, L_0000023456fc1c40, C4<0>, C4<0>;
L_0000023456fe9200 .functor XOR 1, L_0000023456fe86a0, L_0000023456fc00c0, C4<0>, C4<0>;
L_0000023456fe8860 .functor AND 1, L_0000023456fc2320, L_0000023456fc1c40, C4<1>, C4<1>;
L_0000023456fe9350 .functor AND 1, L_0000023456fc2320, L_0000023456fc00c0, C4<1>, C4<1>;
L_0000023456fe94a0 .functor OR 1, L_0000023456fe8860, L_0000023456fe9350, C4<0>, C4<0>;
L_0000023456fe96d0 .functor AND 1, L_0000023456fc1c40, L_0000023456fc00c0, C4<1>, C4<1>;
L_0000023456fe87f0 .functor OR 1, L_0000023456fe94a0, L_0000023456fe96d0, C4<0>, C4<0>;
v0000023456f9c5d0_0 .net "Ain", 0 0, L_0000023456fc2320;  1 drivers
v0000023456f9c530_0 .net "Bin", 0 0, L_0000023456fc1c40;  1 drivers
v0000023456f9d930_0 .net "Cin", 0 0, L_0000023456fc00c0;  1 drivers
v0000023456f9c710_0 .net "Cout", 0 0, L_0000023456fe87f0;  1 drivers
v0000023456f9e790_0 .net "Sum", 0 0, L_0000023456fe9200;  1 drivers
v0000023456f9e470_0 .net *"_ivl_0", 0 0, L_0000023456fe86a0;  1 drivers
v0000023456f9df70_0 .net *"_ivl_10", 0 0, L_0000023456fe96d0;  1 drivers
v0000023456f9cfd0_0 .net *"_ivl_4", 0 0, L_0000023456fe8860;  1 drivers
v0000023456f9e1f0_0 .net *"_ivl_6", 0 0, L_0000023456fe9350;  1 drivers
v0000023456f9d390_0 .net *"_ivl_8", 0 0, L_0000023456fe94a0;  1 drivers
S_0000023456f9b780 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe88d0 .functor XOR 1, L_0000023456fc1420, L_0000023456fc1ce0, C4<0>, C4<0>;
L_0000023456fe9510 .functor XOR 1, L_0000023456fe88d0, L_0000023456fc0160, C4<0>, C4<0>;
L_0000023456fe84e0 .functor AND 1, L_0000023456fc1420, L_0000023456fc1ce0, C4<1>, C4<1>;
L_0000023456fe9890 .functor AND 1, L_0000023456fc1420, L_0000023456fc0160, C4<1>, C4<1>;
L_0000023456fe9740 .functor OR 1, L_0000023456fe84e0, L_0000023456fe9890, C4<0>, C4<0>;
L_0000023456fe9820 .functor AND 1, L_0000023456fc1ce0, L_0000023456fc0160, C4<1>, C4<1>;
L_0000023456fe8630 .functor OR 1, L_0000023456fe9740, L_0000023456fe9820, C4<0>, C4<0>;
v0000023456f9cd50_0 .net "Ain", 0 0, L_0000023456fc1420;  1 drivers
v0000023456f9e6f0_0 .net "Bin", 0 0, L_0000023456fc1ce0;  1 drivers
v0000023456f9d430_0 .net "Cin", 0 0, L_0000023456fc0160;  1 drivers
v0000023456f9d070_0 .net "Cout", 0 0, L_0000023456fe8630;  1 drivers
v0000023456f9c990_0 .net "Sum", 0 0, L_0000023456fe9510;  1 drivers
v0000023456f9ce90_0 .net *"_ivl_0", 0 0, L_0000023456fe88d0;  1 drivers
v0000023456f9d570_0 .net *"_ivl_10", 0 0, L_0000023456fe9820;  1 drivers
v0000023456f9ea10_0 .net *"_ivl_4", 0 0, L_0000023456fe84e0;  1 drivers
v0000023456f9e010_0 .net *"_ivl_6", 0 0, L_0000023456fe9890;  1 drivers
v0000023456f9c670_0 .net *"_ivl_8", 0 0, L_0000023456fe9740;  1 drivers
S_0000023456f9a7e0 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe99e0 .functor XOR 1, L_0000023456fc0980, L_0000023456fc1060, C4<0>, C4<0>;
L_0000023456fe8cc0 .functor XOR 1, L_0000023456fe99e0, L_0000023456fc0a20, C4<0>, C4<0>;
L_0000023456fe8550 .functor AND 1, L_0000023456fc0980, L_0000023456fc1060, C4<1>, C4<1>;
L_0000023456fe9900 .functor AND 1, L_0000023456fc0980, L_0000023456fc0a20, C4<1>, C4<1>;
L_0000023456fe8710 .functor OR 1, L_0000023456fe8550, L_0000023456fe9900, C4<0>, C4<0>;
L_0000023456fe81d0 .functor AND 1, L_0000023456fc1060, L_0000023456fc0a20, C4<1>, C4<1>;
L_0000023456fe8400 .functor OR 1, L_0000023456fe8710, L_0000023456fe81d0, C4<0>, C4<0>;
v0000023456f9dcf0_0 .net "Ain", 0 0, L_0000023456fc0980;  1 drivers
v0000023456f9e330_0 .net "Bin", 0 0, L_0000023456fc1060;  1 drivers
v0000023456f9d250_0 .net "Cin", 0 0, L_0000023456fc0a20;  1 drivers
v0000023456f9e3d0_0 .net "Cout", 0 0, L_0000023456fe8400;  1 drivers
v0000023456f9d4d0_0 .net "Sum", 0 0, L_0000023456fe8cc0;  1 drivers
v0000023456f9d110_0 .net *"_ivl_0", 0 0, L_0000023456fe99e0;  1 drivers
v0000023456f9e830_0 .net *"_ivl_10", 0 0, L_0000023456fe81d0;  1 drivers
v0000023456f9c7b0_0 .net *"_ivl_4", 0 0, L_0000023456fe8550;  1 drivers
v0000023456f9de30_0 .net *"_ivl_6", 0 0, L_0000023456fe9900;  1 drivers
v0000023456f9d610_0 .net *"_ivl_8", 0 0, L_0000023456fe8710;  1 drivers
S_0000023456f9b910 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456f9bf50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe80f0 .functor XOR 1, L_0000023456fc0ac0, L_0000023456fc1100, C4<0>, C4<0>;
L_0000023456fe9ac0 .functor XOR 1, L_0000023456fe80f0, L_0000023456fc0b60, C4<0>, C4<0>;
L_0000023456fe9ba0 .functor AND 1, L_0000023456fc0ac0, L_0000023456fc1100, C4<1>, C4<1>;
L_0000023456fe97b0 .functor AND 1, L_0000023456fc0ac0, L_0000023456fc0b60, C4<1>, C4<1>;
L_0000023456fe8f60 .functor OR 1, L_0000023456fe9ba0, L_0000023456fe97b0, C4<0>, C4<0>;
L_0000023456fe8d30 .functor AND 1, L_0000023456fc1100, L_0000023456fc0b60, C4<1>, C4<1>;
L_0000023456fe8780 .functor OR 1, L_0000023456fe8f60, L_0000023456fe8d30, C4<0>, C4<0>;
v0000023456f9ccb0_0 .net "Ain", 0 0, L_0000023456fc0ac0;  1 drivers
v0000023456f9d750_0 .net "Bin", 0 0, L_0000023456fc1100;  1 drivers
v0000023456f9dd90_0 .net "Cin", 0 0, L_0000023456fc0b60;  1 drivers
v0000023456f9e510_0 .net "Cout", 0 0, L_0000023456fe8780;  1 drivers
v0000023456f9d6b0_0 .net "Sum", 0 0, L_0000023456fe9ac0;  1 drivers
v0000023456f9e150_0 .net *"_ivl_0", 0 0, L_0000023456fe80f0;  1 drivers
v0000023456f9cdf0_0 .net *"_ivl_10", 0 0, L_0000023456fe8d30;  1 drivers
v0000023456f9d1b0_0 .net *"_ivl_4", 0 0, L_0000023456fe9ba0;  1 drivers
v0000023456f9d2f0_0 .net *"_ivl_6", 0 0, L_0000023456fe97b0;  1 drivers
v0000023456f9d890_0 .net *"_ivl_8", 0 0, L_0000023456fe8f60;  1 drivers
S_0000023456f9a4c0 .scope module, "addUnit_6" "adder_8bit" 10 34, 11 13 0, S_0000023456d0fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Ain";
    .port_info 1 /INPUT 8 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023456f9ee70_0 .net "Ain", 7 0, L_0000023456fc2aa0;  1 drivers
v0000023456fa3150_0 .net "Bin", 7 0, v0000023456fa2070_0;  1 drivers
L_0000023456ff0550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456fa3010_0 .net "Cin", 0 0, L_0000023456ff0550;  1 drivers
v0000023456fa1df0_0 .net "Cout", 0 0, L_0000023456fc2780;  1 drivers
v0000023456fa1d50_0 .net "Sum", 7 0, L_0000023456fc4120;  alias, 1 drivers
v0000023456fa1f30_0 .net "carry", 7 0, L_0000023456fc25a0;  1 drivers
L_0000023456fc0ca0 .part L_0000023456fc2aa0, 0, 1;
L_0000023456fc0d40 .part v0000023456fa2070_0, 0, 1;
L_0000023456fc1240 .part L_0000023456fc2aa0, 1, 1;
L_0000023456fc12e0 .part v0000023456fa2070_0, 1, 1;
L_0000023456fc1380 .part L_0000023456fc25a0, 0, 1;
L_0000023456fc14c0 .part L_0000023456fc2aa0, 2, 1;
L_0000023456fc3a40 .part v0000023456fa2070_0, 2, 1;
L_0000023456fc2be0 .part L_0000023456fc25a0, 1, 1;
L_0000023456fc48a0 .part L_0000023456fc2aa0, 3, 1;
L_0000023456fc2640 .part v0000023456fa2070_0, 3, 1;
L_0000023456fc2fa0 .part L_0000023456fc25a0, 2, 1;
L_0000023456fc2d20 .part L_0000023456fc2aa0, 4, 1;
L_0000023456fc37c0 .part v0000023456fa2070_0, 4, 1;
L_0000023456fc3d60 .part L_0000023456fc25a0, 3, 1;
L_0000023456fc3540 .part L_0000023456fc2aa0, 5, 1;
L_0000023456fc3e00 .part v0000023456fa2070_0, 5, 1;
L_0000023456fc2a00 .part L_0000023456fc25a0, 4, 1;
L_0000023456fc3ae0 .part L_0000023456fc2aa0, 6, 1;
L_0000023456fc23c0 .part v0000023456fa2070_0, 6, 1;
L_0000023456fc3860 .part L_0000023456fc25a0, 5, 1;
L_0000023456fc3900 .part L_0000023456fc2aa0, 7, 1;
L_0000023456fc26e0 .part v0000023456fa2070_0, 7, 1;
L_0000023456fc3f40 .part L_0000023456fc25a0, 6, 1;
LS_0000023456fc4120_0_0 .concat8 [ 1 1 1 1], L_0000023456fe8320, L_0000023456fe9b30, L_0000023456fe95f0, L_0000023456fe9430;
LS_0000023456fc4120_0_4 .concat8 [ 1 1 1 1], L_0000023456fea0e0, L_0000023456fe9c80, L_0000023456fe72f0, L_0000023456fe65d0;
L_0000023456fc4120 .concat8 [ 4 4 0 0], LS_0000023456fc4120_0_0, LS_0000023456fc4120_0_4;
LS_0000023456fc25a0_0_0 .concat8 [ 1 1 1 1], L_0000023456fe8010, L_0000023456fe85c0, L_0000023456fe8a90, L_0000023456fe9e40;
LS_0000023456fc25a0_0_4 .concat8 [ 1 1 1 1], L_0000023456fea230, L_0000023456fea310, L_0000023456fe6fe0, L_0000023456fe66b0;
L_0000023456fc25a0 .concat8 [ 4 4 0 0], LS_0000023456fc25a0_0_0, LS_0000023456fc25a0_0_4;
L_0000023456fc2780 .part L_0000023456fc25a0, 7, 1;
S_0000023456f9ac90 .scope module, "FA_0" "fullAdder" 11 22, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe8e80 .functor XOR 1, L_0000023456fc0ca0, L_0000023456fc0d40, C4<0>, C4<0>;
L_0000023456fe8320 .functor XOR 1, L_0000023456fe8e80, L_0000023456ff0550, C4<0>, C4<0>;
L_0000023456fe8fd0 .functor AND 1, L_0000023456fc0ca0, L_0000023456fc0d40, C4<1>, C4<1>;
L_0000023456fe8ef0 .functor AND 1, L_0000023456fc0ca0, L_0000023456ff0550, C4<1>, C4<1>;
L_0000023456fe8940 .functor OR 1, L_0000023456fe8fd0, L_0000023456fe8ef0, C4<0>, C4<0>;
L_0000023456fe89b0 .functor AND 1, L_0000023456fc0d40, L_0000023456ff0550, C4<1>, C4<1>;
L_0000023456fe8010 .functor OR 1, L_0000023456fe8940, L_0000023456fe89b0, C4<0>, C4<0>;
v0000023456f9e8d0_0 .net "Ain", 0 0, L_0000023456fc0ca0;  1 drivers
v0000023456f9eab0_0 .net "Bin", 0 0, L_0000023456fc0d40;  1 drivers
v0000023456f9ded0_0 .net "Cin", 0 0, L_0000023456ff0550;  alias, 1 drivers
v0000023456f9da70_0 .net "Cout", 0 0, L_0000023456fe8010;  1 drivers
v0000023456f9ca30_0 .net "Sum", 0 0, L_0000023456fe8320;  1 drivers
v0000023456f9db10_0 .net *"_ivl_0", 0 0, L_0000023456fe8e80;  1 drivers
v0000023456f9e970_0 .net *"_ivl_10", 0 0, L_0000023456fe89b0;  1 drivers
v0000023456f9dbb0_0 .net *"_ivl_4", 0 0, L_0000023456fe8fd0;  1 drivers
v0000023456f9c350_0 .net *"_ivl_6", 0 0, L_0000023456fe8ef0;  1 drivers
v0000023456f9c3f0_0 .net *"_ivl_8", 0 0, L_0000023456fe8940;  1 drivers
S_0000023456f9a650 .scope module, "FA_1" "fullAdder" 11 23, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe8a20 .functor XOR 1, L_0000023456fc1240, L_0000023456fc12e0, C4<0>, C4<0>;
L_0000023456fe9b30 .functor XOR 1, L_0000023456fe8a20, L_0000023456fc1380, C4<0>, C4<0>;
L_0000023456fe8b70 .functor AND 1, L_0000023456fc1240, L_0000023456fc12e0, C4<1>, C4<1>;
L_0000023456fe8390 .functor AND 1, L_0000023456fc1240, L_0000023456fc1380, C4<1>, C4<1>;
L_0000023456fe9040 .functor OR 1, L_0000023456fe8b70, L_0000023456fe8390, C4<0>, C4<0>;
L_0000023456fe90b0 .functor AND 1, L_0000023456fc12e0, L_0000023456fc1380, C4<1>, C4<1>;
L_0000023456fe85c0 .functor OR 1, L_0000023456fe9040, L_0000023456fe90b0, C4<0>, C4<0>;
v0000023456f9c8f0_0 .net "Ain", 0 0, L_0000023456fc1240;  1 drivers
v0000023456f9cad0_0 .net "Bin", 0 0, L_0000023456fc12e0;  1 drivers
v0000023456f9cb70_0 .net "Cin", 0 0, L_0000023456fc1380;  1 drivers
v0000023456f9dc50_0 .net "Cout", 0 0, L_0000023456fe85c0;  1 drivers
v0000023456f9e0b0_0 .net "Sum", 0 0, L_0000023456fe9b30;  1 drivers
v0000023456f9cc10_0 .net *"_ivl_0", 0 0, L_0000023456fe8a20;  1 drivers
v0000023456f9e290_0 .net *"_ivl_10", 0 0, L_0000023456fe90b0;  1 drivers
v0000023456fa0270_0 .net *"_ivl_4", 0 0, L_0000023456fe8b70;  1 drivers
v0000023456fa0090_0 .net *"_ivl_6", 0 0, L_0000023456fe8390;  1 drivers
v0000023456fa0810_0 .net *"_ivl_8", 0 0, L_0000023456fe9040;  1 drivers
S_0000023456f9ab00 .scope module, "FA_2" "fullAdder" 11 24, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe9a50 .functor XOR 1, L_0000023456fc14c0, L_0000023456fc3a40, C4<0>, C4<0>;
L_0000023456fe95f0 .functor XOR 1, L_0000023456fe9a50, L_0000023456fc2be0, C4<0>, C4<0>;
L_0000023456fe9120 .functor AND 1, L_0000023456fc14c0, L_0000023456fc3a40, C4<1>, C4<1>;
L_0000023456fe8080 .functor AND 1, L_0000023456fc14c0, L_0000023456fc2be0, C4<1>, C4<1>;
L_0000023456fe9270 .functor OR 1, L_0000023456fe9120, L_0000023456fe8080, C4<0>, C4<0>;
L_0000023456fe92e0 .functor AND 1, L_0000023456fc3a40, L_0000023456fc2be0, C4<1>, C4<1>;
L_0000023456fe8a90 .functor OR 1, L_0000023456fe9270, L_0000023456fe92e0, C4<0>, C4<0>;
v0000023456f9f050_0 .net "Ain", 0 0, L_0000023456fc14c0;  1 drivers
v0000023456f9f0f0_0 .net "Bin", 0 0, L_0000023456fc3a40;  1 drivers
v0000023456fa0ef0_0 .net "Cin", 0 0, L_0000023456fc2be0;  1 drivers
v0000023456f9fc30_0 .net "Cout", 0 0, L_0000023456fe8a90;  1 drivers
v0000023456f9f370_0 .net "Sum", 0 0, L_0000023456fe95f0;  1 drivers
v0000023456f9f730_0 .net *"_ivl_0", 0 0, L_0000023456fe9a50;  1 drivers
v0000023456fa0630_0 .net *"_ivl_10", 0 0, L_0000023456fe92e0;  1 drivers
v0000023456fa1170_0 .net *"_ivl_4", 0 0, L_0000023456fe9120;  1 drivers
v0000023456fa0f90_0 .net *"_ivl_6", 0 0, L_0000023456fe8080;  1 drivers
v0000023456fa0310_0 .net *"_ivl_8", 0 0, L_0000023456fe9270;  1 drivers
S_0000023456fadad0 .scope module, "FA_3" "fullAdder" 11 25, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe93c0 .functor XOR 1, L_0000023456fc48a0, L_0000023456fc2640, C4<0>, C4<0>;
L_0000023456fe9430 .functor XOR 1, L_0000023456fe93c0, L_0000023456fc2fa0, C4<0>, C4<0>;
L_0000023456fe9580 .functor AND 1, L_0000023456fc48a0, L_0000023456fc2640, C4<1>, C4<1>;
L_0000023456fe8be0 .functor AND 1, L_0000023456fc48a0, L_0000023456fc2fa0, C4<1>, C4<1>;
L_0000023456fea070 .functor OR 1, L_0000023456fe9580, L_0000023456fe8be0, C4<0>, C4<0>;
L_0000023456fe9dd0 .functor AND 1, L_0000023456fc2640, L_0000023456fc2fa0, C4<1>, C4<1>;
L_0000023456fe9e40 .functor OR 1, L_0000023456fea070, L_0000023456fe9dd0, C4<0>, C4<0>;
v0000023456fa08b0_0 .net "Ain", 0 0, L_0000023456fc48a0;  1 drivers
v0000023456f9f5f0_0 .net "Bin", 0 0, L_0000023456fc2640;  1 drivers
v0000023456fa06d0_0 .net "Cin", 0 0, L_0000023456fc2fa0;  1 drivers
v0000023456f9f7d0_0 .net "Cout", 0 0, L_0000023456fe9e40;  1 drivers
v0000023456fa0130_0 .net "Sum", 0 0, L_0000023456fe9430;  1 drivers
v0000023456f9fb90_0 .net *"_ivl_0", 0 0, L_0000023456fe93c0;  1 drivers
v0000023456f9f410_0 .net *"_ivl_10", 0 0, L_0000023456fe9dd0;  1 drivers
v0000023456fa1030_0 .net *"_ivl_4", 0 0, L_0000023456fe9580;  1 drivers
v0000023456f9feb0_0 .net *"_ivl_6", 0 0, L_0000023456fe8be0;  1 drivers
v0000023456f9f550_0 .net *"_ivl_8", 0 0, L_0000023456fea070;  1 drivers
S_0000023456fac680 .scope module, "FA_4" "fullAdder" 11 26, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe9f90 .functor XOR 1, L_0000023456fc2d20, L_0000023456fc37c0, C4<0>, C4<0>;
L_0000023456fea0e0 .functor XOR 1, L_0000023456fe9f90, L_0000023456fc3d60, C4<0>, C4<0>;
L_0000023456fe9d60 .functor AND 1, L_0000023456fc2d20, L_0000023456fc37c0, C4<1>, C4<1>;
L_0000023456fe9eb0 .functor AND 1, L_0000023456fc2d20, L_0000023456fc3d60, C4<1>, C4<1>;
L_0000023456fe9cf0 .functor OR 1, L_0000023456fe9d60, L_0000023456fe9eb0, C4<0>, C4<0>;
L_0000023456fe9c10 .functor AND 1, L_0000023456fc37c0, L_0000023456fc3d60, C4<1>, C4<1>;
L_0000023456fea230 .functor OR 1, L_0000023456fe9cf0, L_0000023456fe9c10, C4<0>, C4<0>;
v0000023456f9faf0_0 .net "Ain", 0 0, L_0000023456fc2d20;  1 drivers
v0000023456f9f690_0 .net "Bin", 0 0, L_0000023456fc37c0;  1 drivers
v0000023456fa0d10_0 .net "Cin", 0 0, L_0000023456fc3d60;  1 drivers
v0000023456fa01d0_0 .net "Cout", 0 0, L_0000023456fea230;  1 drivers
v0000023456f9f870_0 .net "Sum", 0 0, L_0000023456fea0e0;  1 drivers
v0000023456fa0db0_0 .net *"_ivl_0", 0 0, L_0000023456fe9f90;  1 drivers
v0000023456f9ec90_0 .net *"_ivl_10", 0 0, L_0000023456fe9c10;  1 drivers
v0000023456f9ff50_0 .net *"_ivl_4", 0 0, L_0000023456fe9d60;  1 drivers
v0000023456f9fcd0_0 .net *"_ivl_6", 0 0, L_0000023456fe9eb0;  1 drivers
v0000023456f9ef10_0 .net *"_ivl_8", 0 0, L_0000023456fe9cf0;  1 drivers
S_0000023456fac9a0 .scope module, "FA_5" "fullAdder" 11 27, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe9f20 .functor XOR 1, L_0000023456fc3540, L_0000023456fc3e00, C4<0>, C4<0>;
L_0000023456fe9c80 .functor XOR 1, L_0000023456fe9f20, L_0000023456fc2a00, C4<0>, C4<0>;
L_0000023456fea2a0 .functor AND 1, L_0000023456fc3540, L_0000023456fc3e00, C4<1>, C4<1>;
L_0000023456fea150 .functor AND 1, L_0000023456fc3540, L_0000023456fc2a00, C4<1>, C4<1>;
L_0000023456fea1c0 .functor OR 1, L_0000023456fea2a0, L_0000023456fea150, C4<0>, C4<0>;
L_0000023456fea000 .functor AND 1, L_0000023456fc3e00, L_0000023456fc2a00, C4<1>, C4<1>;
L_0000023456fea310 .functor OR 1, L_0000023456fea1c0, L_0000023456fea000, C4<0>, C4<0>;
v0000023456f9ed30_0 .net "Ain", 0 0, L_0000023456fc3540;  1 drivers
v0000023456f9f910_0 .net "Bin", 0 0, L_0000023456fc3e00;  1 drivers
v0000023456f9f190_0 .net "Cin", 0 0, L_0000023456fc2a00;  1 drivers
v0000023456f9f4b0_0 .net "Cout", 0 0, L_0000023456fea310;  1 drivers
v0000023456f9eb50_0 .net "Sum", 0 0, L_0000023456fe9c80;  1 drivers
v0000023456f9fd70_0 .net *"_ivl_0", 0 0, L_0000023456fe9f20;  1 drivers
v0000023456f9f9b0_0 .net *"_ivl_10", 0 0, L_0000023456fea000;  1 drivers
v0000023456fa0770_0 .net *"_ivl_4", 0 0, L_0000023456fea2a0;  1 drivers
v0000023456f9fff0_0 .net *"_ivl_6", 0 0, L_0000023456fea150;  1 drivers
v0000023456f9fe10_0 .net *"_ivl_8", 0 0, L_0000023456fea1c0;  1 drivers
S_0000023456fadf80 .scope module, "FA_6" "fullAdder" 11 28, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe6870 .functor XOR 1, L_0000023456fc3ae0, L_0000023456fc23c0, C4<0>, C4<0>;
L_0000023456fe72f0 .functor XOR 1, L_0000023456fe6870, L_0000023456fc3860, C4<0>, C4<0>;
L_0000023456fe71a0 .functor AND 1, L_0000023456fc3ae0, L_0000023456fc23c0, C4<1>, C4<1>;
L_0000023456fe7210 .functor AND 1, L_0000023456fc3ae0, L_0000023456fc3860, C4<1>, C4<1>;
L_0000023456fe79f0 .functor OR 1, L_0000023456fe71a0, L_0000023456fe7210, C4<0>, C4<0>;
L_0000023456fe6560 .functor AND 1, L_0000023456fc23c0, L_0000023456fc3860, C4<1>, C4<1>;
L_0000023456fe6fe0 .functor OR 1, L_0000023456fe79f0, L_0000023456fe6560, C4<0>, C4<0>;
v0000023456f9fa50_0 .net "Ain", 0 0, L_0000023456fc3ae0;  1 drivers
v0000023456fa0c70_0 .net "Bin", 0 0, L_0000023456fc23c0;  1 drivers
v0000023456fa0a90_0 .net "Cin", 0 0, L_0000023456fc3860;  1 drivers
v0000023456fa03b0_0 .net "Cout", 0 0, L_0000023456fe6fe0;  1 drivers
v0000023456fa0450_0 .net "Sum", 0 0, L_0000023456fe72f0;  1 drivers
v0000023456fa04f0_0 .net *"_ivl_0", 0 0, L_0000023456fe6870;  1 drivers
v0000023456fa0950_0 .net *"_ivl_10", 0 0, L_0000023456fe6560;  1 drivers
v0000023456fa0e50_0 .net *"_ivl_4", 0 0, L_0000023456fe71a0;  1 drivers
v0000023456fa09f0_0 .net *"_ivl_6", 0 0, L_0000023456fe7210;  1 drivers
v0000023456f9efb0_0 .net *"_ivl_8", 0 0, L_0000023456fe79f0;  1 drivers
S_0000023456fad620 .scope module, "FA_7" "fullAdder" 11 29, 12 11 0, S_0000023456f9a4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Ain";
    .port_info 1 /INPUT 1 "Bin";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000023456fe6e20 .functor XOR 1, L_0000023456fc3900, L_0000023456fc26e0, C4<0>, C4<0>;
L_0000023456fe65d0 .functor XOR 1, L_0000023456fe6e20, L_0000023456fc3f40, C4<0>, C4<0>;
L_0000023456fe6640 .functor AND 1, L_0000023456fc3900, L_0000023456fc26e0, C4<1>, C4<1>;
L_0000023456fe73d0 .functor AND 1, L_0000023456fc3900, L_0000023456fc3f40, C4<1>, C4<1>;
L_0000023456fe6cd0 .functor OR 1, L_0000023456fe6640, L_0000023456fe73d0, C4<0>, C4<0>;
L_0000023456fe7de0 .functor AND 1, L_0000023456fc26e0, L_0000023456fc3f40, C4<1>, C4<1>;
L_0000023456fe66b0 .functor OR 1, L_0000023456fe6cd0, L_0000023456fe7de0, C4<0>, C4<0>;
v0000023456fa0590_0 .net "Ain", 0 0, L_0000023456fc3900;  1 drivers
v0000023456f9f230_0 .net "Bin", 0 0, L_0000023456fc26e0;  1 drivers
v0000023456f9f2d0_0 .net "Cin", 0 0, L_0000023456fc3f40;  1 drivers
v0000023456fa10d0_0 .net "Cout", 0 0, L_0000023456fe66b0;  1 drivers
v0000023456fa0bd0_0 .net "Sum", 0 0, L_0000023456fe65d0;  1 drivers
v0000023456fa0b30_0 .net *"_ivl_0", 0 0, L_0000023456fe6e20;  1 drivers
v0000023456fa1210_0 .net *"_ivl_10", 0 0, L_0000023456fe7de0;  1 drivers
v0000023456fa12b0_0 .net *"_ivl_4", 0 0, L_0000023456fe6640;  1 drivers
v0000023456f9ebf0_0 .net *"_ivl_6", 0 0, L_0000023456fe73d0;  1 drivers
v0000023456f9edd0_0 .net *"_ivl_8", 0 0, L_0000023456fe6cd0;  1 drivers
S_0000023456face50 .scope module, "orUnit" "myOR" 6 34, 13 13 0, S_0000023456dee4d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000023456ef13c0/d .functor OR 8, L_0000023456fe7520, v0000023456fb48c0_0, C4<00000000>, C4<00000000>;
L_0000023456ef13c0 .delay 8 (10,10,10) L_0000023456ef13c0/d;
v0000023456fa2570_0 .net "DATA1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fa1350_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456fa2110_0 .net "RESULT", 7 0, L_0000023456ef13c0;  alias, 1 drivers
S_0000023456fad300 .scope module, "shiftUnit" "shift" 6 35, 14 22 0, S_0000023456dee4d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 2 "TYPE";
    .port_info 3 /OUTPUT 8 "RESULT";
L_0000023456ef0470 .functor OR 1, L_0000023456fbc6a0, L_0000023456fbad00, C4<0>, C4<0>;
L_0000023456ef04e0 .functor OR 1, L_0000023456ef0470, L_0000023456fbc600, C4<0>, C4<0>;
L_0000023456ef1ba0 .functor OR 1, L_0000023456ef04e0, L_0000023456fbba20, C4<0>, C4<0>;
v0000023456fb32e0_0 .net "ComplementOut", 7 0, L_0000023456fae740;  1 drivers
v0000023456fb28e0_0 .net "DATA1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fb1080_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456fb1120_0 .net "MSB", 7 0, v0000023456fa36f0_0;  1 drivers
v0000023456fb2f20_0 .net "Mux1Out", 7 0, v0000023456fa1c10_0;  1 drivers
v0000023456fb1c60_0 .net "Mux2Out", 7 0, v0000023456fa3970_0;  1 drivers
v0000023456fb13a0_0 .net "Mux3Out", 7 0, v0000023456fa4190_0;  1 drivers
v0000023456fb1760_0 .net "Mux4Out", 7 0, v0000023456fa4230_0;  1 drivers
v0000023456fb2660_0 .var "RESULT", 7 0;
v0000023456fb1da0_0 .net "SHIFT", 7 0, v0000023456fb0d60_0;  1 drivers
v0000023456fb1a80_0 .net "TYPE", 1 0, v0000023456fb1260_0;  1 drivers
v0000023456fb2340_0 .net "Temp", 7 0, v0000023456fa3290_0;  1 drivers
v0000023456fb2980_0 .net *"_ivl_13", 0 0, L_0000023456fae4c0;  1 drivers
v0000023456fb19e0_0 .net *"_ivl_15", 6 0, L_0000023456fb0360;  1 drivers
v0000023456fb0ea0_0 .net *"_ivl_19", 0 0, L_0000023456faf820;  1 drivers
v0000023456fb2e80_0 .net *"_ivl_21", 0 0, L_0000023456fb05e0;  1 drivers
v0000023456fb2ac0_0 .net *"_ivl_25", 5 0, L_0000023456faf8c0;  1 drivers
L_0000023456ff0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456fb1580_0 .net/2u *"_ivl_26", 1 0, L_0000023456ff0280;  1 drivers
v0000023456fb16c0_0 .net *"_ivl_31", 1 0, L_0000023456fb0680;  1 drivers
v0000023456fb2200_0 .net *"_ivl_33", 5 0, L_0000023456faeba0;  1 drivers
v0000023456fb1bc0_0 .net *"_ivl_37", 0 0, L_0000023456faec40;  1 drivers
v0000023456fb1440_0 .net *"_ivl_39", 0 0, L_0000023456faee20;  1 drivers
v0000023456fb3060_0 .net *"_ivl_43", 3 0, L_0000023456fbc560;  1 drivers
L_0000023456ff02c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023456fb1ee0_0 .net/2u *"_ivl_44", 3 0, L_0000023456ff02c8;  1 drivers
v0000023456fb3100_0 .net *"_ivl_49", 3 0, L_0000023456fbb200;  1 drivers
v0000023456fb22a0_0 .net *"_ivl_51", 3 0, L_0000023456fbb480;  1 drivers
v0000023456fb1d00_0 .net *"_ivl_55", 0 0, L_0000023456fbb160;  1 drivers
v0000023456fb1300_0 .net *"_ivl_57", 0 0, L_0000023456fbbd40;  1 drivers
v0000023456fb11c0_0 .net *"_ivl_65", 0 0, L_0000023456fbd1e0;  1 drivers
v0000023456fb1800_0 .net *"_ivl_67", 0 0, L_0000023456fbc6a0;  1 drivers
v0000023456fb1e40_0 .net *"_ivl_69", 0 0, L_0000023456fbad00;  1 drivers
v0000023456fb3240_0 .net *"_ivl_7", 6 0, L_0000023456fae7e0;  1 drivers
v0000023456fb27a0_0 .net *"_ivl_70", 0 0, L_0000023456ef0470;  1 drivers
v0000023456fb0f40_0 .net *"_ivl_73", 0 0, L_0000023456fbc600;  1 drivers
v0000023456fb2b60_0 .net *"_ivl_74", 0 0, L_0000023456ef04e0;  1 drivers
v0000023456fb2480_0 .net *"_ivl_77", 0 0, L_0000023456fbba20;  1 drivers
v0000023456fb14e0_0 .net *"_ivl_78", 0 0, L_0000023456ef1ba0;  1 drivers
L_0000023456ff0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023456fb1f80_0 .net/2u *"_ivl_8", 0 0, L_0000023456ff0238;  1 drivers
E_0000023456f0dc90 .event anyedge, v0000023456fa3290_0;
L_0000023456faf000 .part v0000023456fb48c0_0, 7, 1;
L_0000023456fae7e0 .part L_0000023456fe7520, 0, 7;
L_0000023456faea60 .concat [ 1 7 0 0], L_0000023456ff0238, L_0000023456fae7e0;
L_0000023456fae4c0 .part v0000023456fa36f0_0, 0, 1;
L_0000023456fb0360 .part L_0000023456fe7520, 1, 7;
L_0000023456fb0540 .concat [ 7 1 0 0], L_0000023456fb0360, L_0000023456fae4c0;
L_0000023456faf820 .part v0000023456fb48c0_0, 7, 1;
L_0000023456fb05e0 .part v0000023456fb0d60_0, 0, 1;
L_0000023456faece0 .concat [ 1 1 0 0], L_0000023456fb05e0, L_0000023456faf820;
L_0000023456faf8c0 .part v0000023456fa1c10_0, 0, 6;
L_0000023456faeb00 .concat [ 2 6 0 0], L_0000023456ff0280, L_0000023456faf8c0;
L_0000023456fb0680 .part v0000023456fa36f0_0, 1, 2;
L_0000023456faeba0 .part v0000023456fa1c10_0, 2, 6;
L_0000023456faeec0 .concat [ 6 2 0 0], L_0000023456faeba0, L_0000023456fb0680;
L_0000023456faec40 .part v0000023456fb48c0_0, 7, 1;
L_0000023456faee20 .part v0000023456fb0d60_0, 1, 1;
L_0000023456faf0a0 .concat [ 1 1 0 0], L_0000023456faee20, L_0000023456faec40;
L_0000023456fbc560 .part v0000023456fa3970_0, 0, 4;
L_0000023456fbc920 .concat [ 4 4 0 0], L_0000023456ff02c8, L_0000023456fbc560;
L_0000023456fbb200 .part v0000023456fa36f0_0, 3, 4;
L_0000023456fbb480 .part v0000023456fa3970_0, 4, 4;
L_0000023456fbcc40 .concat [ 4 4 0 0], L_0000023456fbb480, L_0000023456fbb200;
L_0000023456fbb160 .part v0000023456fb48c0_0, 7, 1;
L_0000023456fbbd40 .part v0000023456fb0d60_0, 2, 1;
L_0000023456fbabc0 .concat [ 1 1 0 0], L_0000023456fbbd40, L_0000023456fbb160;
L_0000023456fbd1e0 .part v0000023456fb48c0_0, 7, 1;
L_0000023456fbc6a0 .part v0000023456fb0d60_0, 6, 1;
L_0000023456fbad00 .part v0000023456fb0d60_0, 5, 1;
L_0000023456fbc600 .part v0000023456fb0d60_0, 4, 1;
L_0000023456fbba20 .part v0000023456fb0d60_0, 3, 1;
L_0000023456fbc740 .concat [ 1 1 0 0], L_0000023456ef1ba0, L_0000023456fbd1e0;
L_0000023456fbbb60 .part v0000023456fb1260_0, 1, 1;
S_0000023456fad7b0 .scope module, "Final" "mux" 14 39, 15 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fa31f0_0 .net "IN1", 7 0, v0000023456fa4230_0;  alias, 1 drivers
v0000023456fa35b0_0 .net "IN2", 7 0, v0000023456fa4190_0;  alias, 1 drivers
v0000023456fa3290_0 .var "OUT", 7 0;
v0000023456fa3470_0 .net "SELECT", 0 0, L_0000023456fbbb60;  1 drivers
E_0000023456f0dcd0 .event anyedge, v0000023456fa3470_0, v0000023456fa35b0_0, v0000023456fa31f0_0;
S_0000023456fad940 .scope module, "MSBMux" "mux4" 14 34, 16 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
L_0000023456ff01a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023456fa2b10_0 .net "IN1", 7 0, L_0000023456ff01a8;  1 drivers
L_0000023456ff01f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000023456fa3650_0 .net "IN2", 7 0, L_0000023456ff01f0;  1 drivers
v0000023456fa2bb0_0 .net "IN3", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fa2750_0 .net "IN4", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fa36f0_0 .var "OUT", 7 0;
v0000023456fa1850_0 .net "SELECT", 1 0, v0000023456fb1260_0;  alias, 1 drivers
E_0000023456f0dd50 .event anyedge, v0000023456fa1850_0, v0000023456f83890_0, v0000023456fa3650_0, v0000023456fa2b10_0;
S_0000023456facb30 .scope module, "Mux_1" "mux4" 14 35, 16 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v0000023456fa15d0_0 .net "IN1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fa2610_0 .net "IN2", 7 0, L_0000023456faea60;  1 drivers
v0000023456fa22f0_0 .net "IN3", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fa17b0_0 .net "IN4", 7 0, L_0000023456fb0540;  1 drivers
v0000023456fa1c10_0 .var "OUT", 7 0;
v0000023456fa3a10_0 .net "SELECT", 1 0, L_0000023456faece0;  1 drivers
E_0000023456f0ddd0 .event anyedge, v0000023456fa3a10_0, v0000023456fa17b0_0, v0000023456f83890_0, v0000023456fa2610_0;
S_0000023456fadc60 .scope module, "Mux_2" "mux4" 14 36, 16 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v0000023456fa2c50_0 .net "IN1", 7 0, v0000023456fa1c10_0;  alias, 1 drivers
v0000023456fa2430_0 .net "IN2", 7 0, L_0000023456faeb00;  1 drivers
v0000023456fa2cf0_0 .net "IN3", 7 0, v0000023456fa1c10_0;  alias, 1 drivers
v0000023456fa26b0_0 .net "IN4", 7 0, L_0000023456faeec0;  1 drivers
v0000023456fa3970_0 .var "OUT", 7 0;
v0000023456fa3830_0 .net "SELECT", 1 0, L_0000023456faf0a0;  1 drivers
E_0000023456f0d750 .event anyedge, v0000023456fa3830_0, v0000023456fa26b0_0, v0000023456fa1c10_0, v0000023456fa2430_0;
S_0000023456faccc0 .scope module, "Mux_3" "mux4" 14 37, 16 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v0000023456fa27f0_0 .net "IN1", 7 0, v0000023456fa3970_0;  alias, 1 drivers
v0000023456fa3ab0_0 .net "IN2", 7 0, L_0000023456fbc920;  1 drivers
v0000023456fa40f0_0 .net "IN3", 7 0, v0000023456fa3970_0;  alias, 1 drivers
v0000023456fa3b50_0 .net "IN4", 7 0, L_0000023456fbcc40;  1 drivers
v0000023456fa4190_0 .var "OUT", 7 0;
v0000023456fa3d30_0 .net "SELECT", 1 0, L_0000023456fbabc0;  1 drivers
E_0000023456f0dd90 .event anyedge, v0000023456fa3d30_0, v0000023456fa3b50_0, v0000023456fa3970_0, v0000023456fa3ab0_0;
S_0000023456faddf0 .scope module, "Mux_4" "mux4" 14 38, 16 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v0000023456fa3bf0_0 .net "IN1", 7 0, v0000023456fa4190_0;  alias, 1 drivers
L_0000023456ff0310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023456fa3dd0_0 .net "IN2", 7 0, L_0000023456ff0310;  1 drivers
v0000023456fa3f10_0 .net "IN3", 7 0, v0000023456fa4190_0;  alias, 1 drivers
L_0000023456ff0358 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000023456fa3c90_0 .net "IN4", 7 0, L_0000023456ff0358;  1 drivers
v0000023456fa4230_0 .var "OUT", 7 0;
v0000023456fa3e70_0 .net "SELECT", 1 0, L_0000023456fbc740;  1 drivers
E_0000023456f0ded0 .event anyedge, v0000023456fa3e70_0, v0000023456fa3c90_0, v0000023456fa35b0_0, v0000023456fa3dd0_0;
S_0000023456fae110 .scope module, "ShiftAmount" "mux" 14 33, 15 10 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fa3fb0_0 .net "IN1", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456fa4050_0 .net "IN2", 7 0, L_0000023456fae740;  alias, 1 drivers
v0000023456fb0d60_0 .var "OUT", 7 0;
v0000023456fb2700_0 .net "SELECT", 0 0, L_0000023456faf000;  1 drivers
E_0000023456f0de90 .event anyedge, v0000023456fb2700_0, v0000023456fa4050_0, v0000023456f84ab0_0;
S_0000023456fad170 .scope module, "complementUnit" "complement" 14 32, 17 13 0, S_0000023456fad300;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000023456ef0390 .functor NOT 8, v0000023456fb48c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023456fb0cc0_0 .net "DATA2", 7 0, v0000023456fb48c0_0;  alias, 1 drivers
v0000023456fb20c0_0 .net "RESULT", 7 0, L_0000023456fae740;  alias, 1 drivers
v0000023456fb2160_0 .net *"_ivl_0", 7 0, L_0000023456ef0390;  1 drivers
L_0000023456ff0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023456fb2840_0 .net/2u *"_ivl_2", 7 0, L_0000023456ff0160;  1 drivers
L_0000023456fae740 .delay 8 (10,10,10) L_0000023456fae740/d;
L_0000023456fae740/d .arith/sum 8, L_0000023456ef0390, L_0000023456ff0160;
S_0000023456fac360 .scope module, "beqMux" "mux" 5 117, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb18a0_0 .net "IN1", 7 0, v0000023456faf960_0;  1 drivers
v0000023456fb1940_0 .net "IN2", 7 0, L_0000023456fc43a0;  alias, 1 drivers
v0000023456fb0fe0_0 .var "OUT", 7 0;
v0000023456fb1b20_0 .net "SELECT", 0 0, L_0000023456fe7670;  1 drivers
E_0000023456f0e010 .event anyedge, v0000023456fb1b20_0, v0000023456fb1940_0, v0000023456fb18a0_0;
S_0000023456fac4f0 .scope module, "bneMux" "mux" 5 118, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb2de0_0 .net "IN1", 7 0, v0000023456faf960_0;  alias, 1 drivers
v0000023456fb2fc0_0 .net "IN2", 7 0, L_0000023456fc43a0;  alias, 1 drivers
v0000023456fb31a0_0 .var "OUT", 7 0;
v0000023456fb0c20_0 .net "SELECT", 0 0, L_0000023456fe64f0;  1 drivers
E_0000023456f0dfd0 .event anyedge, v0000023456fb0c20_0, v0000023456fb1940_0, v0000023456fb18a0_0;
S_0000023456fac810 .scope module, "branchMux" "mux" 5 119, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb45a0_0 .net "IN1", 7 0, v0000023456fb31a0_0;  alias, 1 drivers
v0000023456fb52c0_0 .net "IN2", 7 0, v0000023456fb0fe0_0;  alias, 1 drivers
v0000023456fb3880_0 .var "OUT", 7 0;
v0000023456fb4a00_0 .net "SELECT", 0 0, v0000023456fb4d20_0;  1 drivers
E_0000023456f0e190 .event anyedge, v0000023456fb4a00_0, v0000023456fb0fe0_0, v0000023456fb31a0_0;
S_0000023456facfe0 .scope module, "complementUnit" "complement" 5 123, 17 13 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000023456fe6480 .functor NOT 8, L_0000023456fe7600, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023456fb4f00_0 .net "DATA2", 7 0, L_0000023456fe7600;  alias, 1 drivers
v0000023456fb5720_0 .net "RESULT", 7 0, L_0000023456fc4940;  alias, 1 drivers
v0000023456fb4b40_0 .net *"_ivl_0", 7 0, L_0000023456fe6480;  1 drivers
L_0000023456ff06b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023456fb3560_0 .net/2u *"_ivl_2", 7 0, L_0000023456ff06b8;  1 drivers
L_0000023456fc4940 .delay 8 (10,10,10) L_0000023456fc4940/d;
L_0000023456fc4940/d .arith/sum 8, L_0000023456fe6480, L_0000023456ff06b8;
S_0000023456fad490 .scope module, "immediateMux" "mux" 5 115, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb3e20_0 .net "IN1", 7 0, v0000023456fb4e60_0;  alias, 1 drivers
v0000023456fb4000_0 .net "IN2", 7 0, v0000023456fb3ba0_0;  alias, 1 drivers
v0000023456fb48c0_0 .var "OUT", 7 0;
v0000023456fb43c0_0 .net "SELECT", 0 0, v0000023456fb0400_0;  1 drivers
E_0000023456f0e110 .event anyedge, v0000023456fb43c0_0, v0000023456fb4000_0, v0000023456fb3e20_0;
S_0000023456fb7fa0 .scope module, "jumpMux" "mux" 5 116, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb4960_0 .net "IN1", 7 0, v0000023456fb3880_0;  alias, 1 drivers
v0000023456fb4460_0 .net "IN2", 7 0, L_0000023456fc43a0;  alias, 1 drivers
v0000023456fb5360_0 .var "OUT", 7 0;
v0000023456fb3ec0_0 .net "SELECT", 0 0, v0000023456fb6120_0;  1 drivers
E_0000023456f0e150 .event anyedge, v0000023456fb3ec0_0, v0000023456fb1940_0, v0000023456fb3880_0;
S_0000023456fb6830 .scope module, "pcAdder" "add" 5 112, 7 13 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000023456fb3420_0 .net "DATA1", 7 0, v0000023456faf960_0;  alias, 1 drivers
v0000023456fb5400_0 .net "DATA2", 7 0, L_0000023456fc3720;  1 drivers
v0000023456fb3600_0 .net "RESULT", 7 0, L_0000023456fc43a0;  alias, 1 drivers
L_0000023456fc43a0 .delay 8 (20,20,20) L_0000023456fc43a0/d;
L_0000023456fc43a0/d .arith/sum 8, v0000023456faf960_0, L_0000023456fc3720;
S_0000023456fb69c0 .scope module, "regUnit" "reg_file" 5 113, 18 11 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000023456fe7520/d .functor BUFZ 8, L_0000023456fc3680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023456fe7520 .delay 8 (20,20,20) L_0000023456fe7520/d;
L_0000023456fe7600/d .functor BUFZ 8, L_0000023456fc2dc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023456fe7600 .delay 8 (20,20,20) L_0000023456fe7600/d;
v0000023456fb4320_0 .net "CLK", 0 0, v0000023456fafd20_0;  alias, 1 drivers
v0000023456fb4500_0 .net "IN", 7 0, v0000023456fb39c0_0;  alias, 1 drivers
v0000023456fb3f60_0 .net "INADDRESS", 2 0, v0000023456fafdc0_0;  1 drivers
v0000023456fb4820_0 .net "OUT1", 7 0, L_0000023456fe7520;  alias, 1 drivers
v0000023456fb3920_0 .net "OUT1ADDRESS", 2 0, v0000023456fb5c20_0;  1 drivers
v0000023456fb4640_0 .net "OUT2", 7 0, L_0000023456fe7600;  alias, 1 drivers
v0000023456fb40a0_0 .net "OUT2ADDRESS", 2 0, v0000023456fb5fe0_0;  1 drivers
v0000023456fb5540 .array "REGISTER", 0 7, 7 0;
v0000023456fb55e0_0 .net "RESET", 0 0, v0000023456fafaa0_0;  alias, 1 drivers
v0000023456fb3d80_0 .net "WRITE", 0 0, v0000023456fae380_0;  1 drivers
v0000023456fb5860_0 .net *"_ivl_0", 7 0, L_0000023456fc3680;  1 drivers
v0000023456fb3ce0_0 .net *"_ivl_10", 4 0, L_0000023456fc30e0;  1 drivers
L_0000023456ff0628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456fb46e0_0 .net *"_ivl_13", 1 0, L_0000023456ff0628;  1 drivers
v0000023456fb5680_0 .net *"_ivl_2", 4 0, L_0000023456fc3c20;  1 drivers
L_0000023456ff05e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023456fb5900_0 .net *"_ivl_5", 1 0, L_0000023456ff05e0;  1 drivers
v0000023456fb3b00_0 .net *"_ivl_8", 7 0, L_0000023456fc2dc0;  1 drivers
v0000023456fb57c0_0 .var/i "i", 31 0;
E_0000023456f0d590 .event anyedge, v0000023456eee430_0, v0000023456fb40a0_0, v0000023456fb3920_0, v0000023456fb3f60_0;
L_0000023456fc3680 .array/port v0000023456fb5540, L_0000023456fc3c20;
L_0000023456fc3c20 .concat [ 3 2 0 0], v0000023456fb5c20_0, L_0000023456ff05e0;
L_0000023456fc2dc0 .array/port v0000023456fb5540, L_0000023456fc30e0;
L_0000023456fc30e0 .concat [ 3 2 0 0], v0000023456fb5fe0_0, L_0000023456ff0628;
S_0000023456fb6510 .scope module, "shiftMux" "mux" 5 120, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb3a60_0 .net "IN1", 7 0, v0000023456fb34c0_0;  1 drivers
v0000023456fb36a0_0 .net "IN2", 7 0, L_0000023456fc2500;  alias, 1 drivers
v0000023456fb4e60_0 .var "OUT", 7 0;
v0000023456fb59a0_0 .net "SELECT", 0 0, v0000023456fb50e0_0;  1 drivers
E_0000023456f0d210 .event anyedge, v0000023456fb59a0_0, v0000023456fb36a0_0, v0000023456fb3a60_0;
S_0000023456fb6b50 .scope module, "srlcomplementUnit" "complement" 5 122, 17 13 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000023456fe6800 .functor NOT 8, v0000023456fb34c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023456fb4c80_0 .net "DATA2", 7 0, v0000023456fb34c0_0;  alias, 1 drivers
v0000023456fb4aa0_0 .net "RESULT", 7 0, L_0000023456fc2500;  alias, 1 drivers
v0000023456fb5220_0 .net *"_ivl_0", 7 0, L_0000023456fe6800;  1 drivers
L_0000023456ff0670 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023456fb4780_0 .net/2u *"_ivl_2", 7 0, L_0000023456ff0670;  1 drivers
L_0000023456fc2500 .delay 8 (10,10,10) L_0000023456fc2500/d;
L_0000023456fc2500/d .arith/sum 8, L_0000023456fe6800, L_0000023456ff0670;
S_0000023456fb6ce0 .scope module, "subMux" "mux" 5 114, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb4140_0 .net "IN1", 7 0, L_0000023456fe7600;  alias, 1 drivers
v0000023456fb3740_0 .net "IN2", 7 0, L_0000023456fc4940;  alias, 1 drivers
v0000023456fb3ba0_0 .var "OUT", 7 0;
v0000023456fb5a40_0 .net "SELECT", 0 0, v0000023456faf320_0;  1 drivers
E_0000023456f0d510 .event anyedge, v0000023456fb5a40_0, v0000023456fb5720_0, v0000023456fb4f00_0;
S_0000023456fb66a0 .scope module, "writeDataMux" "mux" 5 121, 15 10 0, S_0000023456ded5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000023456fb37e0_0 .net "IN1", 7 0, v0000023456fb25c0_0;  alias, 1 drivers
v0000023456fb41e0_0 .net "IN2", 7 0, v0000023456eebeb0_0;  alias, 1 drivers
v0000023456fb39c0_0 .var "OUT", 7 0;
v0000023456fb4be0_0 .net "SELECT", 0 0, v0000023456fb07c0_0;  1 drivers
E_0000023456f0d290 .event anyedge, v0000023456fb4be0_0, v0000023456eebeb0_0, v0000023456fb25c0_0;
    .scope S_0000023456ded420;
T_0 ;
    %wait E_0000023456f0db50;
    %load/vec4 v0000023456f83b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023456f84150_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0000023456f85690_0, 0, 1;
    %load/vec4 v0000023456f83b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.5, 9;
    %load/vec4 v0000023456f84150_0;
    %nor/r;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0 T_0.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.4, 8;
T_0.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.4, 8;
 ; End of false expr.
    %blend;
T_0.4;
    %pad/s 1;
    %store/vec4 v0000023456f843d0_0, 0, 1;
    %load/vec4 v0000023456f83b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000023456f84150_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %pad/s 1;
    %store/vec4 v0000023456f84a10_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023456ded420;
T_1 ;
    %wait E_0000023456f0a890;
    %load/vec4 v0000023456f843d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023456f83a70, 4;
    %store/vec4 v0000023456f84830_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f84830_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456f84e70_0, 4, 8;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023456f83a70, 4;
    %store/vec4 v0000023456f84970_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f84970_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456f84e70_0, 4, 8;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023456f83a70, 4;
    %store/vec4 v0000023456f84fb0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f84fb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456f84e70_0, 4, 8;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023456f83a70, 4;
    %store/vec4 v0000023456f83390_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f83390_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456f84e70_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f85690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f843d0_0, 0, 1;
T_1.0 ;
    %load/vec4 v0000023456f84a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000023456f846f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023456f84d30_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f84d30_0;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000023456f83a70, 4, 0;
    %load/vec4 v0000023456f846f0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023456f850f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f850f0_0;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000023456f83a70, 4, 0;
    %load/vec4 v0000023456f846f0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023456f85230_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f85230_0;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000023456f83a70, 4, 0;
    %load/vec4 v0000023456f846f0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000023456f85050_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456f85050_0;
    %load/vec4 v0000023456f852d0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000023456f83a70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f85690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f84a10_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023456ded420;
T_2 ;
    %wait E_0000023456f0c750;
    %load/vec4 v0000023456f84790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456f83c50_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000023456f83c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000023456f83c50_0;
    %store/vec4a v0000023456f83a70, 4, 0;
    %load/vec4 v0000023456f83c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456f83c50_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f85690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f843d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f84a10_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023456f23dc0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456e51940_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000023456e51940_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000023456e51940_0;
    %store/vec4a v0000023456f83930, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000023456e51940_0;
    %store/vec4a v0000023456e39330, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0000023456e51940_0;
    %store/vec4a v0000023456f84470, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000023456e51940_0;
    %store/vec4a v0000023456e40fa0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456ea1530_0, 0, 1;
    %load/vec4 v0000023456e51940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456e51940_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000023456f23dc0;
T_4 ;
    %wait E_0000023456f0d950;
    %load/vec4 v0000023456eedc10_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0000023456eeef70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %pad/s 1;
    %store/vec4 v0000023456eed490_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023456f23dc0;
T_5 ;
    %wait E_0000023456f0c690;
    %load/vec4 v0000023456eede90_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023456f857d0_0, 0;
    %load/vec4 v0000023456eede90_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0000023456e71030_0, 0;
    %load/vec4 v0000023456eede90_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0000023456f859b0_0, 0;
    %vpi_call 3 73 "$display", "time: %g\011Address: %b\012tag: %b \011\011index: %b \011\011offset: %b", $time, v0000023456eede90_0, v0000023456f857d0_0, v0000023456e71030_0, v0000023456f859b0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023456f23dc0;
T_6 ;
    %wait E_0000023456f0c3d0;
    %delay 9, 0;
    %load/vec4 v0000023456f832f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000023456f857d0_0;
    %load/vec4 v0000023456e40a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456e393d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456eed490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456ea1530_0, 0;
    %vpi_call 3 89 "$display", "WriteHit @ Time: %g", $time {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456e393d0_0, 0;
    %load/vec4 v0000023456eeef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456ea1530_0, 0;
    %vpi_call 3 96 "$display", "WriteMiss @ Time: %g", $time {0 0 0};
T_6.3 ;
T_6.1 ;
    %load/vec4 v0000023456eedc10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0000023456eeef70_0;
    %nor/r;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0000023456e393d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000023456f859b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000023456eebeb0_0, 10;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023456eebeb0_0, 10;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000023456eebeb0_0, 10;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000023456eebeb0_0, 10;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 24, 6;
    %assign/vec4 v0000023456eebeb0_0, 10;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.8 ;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023456f23dc0;
T_7 ;
    %wait E_0000023456f0a890;
    %load/vec4 v0000023456e393d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0000023456eedc10_0;
    %nor/r;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000023456eeef70_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023456f859b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000023456eef010_0;
    %store/vec4 v0000023456ed8de0_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456ed8de0_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0000023456eef010_0;
    %store/vec4 v0000023456ed7d00_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456ed7d00_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0000023456eef010_0;
    %store/vec4 v0000023456ed8160_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456ed8160_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0000023456eef010_0;
    %store/vec4 v0000023456ed7da0_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000023456ed7da0_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456e39330, 4, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023456e8c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %delay 10, 0;
    %load/vec4 v0000023456f84c90_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456e40fa0, 4, 0;
    %load/vec4 v0000023456ea1530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0000023456f859b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.13 ;
    %load/vec4 v0000023456eef010_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.17;
T_7.14 ;
    %load/vec4 v0000023456eef010_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v0000023456eef010_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0000023456eef010_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023456e40fa0, 4, 5;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456e39330, 4, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0000023456f859b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000023456eebeb0_0, 0, 8;
    %jmp T_7.23;
T_7.18 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023456eebeb0_0, 0, 8;
    %jmp T_7.23;
T_7.19 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023456eebeb0_0, 0, 8;
    %jmp T_7.23;
T_7.20 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023456eebeb0_0, 0, 8;
    %jmp T_7.23;
T_7.21 ;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0000023456eebeb0_0, 0, 8;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456eed490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456f83930, 4, 0;
    %load/vec4 v0000023456f857d0_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456f84470, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456ea1530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456e8c6f0_0, 0, 1;
T_7.9 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023456f23dc0;
T_8 ;
    %wait E_0000023456f0a290;
    %load/vec4 v0000023456f83cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000023456eedc10_0;
    %flag_set/vec4 10;
    %jmp/1 T_8.8, 10;
    %load/vec4 v0000023456eeef70_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_8.8;
    %flag_get/vec4 10;
    %jmp/0 T_8.7, 10;
    %load/vec4 v0000023456e41540_0;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0000023456e393d0_0;
    %nor/r;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000023456eedc10_0;
    %flag_set/vec4 10;
    %jmp/1 T_8.13, 10;
    %load/vec4 v0000023456eeef70_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_8.13;
    %flag_get/vec4 10;
    %jmp/0 T_8.12, 10;
    %load/vec4 v0000023456e41540_0;
    %and;
T_8.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v0000023456e393d0_0;
    %nor/r;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
T_8.10 ;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000023456f848d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
T_8.15 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000023456f848d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023456f83ed0_0, 0, 3;
T_8.17 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023456f23dc0;
T_9 ;
    %wait E_0000023456f0b010;
    %load/vec4 v0000023456f83cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f85910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f84330_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456f85910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f84330_0, 0, 1;
    %load/vec4 v0000023456f857d0_0;
    %load/vec4 v0000023456e71030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456eb91f0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023456f839d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456eed490_0, 0, 1;
    %load/vec4 v0000023456f848d0_0;
    %nor/r;
    %store/vec4 v0000023456e8c6f0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456f85910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456f84330_0, 0, 1;
    %load/vec4 v0000023456e40a00_0;
    %load/vec4 v0000023456e71030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456eb91f0_0, 0, 6;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023456e40fa0, 4;
    %store/vec4 v0000023456f839d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456eed490_0, 0, 1;
    %load/vec4 v0000023456f848d0_0;
    %load/vec4 v0000023456e71030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456e39330, 4, 0;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023456f23dc0;
T_10 ;
    %wait E_0000023456f0ae90;
    %load/vec4 v0000023456eee430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023456f83cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023456e51940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023456f83930, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000023456e51940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023456e39330, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0000023456e51940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023456f84470, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023456e51940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023456e40fa0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456ea1530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456e8c6f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023456f83ed0_0;
    %store/vec4 v0000023456f83cf0_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023456fae110;
T_11 ;
    %wait E_0000023456f0de90;
    %load/vec4 v0000023456fb2700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000023456fa3fb0_0;
    %store/vec4 v0000023456fb0d60_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023456fb2700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000023456fa4050_0;
    %store/vec4 v0000023456fb0d60_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023456fad940;
T_12 ;
    %wait E_0000023456f0dd50;
    %load/vec4 v0000023456fa1850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000023456fa2b10_0;
    %store/vec4 v0000023456fa36f0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023456fa1850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000023456fa3650_0;
    %store/vec4 v0000023456fa36f0_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000023456fa1850_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0000023456fa2bb0_0;
    %store/vec4 v0000023456fa36f0_0, 0, 8;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000023456fa1850_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0000023456fa2750_0;
    %store/vec4 v0000023456fa36f0_0, 0, 8;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023456facb30;
T_13 ;
    %wait E_0000023456f0ddd0;
    %load/vec4 v0000023456fa3a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000023456fa15d0_0;
    %store/vec4 v0000023456fa1c10_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023456fa3a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000023456fa2610_0;
    %store/vec4 v0000023456fa1c10_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000023456fa3a10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0000023456fa22f0_0;
    %store/vec4 v0000023456fa1c10_0, 0, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000023456fa3a10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0000023456fa17b0_0;
    %store/vec4 v0000023456fa1c10_0, 0, 8;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023456fadc60;
T_14 ;
    %wait E_0000023456f0d750;
    %load/vec4 v0000023456fa3830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000023456fa2c50_0;
    %store/vec4 v0000023456fa3970_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023456fa3830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0000023456fa2430_0;
    %store/vec4 v0000023456fa3970_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000023456fa3830_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0000023456fa2cf0_0;
    %store/vec4 v0000023456fa3970_0, 0, 8;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000023456fa3830_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0000023456fa26b0_0;
    %store/vec4 v0000023456fa3970_0, 0, 8;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023456faccc0;
T_15 ;
    %wait E_0000023456f0dd90;
    %load/vec4 v0000023456fa3d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000023456fa27f0_0;
    %store/vec4 v0000023456fa4190_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023456fa3d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0000023456fa3ab0_0;
    %store/vec4 v0000023456fa4190_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000023456fa3d30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000023456fa40f0_0;
    %store/vec4 v0000023456fa4190_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000023456fa3d30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0000023456fa3b50_0;
    %store/vec4 v0000023456fa4190_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000023456faddf0;
T_16 ;
    %wait E_0000023456f0ded0;
    %load/vec4 v0000023456fa3e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000023456fa3bf0_0;
    %store/vec4 v0000023456fa4230_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023456fa3e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000023456fa3dd0_0;
    %store/vec4 v0000023456fa4230_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000023456fa3e70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0000023456fa3f10_0;
    %store/vec4 v0000023456fa4230_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000023456fa3e70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0000023456fa3c90_0;
    %store/vec4 v0000023456fa4230_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000023456fad7b0;
T_17 ;
    %wait E_0000023456f0dcd0;
    %load/vec4 v0000023456fa3470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000023456fa31f0_0;
    %store/vec4 v0000023456fa3290_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000023456fa3470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0000023456fa35b0_0;
    %store/vec4 v0000023456fa3290_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000023456fad300;
T_18 ;
    %wait E_0000023456f0dc90;
    %delay 20, 0;
    %load/vec4 v0000023456fb2340_0;
    %store/vec4 v0000023456fb2660_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000023456d0fcf0;
T_19 ;
    %wait E_0000023456f0e050;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa2250_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa3330_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 2, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa2d90_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 3, 3;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa1e90_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 4, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa3510_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 5, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa29d0_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 6, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa33d0_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 1, 2;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 7, 4;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023456fa2070_0, 0, 8;
    %load/vec4 v0000023456fa21b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023456fa38d0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa2890_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa2a70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa1a30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa1710_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa30b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa1b70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %load/vec4 v0000023456fa1cb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fa1670_0, 4, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000023456dee4d0;
T_20 ;
    %wait E_0000023456f0dbd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456fb23e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023456fb1260_0, 0, 2;
    %load/vec4 v0000023456fb0b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.0 ;
    %load/vec4 v0000023456fb2ca0_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.1 ;
    %load/vec4 v0000023456fb2520_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %load/vec4 v0000023456fb25c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456fb23e0_0, 0, 1;
T_20.9 ;
    %jmp T_20.8;
T_20.2 ;
    %load/vec4 v0000023456fb2c00_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.3 ;
    %load/vec4 v0000023456fb2d40_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.4 ;
    %load/vec4 v0000023456fb0e00_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023456fb1260_0, 0, 2;
    %load/vec4 v0000023456fb0e00_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023456fb1260_0, 0, 2;
    %load/vec4 v0000023456fb0e00_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0000023456fb1620_0;
    %store/vec4 v0000023456fb25c0_0, 0, 8;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000023456fb69c0;
T_21 ;
    %wait E_0000023456f0a890;
    %load/vec4 v0000023456fb55e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fb57c0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000023456fb57c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000023456fb57c0_0;
    %store/vec4a v0000023456fb5540, 4, 0;
    %load/vec4 v0000023456fb57c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fb57c0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000023456fb3d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.4, 4;
    %delay 10, 0;
    %load/vec4 v0000023456fb4500_0;
    %load/vec4 v0000023456fb3f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000023456fb5540, 4, 0;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023456fb69c0;
T_22 ;
    %wait E_0000023456f0d590;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000023456fb6ce0;
T_23 ;
    %wait E_0000023456f0d510;
    %load/vec4 v0000023456fb5a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000023456fb4140_0;
    %store/vec4 v0000023456fb3ba0_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000023456fb5a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0000023456fb3740_0;
    %store/vec4 v0000023456fb3ba0_0, 0, 8;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000023456fad490;
T_24 ;
    %wait E_0000023456f0e110;
    %load/vec4 v0000023456fb43c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000023456fb3e20_0;
    %store/vec4 v0000023456fb48c0_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000023456fb43c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0000023456fb4000_0;
    %store/vec4 v0000023456fb48c0_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000023456fb7fa0;
T_25 ;
    %wait E_0000023456f0e150;
    %load/vec4 v0000023456fb3ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0000023456fb4960_0;
    %store/vec4 v0000023456fb5360_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000023456fb3ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0000023456fb4460_0;
    %store/vec4 v0000023456fb5360_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000023456fac360;
T_26 ;
    %wait E_0000023456f0e010;
    %load/vec4 v0000023456fb1b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0000023456fb18a0_0;
    %store/vec4 v0000023456fb0fe0_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000023456fb1b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0000023456fb1940_0;
    %store/vec4 v0000023456fb0fe0_0, 0, 8;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000023456fac4f0;
T_27 ;
    %wait E_0000023456f0dfd0;
    %load/vec4 v0000023456fb0c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0000023456fb2de0_0;
    %store/vec4 v0000023456fb31a0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000023456fb0c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0000023456fb2fc0_0;
    %store/vec4 v0000023456fb31a0_0, 0, 8;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000023456fac810;
T_28 ;
    %wait E_0000023456f0e190;
    %load/vec4 v0000023456fb4a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0000023456fb45a0_0;
    %store/vec4 v0000023456fb3880_0, 0, 8;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000023456fb4a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0000023456fb52c0_0;
    %store/vec4 v0000023456fb3880_0, 0, 8;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000023456fb6510;
T_29 ;
    %wait E_0000023456f0d210;
    %load/vec4 v0000023456fb59a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000023456fb3a60_0;
    %store/vec4 v0000023456fb4e60_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000023456fb59a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0000023456fb36a0_0;
    %store/vec4 v0000023456fb4e60_0, 0, 8;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000023456fb66a0;
T_30 ;
    %wait E_0000023456f0d290;
    %load/vec4 v0000023456fb4be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0000023456fb37e0_0;
    %store/vec4 v0000023456fb39c0_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000023456fb4be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0000023456fb41e0_0;
    %store/vec4 v0000023456fb39c0_0, 0, 8;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000023456ded5b0;
T_31 ;
    %wait E_0000023456f0d710;
    %delay 10, 0;
    %load/vec4 v0000023456fb5b80_0;
    %addi 4, 0, 32;
    %pad/u 8;
    %store/vec4 v0000023456faf960_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000023456ded5b0;
T_32 ;
    %wait E_0000023456f0a890;
    %load/vec4 v0000023456fb5e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %vpi_call 5 148 "$display", "RESET PC" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023456fb5b80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023456faf960_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000023456fb4fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %jmp T_32.3;
T_32.2 ;
    %delay 10, 0;
    %load/vec4 v0000023456fae9c0_0;
    %pad/u 32;
    %store/vec4 v0000023456fb5b80_0, 0, 32;
T_32.3 ;
T_32.1 ;
    %vpi_call 5 160 "$monitor", "time: %g \011PC: %b", $time, v0000023456fb5b80_0 {0 0 0};
    %jmp T_32;
    .thread T_32;
    .scope S_0000023456ded5b0;
T_33 ;
    %wait E_0000023456f0dd10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb6120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb5ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb4d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb5f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fae920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb07c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456fae380_0, 0, 1;
    %vpi_call 5 206 "$display", "time=%g  \011INSTRCTION: %b_%b_%b_%b", $time, &PV<v0000023456fb3c40_0, 24, 8>, &PV<v0000023456fb3c40_0, 16, 8>, &PV<v0000023456fb3c40_0, 8, 8>, &PV<v0000023456fb3c40_0, 0, 8> {0 0 0};
    %load/vec4 v0000023456fb3c40_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0000023456fb61c0_0, 0;
    %load/vec4 v0000023456fb3c40_0;
    %parti/s 8, 16, 6;
    %pad/u 3;
    %assign/vec4 v0000023456fafdc0_0, 0;
    %load/vec4 v0000023456fb3c40_0;
    %parti/s 8, 8, 5;
    %pad/u 3;
    %assign/vec4 v0000023456fb5c20_0, 0;
    %load/vec4 v0000023456fb3c40_0;
    %parti/s 8, 0, 2;
    %pad/u 3;
    %assign/vec4 v0000023456fb5fe0_0, 0;
    %load/vec4 v0000023456fb3c40_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000023456fb3380_0, 0;
    %load/vec4 v0000023456fb3c40_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023456fb34c0_0, 0;
    %delay 10, 0;
    %load/vec4 v0000023456fb61c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %jmp T_33.18;
T_33.0 ;
    %vpi_call 5 224 "$display", "Loadi" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.1 ;
    %vpi_call 5 232 "$display", "Move" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.2 ;
    %vpi_call 5 241 "$display", "Add" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.3 ;
    %vpi_call 5 250 "$display", "Sub" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.4 ;
    %vpi_call 5 260 "$display", "AND" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.5 ;
    %vpi_call 5 269 "$display", "OR" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.6 ;
    %vpi_call 5 278 "$display", "JUMP" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456fb6120_0, 0, 1;
    %jmp T_33.18;
T_33.7 ;
    %vpi_call 5 284 "$display", "BEQ" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb5ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb4d20_0, 0;
    %jmp T_33.18;
T_33.8 ;
    %vpi_call 5 294 "$display", "MULT" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.9 ;
    %vpi_call 5 303 "$display", "SLL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.10 ;
    %vpi_call 5 311 "$display", "SRL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb50e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.11 ;
    %vpi_call 5 320 "$display", "SRA" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb50e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.12 ;
    %vpi_call 5 329 "$display", "ROR" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb50e0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.13 ;
    %vpi_call 5 338 "$display", "BNE" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb5ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %jmp T_33.18;
T_33.14 ;
    %vpi_call 5 347 "$display", "LWD" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb5f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb07c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.15 ;
    %vpi_call 5 358 "$display", "LWI" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb5f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb07c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae380_0, 0;
    %jmp T_33.18;
T_33.16 ;
    %vpi_call 5 368 "$display", "SWD" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae920_0, 0;
    %jmp T_33.18;
T_33.17 ;
    %vpi_call 5 377 "$display", "SWI" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456faf320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023456fb0400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023456fb5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023456fae920_0, 0;
    %jmp T_33.18;
T_33.18 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000023456f1e540;
T_34 ;
    %wait E_0000023456f0d710;
    %delay 20, 0;
    %load/vec4 v0000023456fb02c0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023456fae420, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fb00e0_0, 4, 8;
    %load/vec4 v0000023456fb02c0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023456fae420, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fb00e0_0, 4, 8;
    %load/vec4 v0000023456fb02c0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023456fae420, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fb00e0_0, 4, 8;
    %ix/getv 4, v0000023456fb02c0_0;
    %load/vec4a v0000023456fae420, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023456fb00e0_0, 4, 8;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000023456f1e540;
T_35 ;
    %vpi_call 2 60 "$readmemb", "instr_mem.mem", v0000023456fae420 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000023456f1e540;
T_36 ;
    %vpi_call 2 93 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023456ded5b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
T_36.0 ;
    %load/vec4 v0000023456fafb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call 2 97 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023456fb5540, v0000023456fafb40_0 > {0 0 0};
    %load/vec4 v0000023456fafb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
T_36.2 ;
    %load/vec4 v0000023456fafb40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_36.3, 5;
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023456f83a70, v0000023456fafb40_0 > {0 0 0};
    %load/vec4 v0000023456fafb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
T_36.4 ;
    %load/vec4 v0000023456fafb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.5, 5;
    %vpi_call 2 103 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023456e40fa0, v0000023456fafb40_0 > {0 0 0};
    %load/vec4 v0000023456fafb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
    %jmp T_36.4;
T_36.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
T_36.6 ;
    %load/vec4 v0000023456fafb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.7, 5;
    %vpi_call 2 106 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023456f83930, v0000023456fafb40_0 > {0 0 0};
    %load/vec4 v0000023456fafb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
T_36.8 ;
    %load/vec4 v0000023456fafb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.9, 5;
    %vpi_call 2 109 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023456e39330, v0000023456fafb40_0 > {0 0 0};
    %load/vec4 v0000023456fafb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
    %jmp T_36.8;
T_36.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
T_36.10 ;
    %load/vec4 v0000023456fafb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.11, 5;
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023456f84470, v0000023456fafb40_0 > {0 0 0};
    %load/vec4 v0000023456fafb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023456fafb40_0, 0, 32;
    %jmp T_36.10;
T_36.11 ;
    %vpi_call 2 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023456f23dc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456fafaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456fafd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023456fafaa0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023456fafaa0_0, 0, 1;
    %delay 6200, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000023456f1e540;
T_37 ;
    %delay 40, 0;
    %load/vec4 v0000023456fafd20_0;
    %inv;
    %store/vec4 v0000023456fafd20_0, 0, 1;
    %jmp T_37;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./dcacheFSM.v";
    "./dmem_for_dcache.v";
    "./cpu.v";
    "./alu.v";
    "./add.v";
    "./and.v";
    "./forward.v";
    "./mul.v";
    "./adder_8bit.v";
    "./fullAdder.v";
    "./or.v";
    "./shift.v";
    "./mux.v";
    "./mux4.v";
    "./complement.v";
    "./reg_file.v";
