Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct 20 17:23:42 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_module_timing_summary_routed.rpt -pb TOP_module_timing_summary_routed.pb -rpx TOP_module_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       3           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (390)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: memory_unit/num2display/divisor_freq/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (390)
--------------------------------
 There are 390 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0                  879        0.045        0.000                      0                  879        3.000        0.000                       0                   393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.560        0.000                      0                  846        0.116        0.000                      0                  846        5.750        0.000                       0                   389  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.561        0.000                      0                  846        0.116        0.000                      0                  846        5.750        0.000                       0                   389  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.560        0.000                      0                  846        0.045        0.000                      0                  846  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.560        0.000                      0                  846        0.045        0.000                      0                  846  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          9.173        0.000                      0                   33        0.632        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.173        0.000                      0                   33        0.560        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.173        0.000                      0                   33        0.560        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        9.174        0.000                      0                   33        0.632        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.812ns  (logic 5.745ns (48.639%)  route 6.067ns (51.361%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.983 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.983    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.072    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 5.634ns (48.151%)  route 6.067ns (51.849%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.872 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.872    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.072    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 5.631ns (48.138%)  route 6.067ns (51.862%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.869    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 5.610ns (48.045%)  route 6.067ns (51.955%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.848 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.848    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 5.536ns (47.714%)  route 6.067ns (52.286%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.774 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.774    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 5.520ns (47.641%)  route 6.067ns (52.359%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.758 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.758    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 5.517ns (47.628%)  route 6.067ns (52.372%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.563ns  (logic 5.496ns (47.533%)  route 6.067ns (52.467%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.734 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.734    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.489ns  (logic 5.422ns (47.195%)  route 6.067ns (52.805%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.660 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.660    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 5.406ns (47.121%)  route 6.067ns (52.879%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.644 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[14]/Q
                         net (fo=5, routed)           0.064    -0.396    memory_unit/vector_calc/SQRT/Q[2]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.351 r  memory_unit/vector_calc/SQRT/t_sqrteuc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    memory_unit/vector_calc/SQRT_n_10
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.467    memory_unit/vector_calc/t_sqrteuc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.085    -0.339    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  memory_unit/addr_ctrl/address_counter_rapido/count[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.294    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[10]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.092    -0.460    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.594    -0.570    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/num2display/nolabel_line42/shift_reg[23]/Q
                         net (fo=4, routed)           0.087    -0.342    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[23]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  memory_unit/num2display/nolabel_line42/shift[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    memory_unit/num2display/nolabel_line42/shift[24]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.865    -0.808    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092    -0.465    memory_unit/num2display/nolabel_line42/shift_reg[24]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.418%)  route 0.117ns (38.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[11]/Q
                         net (fo=5, routed)           0.117    -0.343    memory_unit/vector_calc/SQRT/Q[1]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.298 r  memory_unit/vector_calc/SQRT/t_sqrteuc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    memory_unit/vector_calc/SQRT_n_13
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.467    memory_unit/vector_calc/t_sqrteuc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.286 r  memory_unit/vector_calc/SQRT/i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    memory_unit/vector_calc/SQRT/p_0_in__2[2]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.131    -0.455    memory_unit/vector_calc/SQRT/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/t_sqrteuc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.366%)  route 0.116ns (35.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  memory_unit/vector_calc/t_sqrteuc_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.322    memory_unit/rx_logic/Q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  memory_unit/rx_logic/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.447    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  memory_unit/vector_calc/SQRT/i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    memory_unit/vector_calc/SQRT/p_0_in__2[1]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.121    -0.465    memory_unit/vector_calc/SQRT/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.315    memory_unit/addr_ctrl/address_counter_rapido/Q[0]
    SLICE_X5Y65          LUT5 (Prop_lut5_I1_O)        0.048    -0.267 r  memory_unit/addr_ctrl/address_counter_rapido/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[4]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.107    -0.445    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/base_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.338    memory_unit/vector_calc/SQRT/base_reg_n_0_[2]
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.066    -0.520    memory_unit/vector_calc/SQRT/base_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X5Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter/count_reg[5]/Q
                         net (fo=3, routed)           0.112    -0.312    memory_unit/addr_ctrl/count_reg[5]
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.869    -0.804    memory_unit/addr_ctrl/CLK
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.053    -0.497    memory_unit/addr_ctrl/addr_count_2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y28     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y28     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y29     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y29     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.812ns  (logic 5.745ns (48.639%)  route 6.067ns (51.361%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.983 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.983    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.071    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 5.634ns (48.151%)  route 6.067ns (51.849%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.872 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.872    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.071    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 5.631ns (48.138%)  route 6.067ns (51.862%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.869    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 5.610ns (48.045%)  route 6.067ns (51.955%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.848 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.848    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 5.536ns (47.714%)  route 6.067ns (52.286%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.774 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.774    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 5.520ns (47.641%)  route 6.067ns (52.359%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.758 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.758    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 5.517ns (47.628%)  route 6.067ns (52.372%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.563ns  (logic 5.496ns (47.533%)  route 6.067ns (52.467%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.734 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.734    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.489ns  (logic 5.422ns (47.195%)  route 6.067ns (52.805%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.660 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.660    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 5.406ns (47.121%)  route 6.067ns (52.879%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.644 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[14]/Q
                         net (fo=5, routed)           0.064    -0.396    memory_unit/vector_calc/SQRT/Q[2]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.351 r  memory_unit/vector_calc/SQRT/t_sqrteuc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    memory_unit/vector_calc/SQRT_n_10
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.467    memory_unit/vector_calc/t_sqrteuc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.085    -0.339    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  memory_unit/addr_ctrl/address_counter_rapido/count[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.294    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[10]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.092    -0.460    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.594    -0.570    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/num2display/nolabel_line42/shift_reg[23]/Q
                         net (fo=4, routed)           0.087    -0.342    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[23]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  memory_unit/num2display/nolabel_line42/shift[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    memory_unit/num2display/nolabel_line42/shift[24]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.865    -0.808    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092    -0.465    memory_unit/num2display/nolabel_line42/shift_reg[24]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.418%)  route 0.117ns (38.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[11]/Q
                         net (fo=5, routed)           0.117    -0.343    memory_unit/vector_calc/SQRT/Q[1]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.298 r  memory_unit/vector_calc/SQRT/t_sqrteuc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    memory_unit/vector_calc/SQRT_n_13
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.467    memory_unit/vector_calc/t_sqrteuc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.286 r  memory_unit/vector_calc/SQRT/i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    memory_unit/vector_calc/SQRT/p_0_in__2[2]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.131    -0.455    memory_unit/vector_calc/SQRT/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/t_sqrteuc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.366%)  route 0.116ns (35.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  memory_unit/vector_calc/t_sqrteuc_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.322    memory_unit/rx_logic/Q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  memory_unit/rx_logic/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.447    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  memory_unit/vector_calc/SQRT/i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    memory_unit/vector_calc/SQRT/p_0_in__2[1]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.121    -0.465    memory_unit/vector_calc/SQRT/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.315    memory_unit/addr_ctrl/address_counter_rapido/Q[0]
    SLICE_X5Y65          LUT5 (Prop_lut5_I1_O)        0.048    -0.267 r  memory_unit/addr_ctrl/address_counter_rapido/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[4]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.107    -0.445    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/base_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.338    memory_unit/vector_calc/SQRT/base_reg_n_0_[2]
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.066    -0.520    memory_unit/vector_calc/SQRT/base_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X5Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter/count_reg[5]/Q
                         net (fo=3, routed)           0.112    -0.312    memory_unit/addr_ctrl/count_reg[5]
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.869    -0.804    memory_unit/addr_ctrl/CLK
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.053    -0.497    memory_unit/addr_ctrl/addr_count_2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y28     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y28     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y29     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y29     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X8Y66      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X8Y67      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.812ns  (logic 5.745ns (48.639%)  route 6.067ns (51.361%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.983 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.983    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.072    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 5.634ns (48.151%)  route 6.067ns (51.849%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.872 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.872    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.072    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 5.631ns (48.138%)  route 6.067ns (51.862%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.869    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 5.610ns (48.045%)  route 6.067ns (51.955%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.848 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.848    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 5.536ns (47.714%)  route 6.067ns (52.286%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.774 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.774    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 5.520ns (47.641%)  route 6.067ns (52.359%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.758 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.758    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 5.517ns (47.628%)  route 6.067ns (52.372%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.563ns  (logic 5.496ns (47.533%)  route 6.067ns (52.467%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.734 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.734    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.489ns  (logic 5.422ns (47.195%)  route 6.067ns (52.805%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.660 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.660    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 5.406ns (47.121%)  route 6.067ns (52.879%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.644 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[14]/Q
                         net (fo=5, routed)           0.064    -0.396    memory_unit/vector_calc/SQRT/Q[2]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.351 r  memory_unit/vector_calc/SQRT/t_sqrteuc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    memory_unit/vector_calc/SQRT_n_10
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.072    -0.517    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.396    memory_unit/vector_calc/t_sqrteuc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.085    -0.339    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  memory_unit/addr_ctrl/address_counter_rapido/count[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.294    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[10]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.072    -0.481    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.092    -0.389    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.594    -0.570    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/num2display/nolabel_line42/shift_reg[23]/Q
                         net (fo=4, routed)           0.087    -0.342    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[23]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  memory_unit/num2display/nolabel_line42/shift[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    memory_unit/num2display/nolabel_line42/shift[24]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.865    -0.808    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/C
                         clock pessimism              0.251    -0.557    
                         clock uncertainty            0.072    -0.486    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092    -0.394    memory_unit/num2display/nolabel_line42/shift_reg[24]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.418%)  route 0.117ns (38.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[11]/Q
                         net (fo=5, routed)           0.117    -0.343    memory_unit/vector_calc/SQRT/Q[1]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.298 r  memory_unit/vector_calc/SQRT/t_sqrteuc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    memory_unit/vector_calc/SQRT_n_13
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.072    -0.517    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.396    memory_unit/vector_calc/t_sqrteuc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.286 r  memory_unit/vector_calc/SQRT/i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    memory_unit/vector_calc/SQRT/p_0_in__2[2]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.131    -0.384    memory_unit/vector_calc/SQRT/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/t_sqrteuc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.366%)  route 0.116ns (35.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  memory_unit/vector_calc/t_sqrteuc_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.322    memory_unit/rx_logic/Q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  memory_unit/rx_logic/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.072    -0.496    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.376    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  memory_unit/vector_calc/SQRT/i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    memory_unit/vector_calc/SQRT/p_0_in__2[1]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.121    -0.394    memory_unit/vector_calc/SQRT/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.315    memory_unit/addr_ctrl/address_counter_rapido/Q[0]
    SLICE_X5Y65          LUT5 (Prop_lut5_I1_O)        0.048    -0.267 r  memory_unit/addr_ctrl/address_counter_rapido/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[4]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.072    -0.481    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.107    -0.374    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/base_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.338    memory_unit/vector_calc/SQRT/base_reg_n_0_[2]
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.066    -0.449    memory_unit/vector_calc/SQRT/base_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X5Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter/count_reg[5]/Q
                         net (fo=3, routed)           0.112    -0.312    memory_unit/addr_ctrl/count_reg[5]
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.869    -0.804    memory_unit/addr_ctrl/CLK
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.072    -0.479    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.053    -0.426    memory_unit/addr_ctrl/addr_count_2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.812ns  (logic 5.745ns (48.639%)  route 6.067ns (51.361%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.983 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.983    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.072    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 5.634ns (48.151%)  route 6.067ns (51.849%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.993 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.649 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.872 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.872    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.513    10.993    memory_unit/vector_calc/CLK
    SLICE_X9Y79          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.559    11.552    
                         clock uncertainty           -0.072    11.481    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    11.543    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 5.631ns (48.138%)  route 6.067ns (51.862%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.869 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.869    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 5.610ns (48.045%)  route 6.067ns (51.955%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.848 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.848    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 5.536ns (47.714%)  route 6.067ns (52.286%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.774 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.774    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 5.520ns (47.641%)  route 6.067ns (52.359%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.535 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.535    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.758 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.758    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.512    10.992    memory_unit/vector_calc/CLK
    SLICE_X9Y78          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    11.542    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 5.517ns (47.628%)  route 6.067ns (52.372%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.563ns  (logic 5.496ns (47.533%)  route 6.067ns (52.467%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.734 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.734    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.489ns  (logic 5.422ns (47.195%)  route 6.067ns (52.805%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.660 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.660    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 5.406ns (47.121%)  route 6.067ns (52.879%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/vector_calc/CLK
    SLICE_X6Y70          FDRE                                         r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/vector_calc/abs1_carry_i_3_psbram_3/Q
                         net (fo=7, routed)           0.947     0.637    memory_unit/vector_calc/douta[2]
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.124     0.761 r  memory_unit/vector_calc/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.761    memory_unit/vector_calc/abs1_carry_i_7_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.294 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.142     2.436    memory_unit/vector_calc/abs1
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.149     2.585 r  memory_unit/vector_calc/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.585    memory_unit/vector_calc/i__carry_i_1__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.938 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.938    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.160 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          1.080     4.240    memory_unit/vector_calc/A[4]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.325     4.565 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.558     5.124    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.348     5.472 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.472    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.022 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.022    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.244 r  memory_unit/vector_calc/euc1__0_carry__1/O[0]
                         net (fo=5, routed)           0.625     6.869    memory_unit/vector_calc/euc1__0_carry__1_n_7
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.299     7.168 r  memory_unit/vector_calc/euc1__58_carry__0_i_10/O
                         net (fo=1, routed)           0.406     7.575    memory_unit/vector_calc/euc1__58_carry__0_i_10_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.699 r  memory_unit/vector_calc/euc1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.713     8.411    memory_unit/vector_calc/euc1__58_carry__0_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.807 r  memory_unit/vector_calc/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    memory_unit/vector_calc/euc1__58_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.122 r  memory_unit/vector_calc/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.716    memory_unit/vector_calc/euc1[14]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.307    10.023 r  memory_unit/vector_calc/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.023    memory_unit/vector_calc/euc[12]_i_3_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.421 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.644 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y77          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    11.540    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[14]/Q
                         net (fo=5, routed)           0.064    -0.396    memory_unit/vector_calc/SQRT/Q[2]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.351 r  memory_unit/vector_calc/SQRT/t_sqrteuc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    memory_unit/vector_calc/SQRT_n_10
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[6]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.072    -0.517    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.396    memory_unit/vector_calc/t_sqrteuc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.085    -0.339    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  memory_unit/addr_ctrl/address_counter_rapido/count[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.294    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[10]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.072    -0.481    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.092    -0.389    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.594    -0.570    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/num2display/nolabel_line42/shift_reg[23]/Q
                         net (fo=4, routed)           0.087    -0.342    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[23]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  memory_unit/num2display/nolabel_line42/shift[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    memory_unit/num2display/nolabel_line42/shift[24]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.865    -0.808    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/C
                         clock pessimism              0.251    -0.557    
                         clock uncertainty            0.072    -0.486    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092    -0.394    memory_unit/num2display/nolabel_line42/shift_reg[24]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/t_sqrteuc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.418%)  route 0.117ns (38.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/y_reg[11]/Q
                         net (fo=5, routed)           0.117    -0.343    memory_unit/vector_calc/SQRT/Q[1]
    SLICE_X10Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.298 r  memory_unit/vector_calc/SQRT/t_sqrteuc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    memory_unit/vector_calc/SQRT_n_13
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[3]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.072    -0.517    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121    -0.396    memory_unit/vector_calc/t_sqrteuc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.286 r  memory_unit/vector_calc/SQRT/i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    memory_unit/vector_calc/SQRT/p_0_in__2[2]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.131    -0.384    memory_unit/vector_calc/SQRT/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/t_sqrteuc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.366%)  route 0.116ns (35.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/CLK
    SLICE_X10Y73         FDRE                                         r  memory_unit/vector_calc/t_sqrteuc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  memory_unit/vector_calc/t_sqrteuc_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.322    memory_unit/rx_logic/Q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  memory_unit/rx_logic/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.072    -0.496    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.376    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.565    -0.599    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDSE                                         r  memory_unit/vector_calc/SQRT/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  memory_unit/vector_calc/SQRT/i_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.334    memory_unit/vector_calc/SQRT/i_reg_n_0_[0]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  memory_unit/vector_calc/SQRT/i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    memory_unit/vector_calc/SQRT/p_0_in__2[1]
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/i_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.121    -0.394    memory_unit/vector_calc/SQRT/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.315    memory_unit/addr_ctrl/address_counter_rapido/Q[0]
    SLICE_X5Y65          LUT5 (Prop_lut5_I1_O)        0.048    -0.267 r  memory_unit/addr_ctrl/address_counter_rapido/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    memory_unit/addr_ctrl/address_counter_rapido/p_0_in__1[4]
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.072    -0.481    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.107    -0.374    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.563    -0.601    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y73         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  memory_unit/vector_calc/SQRT/base_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.338    memory_unit/vector_calc/SQRT/base_reg_n_0_[2]
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y72         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.066    -0.449    memory_unit/vector_calc/SQRT/base_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.599    -0.565    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X5Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  memory_unit/addr_ctrl/address_counter/count_reg[5]/Q
                         net (fo=3, routed)           0.112    -0.312    memory_unit/addr_ctrl/count_reg[5]
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.869    -0.804    memory_unit/addr_ctrl/CLK
    SLICE_X6Y64          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.072    -0.479    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.053    -0.426    memory_unit/addr_ctrl/addr_count_2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.661    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.072    -0.460    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.072    -0.460    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.072    -0.460    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.590    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.072    -0.460    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.072    -0.460    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.072    -0.460    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.072    -0.459    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.590    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.795ns (29.592%)  route 1.892ns (70.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          1.051     1.784    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.071    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.071    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[8]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.071    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.795ns (30.746%)  route 1.791ns (69.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.951     1.683    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.597    11.077    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[9]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.071    11.565    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.609    10.956    memory_unit/addr_ctrl/address_counter_tx/count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[2]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.795ns (31.229%)  route 1.751ns (68.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.637    -0.903    main_FSM/CLK
    SLICE_X8Y67          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.840     0.415    main_FSM/Q[2]
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.317     0.732 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.911     1.643    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X7Y64          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X7Y64          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.609    10.957    memory_unit/addr_ctrl/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  9.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.711%)  route 0.420ns (69.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.341     0.008    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y66          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.806    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y66          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.368     0.035    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.227%)  route 0.450ns (70.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.567    -0.597    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X11Y69         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.078    -0.378    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.333 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.372     0.039    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X4Y65          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.868    -0.805    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X4Y65          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.661    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 4.502ns (39.292%)  route 6.956ns (60.708%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     4.657    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     4.781 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.127     7.908    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.458 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.458    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.942ns  (logic 4.445ns (40.624%)  route 6.497ns (59.376%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.784     4.468    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.124     4.592 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.857     7.449    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.942 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.942    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.865ns  (logic 4.741ns (43.640%)  route 6.123ns (56.360%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     4.657    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.150     4.807 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.294     7.101    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    10.865 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.865    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.724ns  (logic 4.098ns (38.210%)  route 6.626ns (61.790%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          2.082     2.538    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124     2.662 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.544     7.206    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.724 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.724    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.702ns  (logic 4.761ns (44.487%)  route 5.941ns (55.513%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.784     4.468    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.153     4.621 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.301     6.922    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    10.702 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.702    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 4.489ns (42.474%)  route 6.080ns (57.526%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.898     4.582    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.124     4.706 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.326     7.032    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.570 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.570    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 4.741ns (45.334%)  route 5.717ns (54.666%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     4.668    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.150     4.818 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.876     6.695    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    10.457 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.457    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.177ns  (logic 4.486ns (44.074%)  route 5.692ns (55.926%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.199     1.655    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     1.779 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     2.590    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.714 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     3.560    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     3.684 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     4.668    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.851     6.644    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.177 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.177    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 4.132ns (47.318%)  route 4.600ns (52.682%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          2.274     2.730    memory_unit/rx_logic/AN[0][1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     2.854 r  memory_unit/rx_logic/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.326     5.180    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.733 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.733    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 1.631ns (20.230%)  route 6.431ns (79.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.868     8.062    memory_unit/num2display/nolabel_line50/contador_anodos/AR[0]
    SLICE_X1Y68          FDCE                                         f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.183ns (37.905%)  route 0.300ns (62.095%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.180     0.321    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X1Y68          LUT3 (Prop_lut3_I2_O)        0.042     0.363 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[2]_i_1__2/O
                         net (fo=1, routed)           0.119     0.483    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]_i_1__2_n_0
    SLICE_X1Y68          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.185ns (27.477%)  route 0.488ns (72.523%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.372     0.513    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X2Y71          LUT1 (Prop_lut1_I0_O)        0.044     0.557 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[0]_i_1__2/O
                         net (fo=1, routed)           0.116     0.673    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]_i_1__2_n_0
    SLICE_X3Y71          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.184ns (19.400%)  route 0.764ns (80.600%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.393     0.534    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X1Y69          LUT2 (Prop_lut2_I0_O)        0.043     0.577 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[1]_i_1__2/O
                         net (fo=1, routed)           0.372     0.948    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]_i_1__2_n_0
    SLICE_X1Y68          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.438ns (69.781%)  route 0.623ns (30.219%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.280     0.421    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.466 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.809    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.061 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.061    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.437ns (64.854%)  route 0.779ns (35.146%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.497     0.638    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.683 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.965    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.215 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.215    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.461ns (64.290%)  route 0.811ns (35.710%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.231     0.372    memory_unit/rx_logic/AN[0][2]
    SLICE_X1Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.417 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     0.997    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.272 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.272    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.440ns (61.388%)  route 0.906ns (38.612%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.326     0.467    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.045     0.512 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.092    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.346 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.346    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.510ns (59.950%)  route 1.009ns (40.050%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.176     0.317    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X2Y70          LUT6 (Prop_lut6_I2_O)        0.045     0.362 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.103     0.465    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I5_O)        0.045     0.510 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.319     0.829    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.045     0.874 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.285    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.519 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.519    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.422ns (55.429%)  route 1.144ns (44.571%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.694     0.835    memory_unit/rx_logic/AN[0][0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.880 r  memory_unit/rx_logic/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.330    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.566 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.566    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.422ns (54.483%)  route 1.188ns (45.517%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.703     0.844    memory_unit/rx_logic/AN[0][2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.889 r  memory_unit/rx_logic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.486     1.374    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.611 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.611    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.617ns  (logic 4.160ns (35.804%)  route 7.458ns (64.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.635    -0.905    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          2.914     2.527    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     2.651 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.544     7.195    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.713 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.713    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.478ns  (logic 4.555ns (39.688%)  route 6.922ns (60.312%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.628    -0.912    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/Q
                         net (fo=1, routed)           1.014     0.621    uart_basic_inst/uart_tx_blk/tx_data_reg[5]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.745 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.573     1.318    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I2_O)        0.150     1.468 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.335     6.803    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.763    10.566 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    10.566    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.132ns  (logic 4.564ns (41.002%)  route 6.568ns (58.998%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     3.502    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     3.626 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.127     6.753    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.303 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.303    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 4.507ns (42.457%)  route 6.108ns (57.543%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.784     3.312    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.124     3.436 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.857     6.294    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.787 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.787    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 4.803ns (45.580%)  route 5.735ns (54.420%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     3.502    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.150     3.652 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.294     5.946    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     9.710 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.710    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.375ns  (logic 4.823ns (46.485%)  route 5.552ns (53.515%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.784     3.312    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.153     3.465 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.301     5.767    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.547 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.547    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 4.551ns (44.434%)  route 5.692ns (55.566%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.898     3.427    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.124     3.551 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.326     5.877    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.414 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.414    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 4.803ns (47.407%)  route 5.328ns (52.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     3.513    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.150     3.663 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.876     5.539    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.302 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.302    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.851ns  (logic 4.548ns (46.165%)  route 5.303ns (53.835%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     3.513    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     3.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.851     5.488    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.022 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.022    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.178ns (43.980%)  route 5.321ns (56.020%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.635    -0.905    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          3.260     2.874    memory_unit/rx_logic/sel_op[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     2.998 r  memory_unit/rx_logic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.058    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.594 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.594    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.465ns (62.185%)  route 0.891ns (37.815%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.319     0.097    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.045     0.142 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.411     0.553    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.787 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.787    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.461ns (59.069%)  route 1.013ns (40.931%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/rx_logic/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.670     0.238    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X0Y70          LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.625    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.878 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.878    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.553ns (63.236%)  route 0.903ns (36.764%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.319     0.097    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.044     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.423     0.564    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     1.887 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.887    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.510ns (61.195%)  route 0.958ns (38.805%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/Q
                         net (fo=1, routed)           0.147    -0.294    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[31]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.099    -0.195 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.181    -0.014    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[3]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.045     0.031 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.629     0.660    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.898 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.898    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.579ns (62.655%)  route 0.941ns (37.345%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.187    -0.035    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.051     0.016 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.593     0.609    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     1.952 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.952    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.425ns (54.530%)  route 1.188ns (45.470%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.187    -0.035    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.045     0.010 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.840     0.850    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.045 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.045    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.554ns (59.046%)  route 1.078ns (40.954%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.309     0.086    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.045     0.131 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.608     0.740    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.323     2.063 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.063    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.498ns (55.841%)  route 1.184ns (44.159%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          0.903     0.454    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.099     0.553 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.835    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.086 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.086    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.463ns (54.117%)  route 1.240ns (45.883%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/rx_logic/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.661     0.229    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.580     0.853    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.107 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.107    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.484ns (52.824%)  route 1.325ns (47.176%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/rx_logic/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.745     0.313    memory_unit/rx_logic/sel_op[0]
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     0.938    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.213 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.213    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.617ns  (logic 4.160ns (35.804%)  route 7.458ns (64.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.635    -0.905    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          2.914     2.527    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     2.651 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.544     7.195    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.713 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.713    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.478ns  (logic 4.555ns (39.688%)  route 6.922ns (60.312%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.628    -0.912    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/Q
                         net (fo=1, routed)           1.014     0.621    uart_basic_inst/uart_tx_blk/tx_data_reg[5]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.745 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.573     1.318    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I2_O)        0.150     1.468 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.335     6.803    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.763    10.566 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    10.566    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.132ns  (logic 4.564ns (41.002%)  route 6.568ns (58.998%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     3.502    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     3.626 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.127     6.753    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.303 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.303    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 4.507ns (42.457%)  route 6.108ns (57.543%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.784     3.312    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.124     3.436 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.857     6.294    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.787 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.787    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 4.803ns (45.580%)  route 5.735ns (54.420%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.973     3.502    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.150     3.652 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.294     5.946    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     9.710 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.710    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.375ns  (logic 4.823ns (46.485%)  route 5.552ns (53.515%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.784     3.312    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.153     3.465 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.301     5.767    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.547 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.547    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 4.551ns (44.434%)  route 5.692ns (55.566%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.898     3.427    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.124     3.551 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.326     5.877    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.414 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.414    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 4.803ns (47.407%)  route 5.328ns (52.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     3.513    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.150     3.663 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.876     5.539    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.302 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.302    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.851ns  (logic 4.548ns (46.165%)  route 5.303ns (53.835%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.711    -0.829    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y71          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.810     0.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811     1.435    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.846     2.405    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.529 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.984     3.513    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     3.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.851     5.488    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.022 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.022    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.178ns (43.980%)  route 5.321ns (56.020%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.635    -0.905    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          3.260     2.874    memory_unit/rx_logic/sel_op[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     2.998 r  memory_unit/rx_logic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.058    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.594 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.594    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.465ns (62.185%)  route 0.891ns (37.815%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.319     0.097    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.045     0.142 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.411     0.553    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.787 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.787    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.461ns (59.069%)  route 1.013ns (40.931%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/rx_logic/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.670     0.238    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X0Y70          LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.625    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.878 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.878    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.553ns (63.236%)  route 0.903ns (36.764%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.319     0.097    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.044     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.423     0.564    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     1.887 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.887    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.510ns (61.195%)  route 0.958ns (38.805%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/Q
                         net (fo=1, routed)           0.147    -0.294    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[31]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.099    -0.195 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.181    -0.014    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[3]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.045     0.031 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.629     0.660    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.898 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.898    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.579ns (62.655%)  route 0.941ns (37.345%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.187    -0.035    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.051     0.016 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.593     0.609    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     1.952 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.952    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.425ns (54.530%)  route 1.188ns (45.470%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.187    -0.035    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.045     0.010 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.840     0.850    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.045 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.045    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.554ns (59.046%)  route 1.078ns (40.954%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.569    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.161    -0.267    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.309     0.086    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.045     0.131 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.608     0.740    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.323     2.063 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.063    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.498ns (55.841%)  route 1.184ns (44.159%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          0.903     0.454    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.099     0.553 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.835    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.086 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.086    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.463ns (54.117%)  route 1.240ns (45.883%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/rx_logic/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.661     0.229    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.580     0.853    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.107 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.107    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.484ns (52.824%)  route 1.325ns (47.176%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.568    -0.596    memory_unit/rx_logic/CLK
    SLICE_X8Y68          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/rx_logic/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.745     0.313    memory_unit/rx_logic/sel_op[0]
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     0.938    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.213 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.213    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.631ns (20.184%)  route 6.450ns (79.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.887     8.081    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X5Y68          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -1.427    memory_unit/num2display/divisor_freq/counter_reg[0]_0
    SLICE_X5Y68          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.631ns (20.184%)  route 6.450ns (79.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.887     8.081    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X5Y68          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -1.427    memory_unit/num2display/divisor_freq/counter_reg[0]_0
    SLICE_X5Y68          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.631ns (20.184%)  route 6.450ns (79.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.887     8.081    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X5Y68          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -1.427    memory_unit/num2display/divisor_freq/counter_reg[0]_0
    SLICE_X5Y68          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.631ns (20.219%)  route 6.436ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.873     8.067    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.595    -1.425    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.631ns (20.219%)  route 6.436ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.873     8.067    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.595    -1.425    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.944ns  (logic 1.631ns (20.531%)  route 6.313ns (79.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.750     7.944    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.592    -1.428    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.944ns  (logic 1.631ns (20.531%)  route 6.313ns (79.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.750     7.944    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.592    -1.428    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.631ns (20.678%)  route 6.256ns (79.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.694     7.887    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -1.430    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.631ns (20.678%)  route 6.256ns (79.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.694     7.887    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -1.430    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.631ns (20.690%)  route 6.252ns (79.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.689     7.883    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X1Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -1.430    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.320ns (15.712%)  route 1.714ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.714     1.989    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.836    -0.837    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.320ns (14.533%)  route 1.879ns (85.467%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.879     2.154    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.199 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.836    -0.837    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.320ns (14.432%)  route 1.895ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.449     2.214    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.830    -0.843    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.320ns (14.432%)  route 1.895ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.449     2.214    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.830    -0.843    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.263ns  (logic 0.320ns (14.125%)  route 1.943ns (85.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.943     2.218    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.263 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.263    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.836    -0.837    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.320ns (13.956%)  route 1.970ns (86.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.524     2.290    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]_0[0]
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.631ns (20.184%)  route 6.450ns (79.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.887     8.081    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X5Y68          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -1.427    memory_unit/num2display/divisor_freq/counter_reg[0]_0
    SLICE_X5Y68          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.631ns (20.184%)  route 6.450ns (79.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.887     8.081    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X5Y68          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -1.427    memory_unit/num2display/divisor_freq/counter_reg[0]_0
    SLICE_X5Y68          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.631ns (20.184%)  route 6.450ns (79.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.887     8.081    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X5Y68          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -1.427    memory_unit/num2display/divisor_freq/counter_reg[0]_0
    SLICE_X5Y68          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.631ns (20.219%)  route 6.436ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.873     8.067    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.595    -1.425    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.631ns (20.219%)  route 6.436ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.873     8.067    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.595    -1.425    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.944ns  (logic 1.631ns (20.531%)  route 6.313ns (79.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.750     7.944    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.592    -1.428    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.944ns  (logic 1.631ns (20.531%)  route 6.313ns (79.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.750     7.944    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.592    -1.428    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X4Y70          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.631ns (20.678%)  route 6.256ns (79.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.694     7.887    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -1.430    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.631ns (20.678%)  route 6.256ns (79.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.694     7.887    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -1.430    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.631ns (20.690%)  route 6.252ns (79.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.563     5.070    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.124     5.194 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         2.689     7.883    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X1Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -1.430    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y73          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.320ns (15.712%)  route 1.714ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.714     1.989    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.836    -0.837    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.320ns (14.533%)  route 1.879ns (85.467%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.879     2.154    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.199 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.836    -0.837    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.320ns (14.432%)  route 1.895ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.449     2.214    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.830    -0.843    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.320ns (14.432%)  route 1.895ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.449     2.214    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.830    -0.843    memory_unit/vector_calc/SQRT/CLK
    SLICE_X11Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.320ns (14.246%)  route 1.924ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.478     2.243    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.833    -0.840    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y77         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.263ns  (logic 0.320ns (14.125%)  route 1.943ns (85.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.943     2.218    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.263 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.263    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.836    -0.837    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.320ns (13.956%)  route 1.970ns (86.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.446     1.721    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X6Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.524     2.290    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]_0[0]
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=390, routed)         0.831    -0.842    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X8Y73          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C





