// For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT (Sh)

public enum ShDspCc: UInt32 {
    case invalid = 0
    case none = 1
    case dct = 2
    case dcf = 3
}

/// Group of SH instructions
public enum ShGrp: UInt8 {
    /// CS_GRUP_INVALID
    case invalid = 0
    /// = CS_GRP_JUMP
    case jump = 1
    /// = CS_GRP_CALL
    case call = 2
    /// = CS_GRP_INT
    case int = 3
    /// = CS_GRP_RET
    case ret = 4
    /// = CS_GRP_IRET
    case iret = 5
    /// = CS_GRP_PRIVILEGE
    case privilege = 6
    /// = CS_GRP_BRANCH_RELATIVE
    case branchRelative = 7
    case sh1 = 8
    case sh2 = 9
    case sh2e = 10
    case sh2dsp = 11
    case sh2a = 12
    case sh2afpu = 13
    case sh3 = 14
    case sh3dsp = 15
    case sh4 = 16
    case sh4a = 17
    /// <-- mark the end of the list of groups
    case ending = 18
}

/// SH instruction
public enum ShIns: UInt32 {
    case invalid = 0
    case addR = 1
    case add = 2
    case addc = 3
    case addv = 4
    case and = 5
    case band = 6
    case bandnot = 7
    case bclr = 8
    case bf = 9
    case bfS = 10
    case bld = 11
    case bldnot = 12
    case bor = 13
    case bornot = 14
    case bra = 15
    case braf = 16
    case bset = 17
    case bsr = 18
    case bsrf = 19
    case bst = 20
    case bt = 21
    case btS = 22
    case bxor = 23
    case clips = 24
    case clipu = 25
    case clrdmxy = 26
    case clrmac = 27
    case clrs = 28
    case clrt = 29
    case cmpEq = 30
    case cmpGe = 31
    case cmpGt = 32
    case cmpHi = 33
    case cmpHs = 34
    case cmpPl = 35
    case cmpPz = 36
    case cmpStr = 37
    case div0s = 38
    case div0u = 39
    case div1 = 40
    case divs = 41
    case divu = 42
    case dmulsL = 43
    case dmuluL = 44
    case dt = 45
    case extsB = 46
    case extsW = 47
    case extuB = 48
    case extuW = 49
    case fabs = 50
    case fadd = 51
    case fcmpEq = 52
    case fcmpGt = 53
    case fcnvds = 54
    case fcnvsd = 55
    case fdiv = 56
    case fipr = 57
    case fldi0 = 58
    case fldi1 = 59
    case flds = 60
    case float = 61
    case fmac = 62
    case fmov = 63
    case fmul = 64
    case fneg = 65
    case fpchg = 66
    case frchg = 67
    case fsca = 68
    case fschg = 69
    case fsqrt = 70
    case fsrra = 71
    case fsts = 72
    case fsub = 73
    case ftrc = 74
    case ftrv = 75
    case icbi = 76
    case jmp = 77
    case jsr = 78
    case jsrN = 79
    case ldbank = 80
    case ldc = 81
    case ldrc = 82
    case ldre = 83
    case ldrs = 84
    case lds = 85
    case ldtlb = 86
    case macL = 87
    case macW = 88
    case mov = 89
    case mova = 90
    case movca = 91
    case movco = 92
    case movi20 = 93
    case movi20s = 94
    case movli = 95
    case movml = 96
    case movmu = 97
    case movrt = 98
    case movt = 99
    case movu = 100
    case movua = 101
    case mulL = 102
    case mulr = 103
    case mulsW = 104
    case muluW = 105
    case neg = 106
    case negc = 107
    case nop = 108
    case not = 109
    case nott = 110
    case ocbi = 111
    case ocbp = 112
    case ocbwb = 113
    case or = 114
    case pref = 115
    case prefi = 116
    case resbank = 117
    case rotcl = 118
    case rotcr = 119
    case rotl = 120
    case rotr = 121
    case rte = 122
    case rts = 123
    case rtsN = 124
    case rtvN = 125
    case setdmx = 126
    case setdmy = 127
    case setrc = 128
    case sets = 129
    case sett = 130
    case shad = 131
    case shal = 132
    case shar = 133
    case shld = 134
    case shll = 135
    case shll16 = 136
    case shll2 = 137
    case shll8 = 138
    case shlr = 139
    case shlr16 = 140
    case shlr2 = 141
    case shlr8 = 142
    case sleep = 143
    case stbank = 144
    case stc = 145
    case sts = 146
    case sub = 147
    case subc = 148
    case subv = 149
    case swapB = 150
    case swapW = 151
    case synco = 152
    case tas = 153
    case trapa = 154
    case tst = 155
    case xor = 156
    case xtrct = 157
    case dsp = 158
    /// <-- mark the end of the list of instructions
    case ending = 159
}

/// SH-DSP instcutions define
public enum ShInsDsp: UInt32 {
    case invalid = 0
    case double = 1
    case single = 2
    case parallel = 3
}

public enum ShOp: UInt32 {
    /// = CS_OP_INVALID (Uninitialized).
    case invalid = 0
    /// = CS_OP_REG (Register operand).
    case reg = 1
    /// = CS_OP_IMM (Immediate operand).
    case imm = 2
    /// = CS_OP_MEM (Memory operand).
    case mem = 3
}

public enum ShOpDsp: UInt32 {
    case invalid = 0
    case regPre = 1
    case regInd = 2
    case regPost = 3
    case regIndex = 4
    case reg = 5
    case imm = 6
}

public enum ShOpMem: UInt32 {
    case invalid = 0
    /// <= Invalid
    case regInd = 1
    /// <= Register indirect
    case regPost = 2
    /// <= Register post increment
    case regPre = 3
    /// <= Register pre decrement
    case regDisp = 4
    /// <= displacement
    case regR0 = 5
    /// <= R0 indexed
    case gbrDisp = 6
    /// <= GBR based displacement
    case gbrR0 = 7
    /// <= GBR based R0 indexed
    case pcr = 8
    /// <= PC relative
    case tbrDisp = 9
}

/// SH registers and special registers
public enum ShReg: UInt16 {
    case invalid = 0
    case r0 = 1
    case r1 = 2
    case r2 = 3
    case r3 = 4
    case r4 = 5
    case r5 = 6
    case r6 = 7
    case r7 = 8
    case r8 = 9
    case r9 = 10
    case r10 = 11
    case r11 = 12
    case r12 = 13
    case r13 = 14
    case r14 = 15
    case r15 = 16
    case r0Bank = 17
    case r1Bank = 18
    case r2Bank = 19
    case r3Bank = 20
    case r4Bank = 21
    case r5Bank = 22
    case r6Bank = 23
    case r7Bank = 24
    case fr0 = 25
    case fr1 = 26
    case fr2 = 27
    case fr3 = 28
    case fr4 = 29
    case fr5 = 30
    case fr6 = 31
    case fr7 = 32
    case fr8 = 33
    case fr9 = 34
    case fr10 = 35
    case fr11 = 36
    case fr12 = 37
    case fr13 = 38
    case fr14 = 39
    case fr15 = 40
    case dr0 = 41
    case dr2 = 42
    case dr4 = 43
    case dr6 = 44
    case dr8 = 45
    case dr10 = 46
    case dr12 = 47
    case dr14 = 48
    case xd0 = 49
    case xd2 = 50
    case xd4 = 51
    case xd6 = 52
    case xd8 = 53
    case xd10 = 54
    case xd12 = 55
    case xd14 = 56
    case xf0 = 57
    case xf1 = 58
    case xf2 = 59
    case xf3 = 60
    case xf4 = 61
    case xf5 = 62
    case xf6 = 63
    case xf7 = 64
    case xf8 = 65
    case xf9 = 66
    case xf10 = 67
    case xf11 = 68
    case xf12 = 69
    case xf13 = 70
    case xf14 = 71
    case xf15 = 72
    case fv0 = 73
    case fv4 = 74
    case fv8 = 75
    case fv12 = 76
    case xmatrx = 77
    case pc = 78
    case pr = 79
    case mach = 80
    case macl = 81
    case sr = 82
    case gbr = 83
    case ssr = 84
    case spc = 85
    case sgr = 86
    case dbr = 87
    case vbr = 88
    case tbr = 89
    case rs = 90
    case re = 91
    case mod = 92
    case fpul = 93
    case fpscr = 94
    case dspX0 = 95
    case dspX1 = 96
    case dspY0 = 97
    case dspY1 = 98
    case dspA0 = 99
    case dspA1 = 100
    case dspA0G = 101
    case dspA1G = 102
    case dspM0 = 103
    case dspM1 = 104
    case dspDsr = 105
    case dspRsv0 = 106
    case dspRsv1 = 107
    case dspRsv2 = 108
    case dspRsv3 = 109
    case dspRsv4 = 110
    case dspRsv5 = 111
    case dspRsv6 = 112
    case dspRsv7 = 113
    case dspRsv8 = 114
    case dspRsv9 = 115
    case dspRsva = 116
    case dspRsvb = 117
    case dspRsvc = 118
    case dspRsvd = 119
    case dspRsve = 120
    case dspRsvf = 121
    /// <-- mark the end of the list of registers
    case ending = 122
}
