#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan  8 15:54:49 2023
# Process ID: 13208
# Current directory: C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.runs/synth_1
# Command line: vivado.exe -log RiconoscitoreOnBoard.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RiconoscitoreOnBoard.tcl
# Log file: C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.runs/synth_1/RiconoscitoreOnBoard.vds
# Journal file: C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.runs/synth_1\vivado.jou
# Running On: LAPTOP-UF85CVI8, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16843 MB
#-----------------------------------------------------------
source RiconoscitoreOnBoard.tcl -notrace
Command: synth_design -top RiconoscitoreOnBoard -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RiconoscitoreOnBoard' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/RiconoscitoreOnBoard.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/progetto/cronometro/cronometro.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:6' bound to instance 'time_base' of component 'clock_divider' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/RiconoscitoreOnBoard.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/progetto/cronometro/cronometro.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:16]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/progetto/cronometro/cronometro.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:16]
INFO: [Synth 8-3491] module 'rete_acquisizione' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/rete_acquisizione.vhd:8' bound to instance 'acq' of component 'rete_acquisizione' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/RiconoscitoreOnBoard.vhd:108]
INFO: [Synth 8-638] synthesizing module 'rete_acquisizione' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/rete_acquisizione.vhd:23]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/esempiVHDL/8_ROM_ON_DISPLAY/8_ROM_ON_DISPLAY.srcs/sources_1/imports/new/ButtonDebouncer.vhd:14' bound to instance 'db1' of component 'ButtonDebouncer' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/rete_acquisizione.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/esempiVHDL/8_ROM_ON_DISPLAY/8_ROM_ON_DISPLAY.srcs/sources_1/imports/new/ButtonDebouncer.vhd:25]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/esempiVHDL/8_ROM_ON_DISPLAY/8_ROM_ON_DISPLAY.srcs/sources_1/imports/new/ButtonDebouncer.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/esempiVHDL/8_ROM_ON_DISPLAY/8_ROM_ON_DISPLAY.srcs/sources_1/imports/new/ButtonDebouncer.vhd:25]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/Documents/esempiVHDL/8_ROM_ON_DISPLAY/8_ROM_ON_DISPLAY.srcs/sources_1/imports/new/ButtonDebouncer.vhd:14' bound to instance 'db2' of component 'ButtonDebouncer' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/rete_acquisizione.vhd:65]
INFO: [Synth 8-3491] module 'input_control_unit' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/new/input_control_unit.vhd:8' bound to instance 'icu' of component 'input_control_unit' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/rete_acquisizione.vhd:73]
INFO: [Synth 8-638] synthesizing module 'input_control_unit' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/new/input_control_unit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'input_control_unit' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/imports/new/input_control_unit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'rete_acquisizione' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/rete_acquisizione.vhd:23]
INFO: [Synth 8-3491] module 'Riconoscitore_1001' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/Riconoscitore.vhd:34' bound to instance 'riconoscitore' of component 'Riconoscitore_1001' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/RiconoscitoreOnBoard.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Riconoscitore_1001' [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/Riconoscitore.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Riconoscitore_1001' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/Riconoscitore.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RiconoscitoreOnBoard' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/sources_1/new/RiconoscitoreOnBoard.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.023 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1283.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/constrs_1/imports/progetto/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/constrs_1/imports/progetto/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.srcs/constrs_1/imports/progetto/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RiconoscitoreOnBoard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RiconoscitoreOnBoard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1310.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BTN_state_reg' in module 'ButtonDebouncer'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'input_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'Riconoscitore_1001'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
            pressed_vrfy |                               01 |                               01
          pressed_cnfrmd |                               10 |                               10
           released_vrfy |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BTN_state_reg' using encoding 'sequential' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
               beg_acq_m |                            00010 |                              001
                     acq |                            00100 |                              011
                 end_acq |                            01000 |                              100
               beg_acq_i |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'input_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                     000000000001 |                             0000
                      s1 |                     000000000010 |                             0001
                      s5 |                     000000000100 |                             0101
                      s2 |                     000000001000 |                             0010
                      s3 |                     000000010000 |                             0011
                      s4 |                     000000100000 |                             0100
                      s6 |                     000001000000 |                             0110
                      s7 |                     000010000000 |                             0111
                      s8 |                     000100000000 |                             1000
                      s9 |                     001000000000 |                             1001
                     s10 |                     010000000000 |                             1010
                     s11 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'one-hot' in module 'Riconoscitore_1001'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     2|
|4     |LUT2   |    48|
|5     |LUT3   |     7|
|6     |LUT4   |    22|
|7     |LUT5   |    17|
|8     |LUT6   |     7|
|9     |FDRE   |    88|
|10    |FDSE   |    24|
|11    |IBUF   |     6|
|12    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1310.953 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1310.953 ; gain = 27.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1318.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9c38fa4
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1326.785 ; gain = 43.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa_fil71sc/Desktop/Esercizio_3_2_RiconoscitoreOnBoard/Esercizio_3_2_RiconoscitoreOnBoard.runs/synth_1/RiconoscitoreOnBoard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RiconoscitoreOnBoard_utilization_synth.rpt -pb RiconoscitoreOnBoard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 15:55:21 2023...
