Loading plugins phase: Elapsed time ==> 0s.206ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -d CYBLE-416045-02 -s D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.039ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSOC_PPG.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -dcpsoc3 PSOC_PPG.v -verilog
======================================================================

======================================================================
Compiling:  PSOC_PPG.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -dcpsoc3 PSOC_PPG.v -verilog
======================================================================

======================================================================
Compiling:  PSOC_PPG.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -dcpsoc3 -verilog PSOC_PPG.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 28 10:03:47 2021


======================================================================
Compiling:  PSOC_PPG.v
Program  :   vpp
Options  :    -yv2 -q10 PSOC_PPG.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 28 10:03:47 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSOC_PPG.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  PSOC_PPG.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -dcpsoc3 -verilog PSOC_PPG.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 28 10:03:48 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\codegentemp\PSOC_PPG.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\codegentemp\PSOC_PPG.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.

tovif:  No errors.


======================================================================
Compiling:  PSOC_PPG.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -dcpsoc3 -verilog PSOC_PPG.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 28 10:03:49 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\codegentemp\PSOC_PPG.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\codegentemp\PSOC_PPG.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_MAX30105:Net_224\
	\I2C_MAX30105:Net_223\
	\Uart_Printf:Net_22\
	\Uart_Printf:Net_23\
	Net_61
	Net_60
	Net_66
	Net_67
	Net_59
	\ADC_INVERTING_AMP:Net_34\
	\ADC_INVERTING_AMP:Net_33\
	Net_121


Deleted 12 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_MAX30105:Net_282\ to \I2C_MAX30105:Net_283\
Aliasing \I2C_MAX30105:Net_281\ to \I2C_MAX30105:Net_283\
Aliasing \I2C_MAX30105:Net_280\ to \I2C_MAX30105:Net_283\
Aliasing \I2C_MAX30105:Net_279\ to \I2C_MAX30105:Net_283\
Aliasing \I2C_MAX30105:Net_278\ to \I2C_MAX30105:Net_283\
Aliasing zero to \I2C_MAX30105:Net_283\
Aliasing \Timer:capture\ to \I2C_MAX30105:Net_283\
Aliasing \Timer:count\ to one
Aliasing \Timer:reload\ to \I2C_MAX30105:Net_283\
Aliasing \Timer:stop\ to \I2C_MAX30105:Net_283\
Aliasing \Timer:start\ to \I2C_MAX30105:Net_283\
Aliasing \Uart_Printf:rx_wire\ to \I2C_MAX30105:Net_283\
Aliasing \Uart_Printf:cts_wire\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:Net_40\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:Net_41\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:Net_42\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:Net_43\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:st_sel_1\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:st_sel_0\ to \I2C_MAX30105:Net_283\
Aliasing \ADC_INVERTING_AMP:Net_29\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_1:capture\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_1:count\ to one
Aliasing \Timer_1:reload\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_1:stop\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_1:start\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_FillBuffers:capture\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_FillBuffers:count\ to one
Aliasing \Timer_FillBuffers:reload\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_FillBuffers:stop\ to \I2C_MAX30105:Net_283\
Aliasing \Timer_FillBuffers:start\ to \I2C_MAX30105:Net_283\
Removing Rhs of wire \I2C_MAX30105:clock_wire\[1] = \I2C_MAX30105:Net_847\[26]
Removing Lhs of wire \I2C_MAX30105:Net_282\[5] = \I2C_MAX30105:Net_283\[2]
Removing Lhs of wire \I2C_MAX30105:Net_281\[10] = \I2C_MAX30105:Net_283\[2]
Removing Lhs of wire \I2C_MAX30105:Net_280\[15] = \I2C_MAX30105:Net_283\[2]
Removing Lhs of wire \I2C_MAX30105:Net_279\[17] = \I2C_MAX30105:Net_283\[2]
Removing Lhs of wire \I2C_MAX30105:Net_278\[18] = \I2C_MAX30105:Net_283\[2]
Removing Rhs of wire zero[31] = \I2C_MAX30105:Net_283\[2]
Removing Lhs of wire \Timer:capture\[42] = zero[31]
Removing Lhs of wire \Timer:count\[43] = one[30]
Removing Lhs of wire \Timer:reload\[44] = zero[31]
Removing Lhs of wire \Timer:stop\[45] = zero[31]
Removing Lhs of wire \Timer:start\[46] = zero[31]
Removing Lhs of wire \Uart_Printf:clock_wire\[54] = \Uart_Printf:Net_847\[53]
Removing Lhs of wire \Uart_Printf:rx_wire\[62] = zero[31]
Removing Lhs of wire \Uart_Printf:cts_wire\[63] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:Net_40\[117] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:Net_41\[118] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:Net_42\[119] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:Net_43\[120] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:st_sel_1\[121] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:st_sel_0\[122] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:sarClock\[123] = \ADC_INVERTING_AMP:Net_428\[103]
Removing Lhs of wire \ADC_INVERTING_AMP:Net_415\[124] = zero[31]
Removing Lhs of wire \ADC_INVERTING_AMP:Net_29\[125] = zero[31]
Removing Lhs of wire \Timer_1:capture\[722] = zero[31]
Removing Lhs of wire \Timer_1:count\[723] = one[30]
Removing Lhs of wire \Timer_1:reload\[724] = zero[31]
Removing Lhs of wire \Timer_1:stop\[725] = zero[31]
Removing Lhs of wire \Timer_1:start\[726] = zero[31]
Removing Lhs of wire \Timer_FillBuffers:capture\[739] = zero[31]
Removing Lhs of wire \Timer_FillBuffers:count\[740] = one[30]
Removing Lhs of wire \Timer_FillBuffers:reload\[741] = zero[31]
Removing Lhs of wire \Timer_FillBuffers:stop\[742] = zero[31]
Removing Lhs of wire \Timer_FillBuffers:start\[743] = zero[31]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -dcpsoc3 PSOC_PPG.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.430ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 28 October 2021 10:03:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Vlad\[4]_Hospital_APP\PSOC_Project\PSOC_PPG.cydsn\PSOC_PPG.cyprj -d CYBLE-416045-02 PSOC_PPG.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.672ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_MAX30105_SCBCLK'. Signal=\I2C_MAX30105:clock_wire_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'Uart_Printf_SCBCLK'. Signal=\Uart_Printf:Net_847_ff1\
    Fixed Function Clock 49: Automatic-assigning  clock 'ADC_INVERTING_AMP_intSarClock'. Signal=\ADC_INVERTING_AMP:Net_428_ff49\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1ms'. Signal=Net_57_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1ms'. Signal=Net_57_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_1ms'. Signal=Net_57_ff13
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \Uart_Printf:tx(0)\

Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[19].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[19].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
            fb => CPUSS_swj_swclk_tclk );

    Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
            fb => CPUSS_swj_swdio_tms );

    Pin : Name = \I2C_MAX30105:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_MAX30105:scl(0)\__PA ,
            fb => Net_8 ,
            pad => \I2C_MAX30105:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_MAX30105:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_MAX30105:sda(0)\__PA ,
            fb => Net_9 ,
            pad => \I2C_MAX30105:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Uart_Printf:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Uart_Printf:tx(0)\__PA ,
            pin_input => \Uart_Printf:tx_wire\ ,
            pad => \Uart_Printf:tx(0)_PAD\ );

    Pin : Name = LE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LE(0)__PA ,
            pad => LE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OE(0)__PA ,
            pad => OE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDI(0)__PA ,
            pad => SDI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK(0)__PA ,
            pad => CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AMP_DIFF_OUTPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AMP_DIFF_OUTPUT(0)__PA ,
            analog_term => Net_237 ,
            pad => AMP_DIFF_OUTPUT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_MAX30105:SCB_IRQ\
        PORT MAP (
            interrupt => \I2C_MAX30105:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =isr_1ms
        PORT MAP (
            interrupt => Net_19 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\Uart_Printf:SCB_IRQ\
        PORT MAP (
            interrupt => \Uart_Printf:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\ADC_INVERTING_AMP:IRQ\
        PORT MAP (
            interrupt => \ADC_INVERTING_AMP:Net_423\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =spo2_isr
        PORT MAP (
            interrupt => Net_74 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =fillBuff_isr
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Crypto Accelerator            :    0 :    1 :    1 :  0.00 %
Interrupts [CM0+]             :    5 :   27 :   32 : 15.63 %
Interrupts [CM4]              :    6 :  141 :  147 :  4.08 %
IO                            :   10 :   26 :   36 : 27.78 %
Interprocessor Communication  :    0 :   16 :   16 :  0.00 %
MCWDT                         :    0 :    2 :    2 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Energy Profiler               :    0 :    1 :    1 :  0.00 %
Real Time Clock               :    0 :    1 :    1 :  0.00 %
Bluetooth Low Energy          :    0 :    1 :    1 :  0.00 %
I2S                           :    0 :    1 :    1 :  0.00 %
PDM/PCM                       :    0 :    1 :    1 :  0.00 %
SCB                           :    2 :    7 :    9 : 22.22 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
LCD                           :    0 :    1 :    1 :  0.00 %
SmartIO                       :    0 :    2 :    2 :  0.00 %
TCPWM                         :    3 :   29 :   32 :  9.38 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   96 :   96 :  0.00 %
  Unique P-terms              :    0 :  192 :  192 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   12 :   12 :  0.00 %
  Status Cells                :    0 :   12 :   12 :  0.00 %
  Control Cells               :    0 :   12 :   12 :  0.00 %
7-Bit IDAC                    :    0 :    2 :    2 :  0.00 %
Continuous Time DAC           :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Opamp                         :    0 :    2 :    2 :  0.00 %
Sample and Hold               :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DieTemp Sensor                :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.172ms
Tech Mapping phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
CY_CPUSS_SWJ_SWCLK_TCLK(0)          : [IOP=(6)][IoId=(7)]                
CY_CPUSS_SWJ_SWDIO_TMS(0)           : [IOP=(6)][IoId=(6)]                
\I2C_MAX30105:scl(0)\               : [IOP=(6)][IoId=(4)]                
\I2C_MAX30105:sda(0)\               : [IOP=(6)][IoId=(5)]                
LE(0)                               : [IOP=(12)][IoId=(7)]               
OE(0)                               : [IOP=(7)][IoId=(2)]                
SDI(0)                              : [IOP=(0)][IoId=(5)]                
CLK(0)                              : [IOP=(12)][IoId=(6)]               
AMP_DIFF_OUTPUT(0)                  : [IOP=(5)][IoId=(5)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
CPUSS                               : CPUSS_[FFB(CPUSS,0)]               
\I2C_MAX30105:SCB\                  : SCB_[FFB(SCB,6)]                   
\ADC_INVERTING_AMP:SAR\             : SARADC_[FFB(SARADC,0)]             
\ADC_INVERTING_AMP:vRef_4\          : Vref_[FFB(Vref,0)]                 
\ADC_INVERTING_AMP:vRef_8\          : Vref_[FFB(Vref,1)]                 
\Uart_Printf:tx(0)\                 : [IOP=(5)][IoId=(1)]                
\Uart_Printf:SCB\                   : SCB_[FFB(SCB,5)]                   
\Timer:TCPWM\                       : TCPWM_[FFB(TCPWM,0)]               
\Timer_1:TCPWM\                     : TCPWM_[FFB(TCPWM,1)]               
\Timer_FillBuffers:TCPWM\           : TCPWM_[FFB(TCPWM,2)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2411645s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.152ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0048436 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_237 {
    p5_5
    P5_P55
    amuxbusb_csd0
    AMUXSPLIT4_SWITCH_BB_SR
    amuxbridge_b_csd1_csd0
    AMUXSPLIT4_SWITCH_BB_SL
    amuxbusb_csd1
    AMUXSPLIT5_SWITCH_BB_SR
    amuxbridge_b_sar_csd1
    AMUXSPLIT5_SWITCH_BB_SL
    amuxbusb_sar
    PASS0_SARMUX0_sw19
    PASS0_sarmux_vplus
  }
  Net: \ADC_INVERTING_AMP:Net_105\ {
  }
  Net: \ADC_INVERTING_AMP:Net_1448\ {
  }
  Net: \ADC_INVERTING_AMP:muxoutMinus\ {
  }
}
Map of item to net {
  p5_5                                             -> Net_237
  P5_P55                                           -> Net_237
  amuxbusb_csd0                                    -> Net_237
  AMUXSPLIT4_SWITCH_BB_SR                          -> Net_237
  amuxbridge_b_csd1_csd0                           -> Net_237
  AMUXSPLIT4_SWITCH_BB_SL                          -> Net_237
  amuxbusb_csd1                                    -> Net_237
  AMUXSPLIT5_SWITCH_BB_SR                          -> Net_237
  amuxbridge_b_sar_csd1                            -> Net_237
  AMUXSPLIT5_SWITCH_BB_SL                          -> Net_237
  amuxbusb_sar                                     -> Net_237
  PASS0_SARMUX0_sw19                               -> Net_237
  PASS0_sarmux_vplus                               -> Net_237
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(46)] 
    interrupt: Name =\Uart_Printf:SCB_IRQ\
        PORT MAP (
            interrupt => \Uart_Printf:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(47)] 
    interrupt: Name =\I2C_MAX30105:SCB_IRQ\
        PORT MAP (
            interrupt => \I2C_MAX30105:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(90)] 
    interrupt: Name =isr_1ms
        PORT MAP (
            interrupt => Net_19 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(91)] 
    interrupt: Name =fillBuff_isr
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(92)] 
    interrupt: Name =spo2_isr
        PORT MAP (
            interrupt => Net_74 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(138)] 
    interrupt: Name =\ADC_INVERTING_AMP:IRQ\
        PORT MAP (
            interrupt => \ADC_INVERTING_AMP:Net_423\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = SDI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDI(0)__PA ,
        pad => SDI(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = \Uart_Printf:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Uart_Printf:tx(0)\__PA ,
        pin_input => \Uart_Printf:tx_wire\ ,
        pad => \Uart_Printf:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AMP_DIFF_OUTPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AMP_DIFF_OUTPUT(0)__PA ,
        analog_term => Net_237 ,
        pad => AMP_DIFF_OUTPUT(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = \I2C_MAX30105:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_MAX30105:scl(0)\__PA ,
        fb => Net_8 ,
        pad => \I2C_MAX30105:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2C_MAX30105:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_MAX30105:sda(0)\__PA ,
        fb => Net_9 ,
        pad => \I2C_MAX30105:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
        fb => CPUSS_swj_swdio_tms );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
        fb => CPUSS_swj_swclk_tclk );
    Properties:
    {
    }

Port 7 contains the following IO cells:
[IoId=2]: 
Pin : Name = OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OE(0)__PA ,
        pad => OE(0)_PAD );
    Properties:
    {
    }

Port 9 contains the following IO cells:
Port 10 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK(0)__PA ,
        pad => CLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LE(0)__PA ,
        pad => LE(0)_PAD );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    Clock: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            altHf => ClockBlock_AltHF ,
            eco => ClockBlock_ECO ,
            fll => ClockBlock_FLL ,
            pll_0 => ClockBlock_PLL0 ,
            hfclk_0 => ClockBlock_HFClk0 ,
            hfclk_1 => ClockBlock_HFClk1 ,
            hfclk_2 => ClockBlock_HFClk2 ,
            hfclk_3 => ClockBlock_HFClk3 ,
            hfclk_4 => ClockBlock_HFClk4 ,
            fastclk => ClockBlock_FastClk ,
            periclk => ClockBlock_PeriClk ,
            slowclk => ClockBlock_SlowClk ,
            ilo => ClockBlock_ILO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFClk ,
            ff_div_0 => \I2C_MAX30105:clock_wire_ff0\ ,
            ff_div_1 => \Uart_Printf:Net_847_ff1\ ,
            ff_div_49 => \ADC_INVERTING_AMP:Net_428_ff49\ ,
            ff_div_11 => Net_57_ff11 ,
            ff_div_12 => Net_57_ff12 ,
            ff_div_13 => Net_57_ff13 );
        Properties:
        {
        }
LCD group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,2): 
    vrefcell: Name =\ADC_INVERTING_AMP:vRef_4\
        PORT MAP (
            vout => \ADC_INVERTING_AMP:Net_1379\ );
        Properties:
        {
            autoenable = 1
            guid = "6E0C5DC9-D531-4D01-9B49-536487FE4A82"
            ignoresleep = 0
            name = "Bandgap Reference"
        }
    Vref Block @ F(Vref,5): 
    vrefcell: Name =\ADC_INVERTING_AMP:vRef_8\
        PORT MAP (
            vout => \ADC_INVERTING_AMP:Net_102\ );
        Properties:
        {
            autoenable = 1
            guid = "A74A229D-E18B-4A00-BEEC-CCDCB446AC07 "
            ignoresleep = 0
            name = ""
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB @ F(SCB,5): 
    SCB: Name =\Uart_Printf:SCB\
        PORT MAP (
            clock => \Uart_Printf:Net_847_ff1\ ,
            uart_tx => \Uart_Printf:tx_wire\ ,
            uart_rts => \Uart_Printf:rts_wire\ ,
            interrupt => \Uart_Printf:intr_wire\ ,
            tr_tx_req => Net_64 ,
            tr_rx_req => Net_63 ,
            tr_i2c_scl_filtered => \Uart_Printf:Net_161\ );
        Properties:
        {
            cy_registers = ""
            master = 0
            mode = 2
            requires_io_preconfigure = 0
        }
    SCB @ F(SCB,6): 
    SCB: Name =\I2C_MAX30105:SCB\
        PORT MAP (
            clock => \I2C_MAX30105:clock_wire_ff0\ ,
            uart_tx => \I2C_MAX30105:Net_1062\ ,
            uart_rts => \I2C_MAX30105:Net_1053\ ,
            i2c_scl => Net_8 ,
            i2c_sda => Net_9 ,
            interrupt => \I2C_MAX30105:intr_wire\ ,
            tr_tx_req => \I2C_MAX30105:Net_162\ ,
            tr_rx_req => \I2C_MAX30105:Net_163\ ,
            tr_i2c_scl_filtered => Net_4 );
        Properties:
        {
            cy_registers = ""
            master = 1
            mode = 0
            requires_io_preconfigure = 1
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    TCPWM @ F(TCPWM,0): 
    TCPWM: Name =\Timer:TCPWM\
        PORT MAP (
            clock => Net_57_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_33 ,
            tr_compare_match => Net_34 ,
            tr_overflow => Net_32 ,
            line_compl => \Timer:Net_1\ ,
            line => \Timer:Net_2\ ,
            interrupt => Net_19 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 32
        }
    TCPWM @ F(TCPWM,1): 
    TCPWM: Name =\Timer_FillBuffers:TCPWM\
        PORT MAP (
            clock => Net_57_ff13 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_134 ,
            tr_compare_match => Net_128 ,
            tr_overflow => Net_130 ,
            line_compl => \Timer_FillBuffers:Net_1\ ,
            line => \Timer_FillBuffers:Net_2\ ,
            interrupt => Net_125 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 32
        }
    TCPWM @ F(TCPWM,2): 
    TCPWM: Name =\Timer_1:TCPWM\
        PORT MAP (
            clock => Net_57_ff12 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_82 ,
            tr_compare_match => Net_76 ,
            tr_overflow => Net_78 ,
            line_compl => \Timer_1:Net_1\ ,
            line => \Timer_1:Net_2\ ,
            interrupt => Net_74 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 32
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    SARADC: Name =\ADC_INVERTING_AMP:SAR\
        PORT MAP (
            vplus => Net_237 ,
            vminus => \ADC_INVERTING_AMP:muxoutMinus\ ,
            vref => \ADC_INVERTING_AMP:Net_1448\ ,
            ext_vref => \ADC_INVERTING_AMP:Net_105\ ,
            dsi_sar_sample_done => Net_116 ,
            dsi_sar_chan_id_valid => Net_118 ,
            dsi_sar_data_valid => Net_120 ,
            tr_sar_out => Net_115 ,
            dsi_sar_data_11 => Net_119_11 ,
            dsi_sar_data_10 => Net_119_10 ,
            dsi_sar_data_9 => Net_119_9 ,
            dsi_sar_data_8 => Net_119_8 ,
            dsi_sar_data_7 => Net_119_7 ,
            dsi_sar_data_6 => Net_119_6 ,
            dsi_sar_data_5 => Net_119_5 ,
            dsi_sar_data_4 => Net_119_4 ,
            dsi_sar_data_3 => Net_119_3 ,
            dsi_sar_data_2 => Net_119_2 ,
            dsi_sar_data_1 => Net_119_1 ,
            dsi_sar_data_0 => Net_119_0 ,
            dsi_sar_chan_id_3 => Net_117_3 ,
            dsi_sar_chan_id_2 => Net_117_2 ,
            dsi_sar_chan_id_1 => Net_117_1 ,
            dsi_sar_chan_id_0 => Net_117_0 ,
            clock => \ADC_INVERTING_AMP:Net_428_ff49\ ,
            interrupt => \ADC_INVERTING_AMP:Net_423\ );
        Properties:
        {
            cy_registers = ""
            edge_trigger = 0
        }
CLK_GEN group 0: 
    MxS40 Clock Gen Block @ F(CLK_GEN,0): 
    CLK_GEN: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
PROFILE group 0: empty
SRSS group 0: empty
CPUSS group 0: 
    CPUSS Block @ F(CPUSS,0): 
    CPUSS: Name =CPUSS
        PORT MAP (
            swj_swclk_tclk => CPUSS_swj_swclk_tclk ,
            swj_swdio_tms => CPUSS_swj_swdio_tms );
        Properties:
        {
        }
IOSS group 0: empty
UDB group 0: empty
IPC group 0: empty
I2S group 0: empty
PDM group 0: empty
CTDAC group 0: empty
SAMPLEHOLD group 0: empty
MCWDT group 0: empty
RTC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+--------------------------
   0 |   5 |     * |      NONE |         CMOS_OUT |                     SDI(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------------
   5 |   1 |       |      NONE |         CMOS_OUT |        \Uart_Printf:tx(0)\ | In(\Uart_Printf:tx_wire\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         AMP_DIFF_OUTPUT(0) | Analog(Net_237)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------
   6 |   4 |     * |      NONE |    OPEN_DRAIN_LO |      \I2C_MAX30105:scl(0)\ | FB(Net_8)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |      \I2C_MAX30105:sda(0)\ | FB(Net_9)
     |   6 |     * |      NONE |      RES_PULL_UP |  CY_CPUSS_SWJ_SWDIO_TMS(0) | FB(CPUSS_swj_swdio_tms)
     |   7 |     * |      NONE |    RES_PULL_DOWN | CY_CPUSS_SWJ_SWCLK_TCLK(0) | FB(CPUSS_swj_swclk_tclk)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------
   7 |   2 |     * |      NONE |         CMOS_OUT |                      OE(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------------
  12 |   6 |     * |      NONE |         CMOS_OUT |                     CLK(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                      LE(0) | 
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.025ms
Digital Placement phase: Elapsed time ==> 8s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/route_arch-rrg.cydata" --vh2-path "PSOC_PPG_r.vh2" --pcf-path "PSOC_PPG.pco" --des-name "PSOC_PPG" --dsf-path "PSOC_PPG.dsf" --sdc-path "PSOC_PPG.sdc" --lib-path "PSOC_PPG_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.766ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSOC_PPG_timing.html.
Static timing analysis phase: Elapsed time ==> 9s.971ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 22s.444ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 22s.464ms
API generation phase: Elapsed time ==> 5s.452ms
Dependency generation phase: Elapsed time ==> 0s.038ms
Cleanup phase: Elapsed time ==> 0s.000ms
