

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6'
================================================================
* Date:           Mon Mar 11 09:09:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.399 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5_VITIS_LOOP_61_6  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvars_iv24 = alloca i32 1"   --->   Operation 4 'alloca' 'indvars_iv24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvars_iv28 = alloca i32 1"   --->   Operation 5 'alloca' 'indvars_iv28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv28"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv24"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten"   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.98ns)   --->   "%exitcond_flatten = icmp_eq  i11 %indvar_flatten_load, i11 1024"   --->   Operation 13 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.33ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten_load, i11 1"   --->   Operation 14 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc59, void %VITIS_LOOP_79_9.preheader.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv24_load = load i6 %indvars_iv24"   --->   Operation 16 'load' 'indvars_iv24_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv28_load = load i6 %indvars_iv28"   --->   Operation 17 'load' 'indvars_iv28_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_5_VITIS_LOOP_61_6_str"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%exitcond27414 = icmp_eq  i6 %indvars_iv24_load, i6 32"   --->   Operation 20 'icmp' 'exitcond27414' <Predicate = (!exitcond_flatten)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%indvars_iv24_mid2 = select i1 %exitcond27414, i6 0, i6 %indvars_iv24_load"   --->   Operation 21 'select' 'indvars_iv24_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "%indvars_iv_next29_dup12 = add i6 %indvars_iv28_load, i6 1"   --->   Operation 22 'add' 'indvars_iv_next29_dup12' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%p_mid2_v_v = select i1 %exitcond27414, i6 %indvars_iv_next29_dup12, i6 %indvars_iv28_load"   --->   Operation 23 'select' 'p_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_12 = trunc i6 %p_mid2_v_v"   --->   Operation 24 'trunc' 'empty_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_12, i5 0"   --->   Operation 25 'bitconcatenate' 'p_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv24_cast = zext i6 %indvars_iv24_mid2"   --->   Operation 27 'zext' 'indvars_iv24_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.34ns)   --->   "%empty_13 = add i10 %indvars_iv24_cast, i10 %p_mid2"   --->   Operation 29 'add' 'empty_13' <Predicate = (!exitcond_flatten)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty_13"   --->   Operation 30 'zext' 'p_cast4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%D_s6_26fixp_addr = getelementptr i30 %D_s6_26fixp, i64 0, i64 %p_cast4"   --->   Operation 31 'getelementptr' 'D_s6_26fixp_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "%store_ln0 = store i30 0, i10 %D_s6_26fixp_addr"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%indvars_iv_next25 = add i6 %indvars_iv24_mid2, i6 1"   --->   Operation 33 'add' 'indvars_iv_next25' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln0 = store i11 %indvar_flatten_next, i11 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 %p_mid2_v_v, i6 %indvars_iv28"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 %indvars_iv_next25, i6 %indvars_iv24"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 5.4ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv28') [3]  (0 ns)
	'load' operation ('indvars_iv28_load') on local variable 'indvars_iv28' [17]  (0 ns)
	'add' operation ('indvars_iv_next29_dup12') [22]  (1.19 ns)
	'select' operation ('p_mid2_v_v') [23]  (0.602 ns)
	'add' operation ('empty_13') [29]  (1.35 ns)
	'getelementptr' operation ('D_s6_26fixp_addr') [31]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'D_s6_26fixp' [32]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
