verilog xil_defaultlib --include "E:/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../ov5640_hdmi_v3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ov5640_hdmi_v3.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../ov5640_hdmi_v3.gen/sources_1/bd/design_1/ipshared/36fa/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../ov5640_hdmi_v3.gen/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
