// Seed: 2709635064
module module_0 ();
  reg id_1;
  reg id_2, id_3, id_4;
  always
    if ((1'b0)) id_2 = -1;
    else if (-1 * id_3) id_3 <= -1;
  assign module_1.type_3 = 0;
  always begin : LABEL_0
    id_1 = id_4;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  genvar id_7;
  assign id_4 = id_7;
  assign id_0 = -1;
endmodule
