/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */

(* top =  1  *)

module bsg_buf_ctrl(i, o);
  
  input i;
  wire i;
  
  output [15:0] o;
  wire [15:0] o;
  assign o = { i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i };
endmodule

