#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 15 01:10:20 2022
# Process ID: 5636
# Current directory: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.runs/synth_1
# Command line: vivado.exe -log Booth.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Booth.tcl
# Log file: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.runs/synth_1/Booth.vds
# Journal file: C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Booth.tcl -notrace
Command: synth_design -top Booth -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 363.129 ; gain = 101.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Booth' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Booth' (1#1) [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.180 ; gain = 157.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.180 ; gain = 157.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.180 ; gain = 157.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/constrs_1/new/LEDs.xdc]
Finished Parsing XDC File [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/constrs_1/new/LEDs.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 755.930 ; gain = 1.668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "A" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Booth 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "A" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 755.930 ; gain = 494.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[7] with 1st driver pin 'B_IBUF[7]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[7] with 2nd driver pin 'B_reg[7]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[6] with 1st driver pin 'B_IBUF[6]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[6] with 2nd driver pin 'B_reg[6]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[5] with 1st driver pin 'B_IBUF[5]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[5] with 2nd driver pin 'B_reg[5]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[4] with 1st driver pin 'B_IBUF[4]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[4] with 2nd driver pin 'B_reg[4]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[3] with 1st driver pin 'B_IBUF[3]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[3] with 2nd driver pin 'B_reg[3]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[2] with 1st driver pin 'B_IBUF[2]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[2] with 2nd driver pin 'B_reg[2]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[1] with 1st driver pin 'B_IBUF[1]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[1] with 2nd driver pin 'B_reg[1]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[0] with 1st driver pin 'B_IBUF[0]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B_IBUF[0] with 2nd driver pin 'B_reg[0]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[7] with 1st driver pin 'A_IBUF[7]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[7] with 2nd driver pin 'A_reg[7]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[6] with 1st driver pin 'A_IBUF[6]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[6] with 2nd driver pin 'A_reg[6]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[5] with 1st driver pin 'A_IBUF[5]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[5] with 2nd driver pin 'A_reg[5]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[4] with 1st driver pin 'A_IBUF[4]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[4] with 2nd driver pin 'A_reg[4]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[3] with 1st driver pin 'A_IBUF[3]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[3] with 2nd driver pin 'A_reg[3]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[2] with 1st driver pin 'A_IBUF[2]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[2] with 2nd driver pin 'A_reg[2]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[1] with 1st driver pin 'A_IBUF[1]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[1] with 2nd driver pin 'A_reg[1]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[0] with 1st driver pin 'A_IBUF[0]_inst/O' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin A_IBUF[0] with 2nd driver pin 'A_reg[0]/Q' [C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.srcs/sources_1/new/Booth.sv:19]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Booth       | C_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Booth       | D_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT4   |     1|
|3     |LUT5   |     1|
|4     |SRL16E |    16|
|5     |FDRE   |    31|
|6     |FDSE   |     1|
|7     |IBUF   |    18|
|8     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    85|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 765.074 ; gain = 166.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 765.074 ; gain = 503.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 3 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 779.625 ; gain = 531.203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LAPTOP HP/Documents/Tec/DLogico/Proyecto3/Proyecto-3-DL/FF_Inicial/Booth.runs/synth_1/Booth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Booth_utilization_synth.rpt -pb Booth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 01:11:00 2022...
