<stg><name>ProxGS4</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
<literal name="icmp_ln14_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
<literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="10" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="35" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="38" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="44" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_M_real = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %tmp_M_imag = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="tmp_M_imag"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %fft_result_M_real = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_real"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3  %fft_result_M_imag = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_imag"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln14 = phi i7 [ 0, %0 ], [ %add_ln14, %arrayctor.loop1 ]

]]></Node>
<StgValue><ssdm name="phi_ln14"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop:1  %add_ln14 = add i7 %phi_ln14, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:3  br label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop3:0  %phi_ln14_1 = phi i7 [ 0, %arrayctor.loop ], [ %add_ln14_1, %arrayctor.loop3 ]

]]></Node>
<StgValue><ssdm name="phi_ln14_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop3:1  %add_ln14_1 = add i7 %phi_ln14_1, 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayctor.loop3:2  %tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln14, i7 %phi_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="14">
<![CDATA[
arrayctor.loop3:3  %zext_ln1027 = zext i14 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:4  %tmp_M_real_addr = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="tmp_M_real_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:5  %tmp_M_imag_addr = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="tmp_M_imag_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop3:6  store float 0.000000e+00, float* %tmp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop3:7  store float 0.000000e+00, float* %tmp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop3:8  %icmp_ln14 = icmp eq i7 %phi_ln14_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3:9  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3:10  br i1 %icmp_ln14, label %arrayctor.loop1, label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1:0  %icmp_ln14_1 = icmp eq i7 %phi_ln14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:1  br i1 %icmp_ln14_1, label %arrayctor.loop4.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  br label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop4:0  %phi_ln14_2 = phi i7 [ %add_ln14_2, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln14_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4:1  %add_ln14_2 = add i7 %phi_ln14_2, 1

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4:3  br label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop7:0  %phi_ln14_3 = phi i7 [ 0, %arrayctor.loop4 ], [ %add_ln14_3, %arrayctor.loop7 ]

]]></Node>
<StgValue><ssdm name="phi_ln14_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop7:1  %add_ln14_3 = add i7 %phi_ln14_3, 1

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayctor.loop7:2  %tmp_141 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln14_2, i7 %phi_ln14_3)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="14">
<![CDATA[
arrayctor.loop7:3  %zext_ln1027_1 = zext i14 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:4  %fft_result_M_real_a = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="fft_result_M_real_a"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:5  %fft_result_M_imag_a = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_a"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop7:6  store float 0.000000e+00, float* %fft_result_M_real_a, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop7:7  store float 0.000000e+00, float* %fft_result_M_imag_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop7:8  %icmp_ln14_2 = icmp eq i7 %phi_ln14_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7:9  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7:10  br i1 %icmp_ln14_2, label %arrayctor.loop45, label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop45:0  %icmp_ln14_3 = icmp eq i7 %phi_ln14_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45:1  br i1 %icmp_ln14_3, label %.preheader.preheader.preheader, label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
<literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten = phi i15 [ %add_ln56, %for_x ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %y_0_i = phi i8 [ %select_ln61_1, %for_x ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_0_i"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %x_0_i = phi i8 [ %x_3, %for_x ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_i"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:3  %icmp_ln56 = icmp eq i15 %indvar_flatten, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:4  %add_ln56 = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln56, label %P2S.exit, label %for_x

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x:0  %y_1 = add i8 %y_0_i, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x:3  %icmp_ln58 = icmp eq i8 %x_0_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x:4  %select_ln61 = select i1 %icmp_ln58, i8 0, i8 %x_0_i

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x:5  %select_ln61_1 = select i1 %icmp_ln58, i8 %y_1, i8 %y_0_i

]]></Node>
<StgValue><ssdm name="select_ln61_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for_x:6  %tmp_144 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln61_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="15">
<![CDATA[
for_x:7  %zext_ln59 = zext i15 %tmp_144 to i16

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="8">
<![CDATA[
for_x:11  %zext_ln61 = zext i8 %select_ln61 to i16

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for_x:12  %add_ln61 = add i16 %zext_ln61, %zext_ln59

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="16">
<![CDATA[
for_x:13  %zext_ln61_1 = zext i16 %add_ln61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x:14  %x_io_addr = getelementptr [16384 x float]* %x_io, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="x_io_addr"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x:16  %tmp_M_imag_addr_1 = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="tmp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="14">
<![CDATA[
for_x:17  %x_io_load = load float* %x_io_addr, align 4

]]></Node>
<StgValue><ssdm name="x_io_load"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for_x:19  store float 0.000000e+00, float* %tmp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x:21  %x_3 = add i8 %select_ln61, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for_x:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for_x:9  %tmp_48_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for_x:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x:15  %tmp_M_real_addr_1 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="tmp_M_real_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="14">
<![CDATA[
for_x:17  %x_io_load = load float* %x_io_addr, align 4

]]></Node>
<StgValue><ssdm name="x_io_load"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for_x:18  store float %x_io_load, float* %tmp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
for_x:20  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_48_i)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for_x:22  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
P2S.exit:0  call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
P2S.exit:0  call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
P2S.exit:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln27, %for_x_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln33_1, %for_x_end ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x_end ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln27 = icmp eq i15 %indvar_flatten11, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln27 = add i15 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln27, label %3, label %for_x_begin

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_begin:0  %y = add i8 1, %y_0

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_begin:3  %icmp_ln29 = icmp eq i8 %x_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x_begin:4  %select_ln33 = select i1 %icmp_ln29, i8 0, i8 %x_0

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x_begin:5  %select_ln33_1 = select i1 %icmp_ln29, i8 %y, i8 %y_0

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for_x_begin:6  %tmp_145 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln33_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="15">
<![CDATA[
for_x_begin:7  %zext_ln30 = zext i15 %tmp_145 to i16

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8">
<![CDATA[
for_x_begin:10  %zext_ln1044 = zext i8 %select_ln33 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1044"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for_x_begin:11  %add_ln1044 = add i16 %zext_ln30, %zext_ln1044

]]></Node>
<StgValue><ssdm name="add_ln1044"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="16">
<![CDATA[
for_x_begin:12  %zext_ln1044_1 = zext i16 %add_ln1044 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1044_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:13  %coe_a_M_real_addr = getelementptr [16384 x float]* %coe_a_M_real, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="coe_a_M_real_addr"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:14  %coe_a_M_imag_addr = getelementptr [16384 x float]* %coe_a_M_imag, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="coe_a_M_imag_addr"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:15  %coe_b_addr = getelementptr [16384 x float]* %coe_b, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="coe_b_addr"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:16  %fft_result_M_real_a_1 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="fft_result_M_real_a_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:17  %fft_result_M_imag_a_1 = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_a_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
for_x_begin:18  %coe_b_load = load float* %coe_b_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_b_load"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_end:6  %x = add i8 %select_ln33, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
for_x_begin:18  %coe_b_load = load float* %coe_b_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_b_load"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x_begin:25  %tmp_138 = fcmp oeq float %coe_b_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
for_x_begin:19  %bitcast_ln33 = bitcast float %coe_b_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for_x_begin:20  %tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="32">
<![CDATA[
for_x_begin:21  %trunc_ln33 = trunc i32 %bitcast_ln33 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_begin:22  %icmp_ln33 = icmp ne i8 %tmp_137, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for_x_begin:23  %icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for_x_begin:24  %or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x_begin:25  %tmp_138 = fcmp oeq float %coe_b_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for_x_begin:26  %and_ln33 = and i1 %or_ln33, %tmp_138

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for_x_begin:27  br i1 %and_ln33, label %for_x_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
:0  %fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8

]]></Node>
<StgValue><ssdm name="fft_result_M_real_l"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="14">
<![CDATA[
:1  %coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_real_load"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="14">
<![CDATA[
:4  %fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_l"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
:5  %coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_imag_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="157" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
:0  %fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8

]]></Node>
<StgValue><ssdm name="fft_result_M_real_l"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="14">
<![CDATA[
:1  %coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_real_load"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="14">
<![CDATA[
:4  %fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_l"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
:5  %coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_imag_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="163" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="165" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="169" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="171" st_id="19" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="173" st_id="20" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="175" st_id="21" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="181" st_id="24" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="185" st_id="26" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="187" st_id="27" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="189" st_id="28" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="190" st_id="28" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="191" st_id="29" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="193" st_id="30" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="195" st_id="31" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="197" st_id="32" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="198" st_id="32" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="199" st_id="33" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="200" st_id="33" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="201" st_id="34" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_data_re = fdiv float %tmp_s, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="202" st_id="34" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_data_im = fdiv float %tmp_136, %coe_b_load

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>

<operation id="203" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="and_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %for_x_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x_begin:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for_x_begin:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x_begin:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for_x_begin:9  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="208" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for_x_end:0  %p_r_assign = phi float [ %input_data_re, %2 ], [ 1.000000e+00, %for_x_begin ]

]]></Node>
<StgValue><ssdm name="p_r_assign"/></StgValue>
</operation>

<operation id="209" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for_x_end:1  %p_i_assign = phi float [ %input_data_im, %2 ], [ 1.000000e+00, %for_x_begin ]

]]></Node>
<StgValue><ssdm name="p_i_assign"/></StgValue>
</operation>

<operation id="210" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for_x_end:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="211" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
for_x_end:3  store float %p_r_assign, float* %fft_result_M_real_a_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="212" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
for_x_end:4  store float %p_i_assign, float* %fft_result_M_imag_a_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
for_x_end:5  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for_x_end:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="215" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
:0  call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="216" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
:0  call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>

<operation id="217" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten23 = phi i15 [ 0, %3 ], [ %add_ln70, %for_x2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %y_0_i9 = phi i8 [ 0, %3 ], [ %select_ln77_1, %for_x2 ]

]]></Node>
<StgValue><ssdm name="y_0_i9"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %x_0_i10 = phi i8 [ 0, %3 ], [ %x_4, %for_x2 ]

]]></Node>
<StgValue><ssdm name="x_0_i10"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln70 = icmp eq i15 %indvar_flatten23, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln70 = add i15 %indvar_flatten23, 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln70, label %S2P.exit, label %for_x2

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x2:0  %y_2 = add i8 %y_0_i9, 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="225" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x2:3  %icmp_ln72 = icmp eq i8 %x_0_i10, -128

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="226" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x2:4  %select_ln77 = select i1 %icmp_ln72, i8 0, i8 %x_0_i10

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="227" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x2:5  %select_ln77_1 = select i1 %icmp_ln72, i8 %y_2, i8 %y_0_i9

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="228" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for_x2:6  %tmp_146 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln77_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="229" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="15">
<![CDATA[
for_x2:7  %zext_ln73 = zext i15 %tmp_146 to i16

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="230" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
for_x2:11  %zext_ln77 = zext i8 %select_ln77 to i16

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="231" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for_x2:12  %add_ln77 = add i16 %zext_ln77, %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="232" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="16">
<![CDATA[
for_x2:13  %zext_ln77_1 = zext i16 %add_ln77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="233" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x2:15  %tmp_M_real_addr_2 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="tmp_M_real_addr_2"/></StgValue>
</operation>

<operation id="234" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
for_x2:16  %tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real_load"/></StgValue>
</operation>

<operation id="235" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x2:20  %x_4 = add i8 %select_ln77, 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="236" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
for_x2:16  %tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="237" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x2:17  %tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="238" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x2:17  %tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="239" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x2:17  %tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="240" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x2:17  %tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="241" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x2:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="242" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for_x2:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="243" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x2:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="244" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for_x2:9  %tmp_44_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="245" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for_x2:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="246" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x2:14  %x_io_addr_1 = getelementptr [16384 x float]* %x_io, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="x_io_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for_x2:18  store float %tmp_i1, float* %x_io_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="248" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
for_x2:19  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_44_i)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="249" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
for_x2:21  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
S2P.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
