<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!--Copyright (c) 2013, Rockwell Collins and the University of Minnesota.
Developed with the sponsorship of the Defense Advanced Research Projects Agency (DARPA).

Permission is hereby granted, free of charge, to any person obtaining a copy of this data,
including any software or models in source or binary form, as well as any drawings, specifications, 
and documentation (collectively "the Data"), to deal in the Data without restriction, including 
without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, 
and/or sell copies of the Data, and to permit persons to whom the Data is furnished to do so, 
subject to the following conditions: 

The above copyright notice and this permission notice shall be included in all copies or 
substantial portions of the Data.

THE DATA IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT 
LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. 
IN NO EVENT SHALL THE AUTHORS, SPONSORS, DEVELOPERS, CONTRIBUTORS, OR COPYRIGHT HOLDERS BE LIABLE 
FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 
ARISING FROM, OUT OF OR IN CONNECTION WITH THE DATA OR THE USE OR OTHER DEALINGS IN THE DATA. 
--><system>
    <modules>
        <module name="armv7m/build"/>
        <module name="armv7m/ctxt-switch"/>
        <module name="armv7m/semihost-debug"/>
        <module name="generic/debug">
            <ll_debug>armv7m_semihost_</ll_debug>
            <prefix/>
        </module>
        <module name="armv7m/vectable">
            <systick>exec_sig_systick</systick>
        </module>
        <module name="armv7m/rtos-rigel">
            <prefix>rtos_</prefix>
            <taskid_size>8</taskid_size>
            <signalset_size>8</signalset_size>
            <num_tasks>2</num_tasks>
            <tasks>
                <task>
                    <idx>0</idx>
                    <name>Rigel_Test_AADL__Thread_A</name>
                    <entry>Rigel_Test_AADL__Thread_A</entry>
                    <stack_size>64</stack_size>
                </task>
                <task>
                    <idx>1</idx>
                    <name>Rigel_Test_AADL__Thread_B</name>
                    <entry>Rigel_Test_AADL__Thread_B</entry>
                    <stack_size>64</stack_size>
                </task>
            </tasks>
        </module>
        <!--Modules for Thread Entrypoint Files-->
        <module name="src/rigel_task.c"/>
        <!--Modules for AADL-Generated Task Main Functions-->
        <!--TO DO: Fill in-->
    </modules>
</system>
